#BLIF generated by VPR  from post-place-and-route implementation
.model fabric_multi_clocks
.inputs $auto$clkbufmap.cc:317:execute$7854 $auto$clkbufmap.cc:317:execute$7857 $auto$clkbufmap.cc:317:execute$7860 $auto$clkbufmap.cc:317:execute$7863 $auto$clkbufmap.cc:317:execute$7866 $auto$clkbufmap.cc:317:execute$7869 $auto$clkbufmap.cc:317:execute$7872 $auto$clkbufmap.cc:317:execute$7875 $auto$clkbufmap.cc:317:execute$7878 $auto$clkbufmap.cc:317:execute$7881 $auto$clkbufmap.cc:317:execute$7884 $auto$clkbufmap.cc:317:execute$7887 $auto$clkbufmap.cc:317:execute$7890 $auto$clkbufmap.cc:317:execute$7893 $auto$clkbufmap.cc:317:execute$7896 $auto$clkbufmap.cc:317:execute$7899 $iopadmap$reset0 $iopadmap$reset1 $iopadmap$reset10 $iopadmap$reset11 $iopadmap$reset12 $iopadmap$reset13 $iopadmap$reset14 $iopadmap$reset15 $iopadmap$reset2 $iopadmap$reset3 $iopadmap$reset4 $iopadmap$reset5 $iopadmap$reset6 $iopadmap$reset7 $iopadmap$reset8 $iopadmap$reset9 
.outputs $auto$rs_design_edit.cc:878:execute$8220 $auto$rs_design_edit.cc:878:execute$8221 $auto$rs_design_edit.cc:878:execute$8222 $auto$rs_design_edit.cc:878:execute$8223 $auto$rs_design_edit.cc:878:execute$8224 $auto$rs_design_edit.cc:878:execute$8225 $auto$rs_design_edit.cc:878:execute$8226 $auto$rs_design_edit.cc:878:execute$8227 $auto$rs_design_edit.cc:878:execute$8228 $auto$rs_design_edit.cc:878:execute$8229 $auto$rs_design_edit.cc:878:execute$8230 $auto$rs_design_edit.cc:878:execute$8231 $auto$rs_design_edit.cc:878:execute$8232 $auto$rs_design_edit.cc:878:execute$8233 $auto$rs_design_edit.cc:878:execute$8234 $auto$rs_design_edit.cc:878:execute$8235 $auto$rs_design_edit.cc:878:execute$8236 $auto$rs_design_edit.cc:878:execute$8237 $auto$rs_design_edit.cc:878:execute$8238 $auto$rs_design_edit.cc:878:execute$8239 $auto$rs_design_edit.cc:878:execute$8240 $auto$rs_design_edit.cc:878:execute$8241 $auto$rs_design_edit.cc:878:execute$8242 $auto$rs_design_edit.cc:878:execute$8243 $auto$rs_design_edit.cc:878:execute$8244 $auto$rs_design_edit.cc:878:execute$8245 $auto$rs_design_edit.cc:878:execute$8246 $auto$rs_design_edit.cc:878:execute$8247 $auto$rs_design_edit.cc:878:execute$8248 $auto$rs_design_edit.cc:878:execute$8249 $auto$rs_design_edit.cc:878:execute$8250 $auto$rs_design_edit.cc:878:execute$8251 a0.cnt_reg[0] a0.cnt_reg[1] a0.cnt_reg[2] a0.cnt_reg[3] a0.cnt_reg[4] a0.cnt_reg[5] a0.cnt_reg[6] a0.cnt_reg[7] a1.cnt_reg[0] a1.cnt_reg[1] a1.cnt_reg[2] a1.cnt_reg[3] a1.cnt_reg[4] a1.cnt_reg[5] a1.cnt_reg[6] a1.cnt_reg[7] a10.cnt_reg[0] a10.cnt_reg[1] a10.cnt_reg[2] a10.cnt_reg[3] a10.cnt_reg[4] a10.cnt_reg[5] a10.cnt_reg[6] a10.cnt_reg[7] a11.cnt_reg[0] a11.cnt_reg[1] a11.cnt_reg[2] a11.cnt_reg[3] a11.cnt_reg[4] a11.cnt_reg[5] a11.cnt_reg[6] a11.cnt_reg[7] a12.cnt_reg[0] a12.cnt_reg[1] a12.cnt_reg[2] a12.cnt_reg[3] a12.cnt_reg[4] a12.cnt_reg[5] a12.cnt_reg[6] a12.cnt_reg[7] a13.cnt_reg[0] a13.cnt_reg[1] a13.cnt_reg[2] a13.cnt_reg[3] a13.cnt_reg[4] a13.cnt_reg[5] a13.cnt_reg[6] a13.cnt_reg[7] a14.cnt_reg[0] a14.cnt_reg[1] a14.cnt_reg[2] a14.cnt_reg[3] a14.cnt_reg[4] a14.cnt_reg[5] a14.cnt_reg[6] a14.cnt_reg[7] a15.cnt_reg[0] a15.cnt_reg[1] a15.cnt_reg[2] a15.cnt_reg[3] a15.cnt_reg[4] a15.cnt_reg[5] a15.cnt_reg[6] a15.cnt_reg[7] a2.cnt_reg[0] a2.cnt_reg[1] a2.cnt_reg[2] a2.cnt_reg[3] a2.cnt_reg[4] a2.cnt_reg[5] a2.cnt_reg[6] a2.cnt_reg[7] a3.cnt_reg[0] a3.cnt_reg[1] a3.cnt_reg[2] a3.cnt_reg[3] a3.cnt_reg[4] a3.cnt_reg[5] a3.cnt_reg[6] a3.cnt_reg[7] a4.cnt_reg[0] a4.cnt_reg[1] a4.cnt_reg[2] a4.cnt_reg[3] a4.cnt_reg[4] a4.cnt_reg[5] a4.cnt_reg[6] a4.cnt_reg[7] a5.cnt_reg[0] a5.cnt_reg[1] a5.cnt_reg[2] a5.cnt_reg[3] a5.cnt_reg[4] a5.cnt_reg[5] a5.cnt_reg[6] a5.cnt_reg[7] a6.cnt_reg[0] a6.cnt_reg[1] a6.cnt_reg[2] a6.cnt_reg[3] a6.cnt_reg[4] a6.cnt_reg[5] a6.cnt_reg[6] a6.cnt_reg[7] a7.cnt_reg[0] a7.cnt_reg[1] a7.cnt_reg[2] a7.cnt_reg[3] a7.cnt_reg[4] a7.cnt_reg[5] a7.cnt_reg[6] a7.cnt_reg[7] a8.cnt_reg[0] a8.cnt_reg[1] a8.cnt_reg[2] a8.cnt_reg[3] a8.cnt_reg[4] a8.cnt_reg[5] a8.cnt_reg[6] a8.cnt_reg[7] a9.cnt_reg[0] a9.cnt_reg[1] a9.cnt_reg[2] a9.cnt_reg[3] a9.cnt_reg[4] a9.cnt_reg[5] a9.cnt_reg[6] a9.cnt_reg[7] 

#IO assignments
.names $auto$rs_design_edit.cc:878:execute$8220_input_0_0 $auto$rs_design_edit.cc:878:execute$8220
1 1
.names $auto$rs_design_edit.cc:878:execute$8221_input_0_0 $auto$rs_design_edit.cc:878:execute$8221
1 1
.names $auto$rs_design_edit.cc:878:execute$8222_input_0_0 $auto$rs_design_edit.cc:878:execute$8222
1 1
.names $auto$rs_design_edit.cc:878:execute$8223_input_0_0 $auto$rs_design_edit.cc:878:execute$8223
1 1
.names $auto$rs_design_edit.cc:878:execute$8224_input_0_0 $auto$rs_design_edit.cc:878:execute$8224
1 1
.names $auto$rs_design_edit.cc:878:execute$8225_input_0_0 $auto$rs_design_edit.cc:878:execute$8225
1 1
.names $auto$rs_design_edit.cc:878:execute$8226_input_0_0 $auto$rs_design_edit.cc:878:execute$8226
1 1
.names $auto$rs_design_edit.cc:878:execute$8227_input_0_0 $auto$rs_design_edit.cc:878:execute$8227
1 1
.names $auto$rs_design_edit.cc:878:execute$8228_input_0_0 $auto$rs_design_edit.cc:878:execute$8228
1 1
.names $auto$rs_design_edit.cc:878:execute$8229_input_0_0 $auto$rs_design_edit.cc:878:execute$8229
1 1
.names $auto$rs_design_edit.cc:878:execute$8230_input_0_0 $auto$rs_design_edit.cc:878:execute$8230
1 1
.names $auto$rs_design_edit.cc:878:execute$8231_input_0_0 $auto$rs_design_edit.cc:878:execute$8231
1 1
.names $auto$rs_design_edit.cc:878:execute$8232_input_0_0 $auto$rs_design_edit.cc:878:execute$8232
1 1
.names $auto$rs_design_edit.cc:878:execute$8233_input_0_0 $auto$rs_design_edit.cc:878:execute$8233
1 1
.names $auto$rs_design_edit.cc:878:execute$8234_input_0_0 $auto$rs_design_edit.cc:878:execute$8234
1 1
.names $auto$rs_design_edit.cc:878:execute$8235_input_0_0 $auto$rs_design_edit.cc:878:execute$8235
1 1
.names $auto$rs_design_edit.cc:878:execute$8236_input_0_0 $auto$rs_design_edit.cc:878:execute$8236
1 1
.names $auto$rs_design_edit.cc:878:execute$8237_input_0_0 $auto$rs_design_edit.cc:878:execute$8237
1 1
.names $auto$rs_design_edit.cc:878:execute$8238_input_0_0 $auto$rs_design_edit.cc:878:execute$8238
1 1
.names $auto$rs_design_edit.cc:878:execute$8239_input_0_0 $auto$rs_design_edit.cc:878:execute$8239
1 1
.names $auto$rs_design_edit.cc:878:execute$8240_input_0_0 $auto$rs_design_edit.cc:878:execute$8240
1 1
.names $auto$rs_design_edit.cc:878:execute$8241_input_0_0 $auto$rs_design_edit.cc:878:execute$8241
1 1
.names $auto$rs_design_edit.cc:878:execute$8242_input_0_0 $auto$rs_design_edit.cc:878:execute$8242
1 1
.names $auto$rs_design_edit.cc:878:execute$8243_input_0_0 $auto$rs_design_edit.cc:878:execute$8243
1 1
.names $auto$rs_design_edit.cc:878:execute$8244_input_0_0 $auto$rs_design_edit.cc:878:execute$8244
1 1
.names $auto$rs_design_edit.cc:878:execute$8245_input_0_0 $auto$rs_design_edit.cc:878:execute$8245
1 1
.names $auto$rs_design_edit.cc:878:execute$8246_input_0_0 $auto$rs_design_edit.cc:878:execute$8246
1 1
.names $auto$rs_design_edit.cc:878:execute$8247_input_0_0 $auto$rs_design_edit.cc:878:execute$8247
1 1
.names $auto$rs_design_edit.cc:878:execute$8248_input_0_0 $auto$rs_design_edit.cc:878:execute$8248
1 1
.names $auto$rs_design_edit.cc:878:execute$8249_input_0_0 $auto$rs_design_edit.cc:878:execute$8249
1 1
.names $auto$rs_design_edit.cc:878:execute$8250_input_0_0 $auto$rs_design_edit.cc:878:execute$8250
1 1
.names $auto$rs_design_edit.cc:878:execute$8251_input_0_0 $auto$rs_design_edit.cc:878:execute$8251
1 1
.names a0.cnt_reg[0]_input_0_0 a0.cnt_reg[0]
1 1
.names a0.cnt_reg[1]_input_0_0 a0.cnt_reg[1]
1 1
.names a0.cnt_reg[2]_input_0_0 a0.cnt_reg[2]
1 1
.names a0.cnt_reg[3]_input_0_0 a0.cnt_reg[3]
1 1
.names a0.cnt_reg[4]_input_0_0 a0.cnt_reg[4]
1 1
.names a0.cnt_reg[5]_input_0_0 a0.cnt_reg[5]
1 1
.names a0.cnt_reg[6]_input_0_0 a0.cnt_reg[6]
1 1
.names a0.cnt_reg[7]_input_0_0 a0.cnt_reg[7]
1 1
.names a1.cnt_reg[0]_input_0_0 a1.cnt_reg[0]
1 1
.names a1.cnt_reg[1]_input_0_0 a1.cnt_reg[1]
1 1
.names a1.cnt_reg[2]_input_0_0 a1.cnt_reg[2]
1 1
.names a1.cnt_reg[3]_input_0_0 a1.cnt_reg[3]
1 1
.names a1.cnt_reg[4]_input_0_0 a1.cnt_reg[4]
1 1
.names a1.cnt_reg[5]_input_0_0 a1.cnt_reg[5]
1 1
.names a1.cnt_reg[6]_input_0_0 a1.cnt_reg[6]
1 1
.names a1.cnt_reg[7]_input_0_0 a1.cnt_reg[7]
1 1
.names a10.cnt_reg[0]_input_0_0 a10.cnt_reg[0]
1 1
.names a10.cnt_reg[1]_input_0_0 a10.cnt_reg[1]
1 1
.names a10.cnt_reg[2]_input_0_0 a10.cnt_reg[2]
1 1
.names a10.cnt_reg[3]_input_0_0 a10.cnt_reg[3]
1 1
.names a10.cnt_reg[4]_input_0_0 a10.cnt_reg[4]
1 1
.names a10.cnt_reg[5]_input_0_0 a10.cnt_reg[5]
1 1
.names a10.cnt_reg[6]_input_0_0 a10.cnt_reg[6]
1 1
.names a10.cnt_reg[7]_input_0_0 a10.cnt_reg[7]
1 1
.names a11.cnt_reg[0]_input_0_0 a11.cnt_reg[0]
1 1
.names a11.cnt_reg[1]_input_0_0 a11.cnt_reg[1]
1 1
.names a11.cnt_reg[2]_input_0_0 a11.cnt_reg[2]
1 1
.names a11.cnt_reg[3]_input_0_0 a11.cnt_reg[3]
1 1
.names a11.cnt_reg[4]_input_0_0 a11.cnt_reg[4]
1 1
.names a11.cnt_reg[5]_input_0_0 a11.cnt_reg[5]
1 1
.names a11.cnt_reg[6]_input_0_0 a11.cnt_reg[6]
1 1
.names a11.cnt_reg[7]_input_0_0 a11.cnt_reg[7]
1 1
.names a12.cnt_reg[0]_input_0_0 a12.cnt_reg[0]
1 1
.names a12.cnt_reg[1]_input_0_0 a12.cnt_reg[1]
1 1
.names a12.cnt_reg[2]_input_0_0 a12.cnt_reg[2]
1 1
.names a12.cnt_reg[3]_input_0_0 a12.cnt_reg[3]
1 1
.names a12.cnt_reg[4]_input_0_0 a12.cnt_reg[4]
1 1
.names a12.cnt_reg[5]_input_0_0 a12.cnt_reg[5]
1 1
.names a12.cnt_reg[6]_input_0_0 a12.cnt_reg[6]
1 1
.names a12.cnt_reg[7]_input_0_0 a12.cnt_reg[7]
1 1
.names a13.cnt_reg[0]_input_0_0 a13.cnt_reg[0]
1 1
.names a13.cnt_reg[1]_input_0_0 a13.cnt_reg[1]
1 1
.names a13.cnt_reg[2]_input_0_0 a13.cnt_reg[2]
1 1
.names a13.cnt_reg[3]_input_0_0 a13.cnt_reg[3]
1 1
.names a13.cnt_reg[4]_input_0_0 a13.cnt_reg[4]
1 1
.names a13.cnt_reg[5]_input_0_0 a13.cnt_reg[5]
1 1
.names a13.cnt_reg[6]_input_0_0 a13.cnt_reg[6]
1 1
.names a13.cnt_reg[7]_input_0_0 a13.cnt_reg[7]
1 1
.names a14.cnt_reg[0]_input_0_0 a14.cnt_reg[0]
1 1
.names a14.cnt_reg[1]_input_0_0 a14.cnt_reg[1]
1 1
.names a14.cnt_reg[2]_input_0_0 a14.cnt_reg[2]
1 1
.names a14.cnt_reg[3]_input_0_0 a14.cnt_reg[3]
1 1
.names a14.cnt_reg[4]_input_0_0 a14.cnt_reg[4]
1 1
.names a14.cnt_reg[5]_input_0_0 a14.cnt_reg[5]
1 1
.names a14.cnt_reg[6]_input_0_0 a14.cnt_reg[6]
1 1
.names a14.cnt_reg[7]_input_0_0 a14.cnt_reg[7]
1 1
.names a15.cnt_reg[0]_input_0_0 a15.cnt_reg[0]
1 1
.names a15.cnt_reg[1]_input_0_0 a15.cnt_reg[1]
1 1
.names a15.cnt_reg[2]_input_0_0 a15.cnt_reg[2]
1 1
.names a15.cnt_reg[3]_input_0_0 a15.cnt_reg[3]
1 1
.names a15.cnt_reg[4]_input_0_0 a15.cnt_reg[4]
1 1
.names a15.cnt_reg[5]_input_0_0 a15.cnt_reg[5]
1 1
.names a15.cnt_reg[6]_input_0_0 a15.cnt_reg[6]
1 1
.names a15.cnt_reg[7]_input_0_0 a15.cnt_reg[7]
1 1
.names a2.cnt_reg[0]_input_0_0 a2.cnt_reg[0]
1 1
.names a2.cnt_reg[1]_input_0_0 a2.cnt_reg[1]
1 1
.names a2.cnt_reg[2]_input_0_0 a2.cnt_reg[2]
1 1
.names a2.cnt_reg[3]_input_0_0 a2.cnt_reg[3]
1 1
.names a2.cnt_reg[4]_input_0_0 a2.cnt_reg[4]
1 1
.names a2.cnt_reg[5]_input_0_0 a2.cnt_reg[5]
1 1
.names a2.cnt_reg[6]_input_0_0 a2.cnt_reg[6]
1 1
.names a2.cnt_reg[7]_input_0_0 a2.cnt_reg[7]
1 1
.names a3.cnt_reg[0]_input_0_0 a3.cnt_reg[0]
1 1
.names a3.cnt_reg[1]_input_0_0 a3.cnt_reg[1]
1 1
.names a3.cnt_reg[2]_input_0_0 a3.cnt_reg[2]
1 1
.names a3.cnt_reg[3]_input_0_0 a3.cnt_reg[3]
1 1
.names a3.cnt_reg[4]_input_0_0 a3.cnt_reg[4]
1 1
.names a3.cnt_reg[5]_input_0_0 a3.cnt_reg[5]
1 1
.names a3.cnt_reg[6]_input_0_0 a3.cnt_reg[6]
1 1
.names a3.cnt_reg[7]_input_0_0 a3.cnt_reg[7]
1 1
.names a4.cnt_reg[0]_input_0_0 a4.cnt_reg[0]
1 1
.names a4.cnt_reg[1]_input_0_0 a4.cnt_reg[1]
1 1
.names a4.cnt_reg[2]_input_0_0 a4.cnt_reg[2]
1 1
.names a4.cnt_reg[3]_input_0_0 a4.cnt_reg[3]
1 1
.names a4.cnt_reg[4]_input_0_0 a4.cnt_reg[4]
1 1
.names a4.cnt_reg[5]_input_0_0 a4.cnt_reg[5]
1 1
.names a4.cnt_reg[6]_input_0_0 a4.cnt_reg[6]
1 1
.names a4.cnt_reg[7]_input_0_0 a4.cnt_reg[7]
1 1
.names a5.cnt_reg[0]_input_0_0 a5.cnt_reg[0]
1 1
.names a5.cnt_reg[1]_input_0_0 a5.cnt_reg[1]
1 1
.names a5.cnt_reg[2]_input_0_0 a5.cnt_reg[2]
1 1
.names a5.cnt_reg[3]_input_0_0 a5.cnt_reg[3]
1 1
.names a5.cnt_reg[4]_input_0_0 a5.cnt_reg[4]
1 1
.names a5.cnt_reg[5]_input_0_0 a5.cnt_reg[5]
1 1
.names a5.cnt_reg[6]_input_0_0 a5.cnt_reg[6]
1 1
.names a5.cnt_reg[7]_input_0_0 a5.cnt_reg[7]
1 1
.names a6.cnt_reg[0]_input_0_0 a6.cnt_reg[0]
1 1
.names a6.cnt_reg[1]_input_0_0 a6.cnt_reg[1]
1 1
.names a6.cnt_reg[2]_input_0_0 a6.cnt_reg[2]
1 1
.names a6.cnt_reg[3]_input_0_0 a6.cnt_reg[3]
1 1
.names a6.cnt_reg[4]_input_0_0 a6.cnt_reg[4]
1 1
.names a6.cnt_reg[5]_input_0_0 a6.cnt_reg[5]
1 1
.names a6.cnt_reg[6]_input_0_0 a6.cnt_reg[6]
1 1
.names a6.cnt_reg[7]_input_0_0 a6.cnt_reg[7]
1 1
.names a7.cnt_reg[0]_input_0_0 a7.cnt_reg[0]
1 1
.names a7.cnt_reg[1]_input_0_0 a7.cnt_reg[1]
1 1
.names a7.cnt_reg[2]_input_0_0 a7.cnt_reg[2]
1 1
.names a7.cnt_reg[3]_input_0_0 a7.cnt_reg[3]
1 1
.names a7.cnt_reg[4]_input_0_0 a7.cnt_reg[4]
1 1
.names a7.cnt_reg[5]_input_0_0 a7.cnt_reg[5]
1 1
.names a7.cnt_reg[6]_input_0_0 a7.cnt_reg[6]
1 1
.names a7.cnt_reg[7]_input_0_0 a7.cnt_reg[7]
1 1
.names a8.cnt_reg[0]_input_0_0 a8.cnt_reg[0]
1 1
.names a8.cnt_reg[1]_input_0_0 a8.cnt_reg[1]
1 1
.names a8.cnt_reg[2]_input_0_0 a8.cnt_reg[2]
1 1
.names a8.cnt_reg[3]_input_0_0 a8.cnt_reg[3]
1 1
.names a8.cnt_reg[4]_input_0_0 a8.cnt_reg[4]
1 1
.names a8.cnt_reg[5]_input_0_0 a8.cnt_reg[5]
1 1
.names a8.cnt_reg[6]_input_0_0 a8.cnt_reg[6]
1 1
.names a8.cnt_reg[7]_input_0_0 a8.cnt_reg[7]
1 1
.names a9.cnt_reg[0]_input_0_0 a9.cnt_reg[0]
1 1
.names a9.cnt_reg[1]_input_0_0 a9.cnt_reg[1]
1 1
.names a9.cnt_reg[2]_input_0_0 a9.cnt_reg[2]
1 1
.names a9.cnt_reg[3]_input_0_0 a9.cnt_reg[3]
1 1
.names a9.cnt_reg[4]_input_0_0 a9.cnt_reg[4]
1 1
.names a9.cnt_reg[5]_input_0_0 a9.cnt_reg[5]
1 1
.names a9.cnt_reg[6]_input_0_0 a9.cnt_reg[6]
1 1
.names a9.cnt_reg[7]_input_0_0 a9.cnt_reg[7]
1 1
.names $auto$clkbufmap.cc:317:execute$7854 $auto$clkbufmap.cc:317:execute$7854_output_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7857 $auto$clkbufmap.cc:317:execute$7857_output_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7860 $auto$clkbufmap.cc:317:execute$7860_output_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7863 $auto$clkbufmap.cc:317:execute$7863_output_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7866 $auto$clkbufmap.cc:317:execute$7866_output_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7869 $auto$clkbufmap.cc:317:execute$7869_output_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7872 $auto$clkbufmap.cc:317:execute$7872_output_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7875 $auto$clkbufmap.cc:317:execute$7875_output_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7878 $auto$clkbufmap.cc:317:execute$7878_output_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7881 $auto$clkbufmap.cc:317:execute$7881_output_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7884 $auto$clkbufmap.cc:317:execute$7884_output_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7887 $auto$clkbufmap.cc:317:execute$7887_output_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7890 $auto$clkbufmap.cc:317:execute$7890_output_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7893 $auto$clkbufmap.cc:317:execute$7893_output_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7896 $auto$clkbufmap.cc:317:execute$7896_output_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7899 $auto$clkbufmap.cc:317:execute$7899_output_0_0
1 1
.names $iopadmap$reset0 $iopadmap$reset0_output_0_0
1 1
.names $iopadmap$reset1 $iopadmap$reset1_output_0_0
1 1
.names $iopadmap$reset10 $iopadmap$reset10_output_0_0
1 1
.names $iopadmap$reset11 $iopadmap$reset11_output_0_0
1 1
.names $iopadmap$reset12 $iopadmap$reset12_output_0_0
1 1
.names $iopadmap$reset13 $iopadmap$reset13_output_0_0
1 1
.names $iopadmap$reset14 $iopadmap$reset14_output_0_0
1 1
.names $iopadmap$reset15 $iopadmap$reset15_output_0_0
1 1
.names $iopadmap$reset2 $iopadmap$reset2_output_0_0
1 1
.names $iopadmap$reset3 $iopadmap$reset3_output_0_0
1 1
.names $iopadmap$reset4 $iopadmap$reset4_output_0_0
1 1
.names $iopadmap$reset5 $iopadmap$reset5_output_0_0
1 1
.names $iopadmap$reset6 $iopadmap$reset6_output_0_0
1 1
.names $iopadmap$reset7 $iopadmap$reset7_output_0_0
1 1
.names $iopadmap$reset8 $iopadmap$reset8_output_0_0
1 1
.names $iopadmap$reset9 $iopadmap$reset9_output_0_0
1 1

#Interconnect
.names $auto$clkbufmap.cc:317:execute$7854_output_0_0 dffre_a0.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7854_output_0_0 dffre_a0.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7854_output_0_0 dffre_a0.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7854_output_0_0 dffre_a0.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7854_output_0_0 dffre_a0.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7854_output_0_0 dffre_a0.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7854_output_0_0 dffre_a0.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7854_output_0_0 dffre_a0.cnt_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7857_output_0_0 dffre_a1.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7857_output_0_0 dffre_a1.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7857_output_0_0 dffre_a1.cnt_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7857_output_0_0 dffre_a1.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7857_output_0_0 dffre_a1.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7857_output_0_0 dffre_a1.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7857_output_0_0 dffre_a1.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7857_output_0_0 dffre_a1.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7860_output_0_0 dffre_a10.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7860_output_0_0 dffre_a10.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7860_output_0_0 dffre_a10.cnt_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7860_output_0_0 dffre_a10.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7860_output_0_0 dffre_a10.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7860_output_0_0 dffre_a10.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7860_output_0_0 dffre_a10.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7860_output_0_0 dffre_a10.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7863_output_0_0 dffre_a11.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7863_output_0_0 dffre_a11.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7863_output_0_0 dffre_a11.cnt_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7863_output_0_0 dffre_a11.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7863_output_0_0 dffre_a11.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7863_output_0_0 dffre_a11.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7863_output_0_0 dffre_a11.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7863_output_0_0 dffre_a11.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7866_output_0_0 dffre_a12.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7866_output_0_0 dffre_a12.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7866_output_0_0 dffre_a12.cnt_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7866_output_0_0 dffre_a12.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7866_output_0_0 dffre_a12.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7866_output_0_0 dffre_a12.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7866_output_0_0 dffre_a12.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7866_output_0_0 dffre_a12.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7869_output_0_0 dffre_a13.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7869_output_0_0 dffre_a13.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7869_output_0_0 dffre_a13.cnt_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7869_output_0_0 dffre_a13.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7869_output_0_0 dffre_a13.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7869_output_0_0 dffre_a13.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7869_output_0_0 dffre_a13.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7869_output_0_0 dffre_a13.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7872_output_0_0 dffre_a14.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7872_output_0_0 dffre_a14.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7872_output_0_0 dffre_a14.cnt_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7872_output_0_0 dffre_a14.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7872_output_0_0 dffre_a14.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7872_output_0_0 dffre_a14.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7872_output_0_0 dffre_a14.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7872_output_0_0 dffre_a14.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7875_output_0_0 dffre_a15.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7875_output_0_0 dffre_a15.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7875_output_0_0 dffre_a15.cnt_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7875_output_0_0 dffre_a15.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7875_output_0_0 dffre_a15.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7875_output_0_0 dffre_a15.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7875_output_0_0 dffre_a15.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7875_output_0_0 dffre_a15.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7878_output_0_0 dffre_a2.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7878_output_0_0 dffre_a2.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7878_output_0_0 dffre_a2.cnt_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7878_output_0_0 dffre_a2.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7878_output_0_0 dffre_a2.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7878_output_0_0 dffre_a2.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7878_output_0_0 dffre_a2.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7878_output_0_0 dffre_a2.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7881_output_0_0 dffre_a3.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7881_output_0_0 dffre_a3.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7881_output_0_0 dffre_a3.cnt_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7881_output_0_0 dffre_a3.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7881_output_0_0 dffre_a3.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7881_output_0_0 dffre_a3.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7881_output_0_0 dffre_a3.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7881_output_0_0 dffre_a3.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7884_output_0_0 dffre_a4.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7884_output_0_0 dffre_a4.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7884_output_0_0 dffre_a4.cnt_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7884_output_0_0 dffre_a4.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7884_output_0_0 dffre_a4.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7884_output_0_0 dffre_a4.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7884_output_0_0 dffre_a4.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7884_output_0_0 dffre_a4.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7887_output_0_0 dffre_a5.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7887_output_0_0 dffre_a5.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7887_output_0_0 dffre_a5.cnt_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7887_output_0_0 dffre_a5.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7887_output_0_0 dffre_a5.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7887_output_0_0 dffre_a5.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7887_output_0_0 dffre_a5.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7887_output_0_0 dffre_a5.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7890_output_0_0 dffre_a6.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7890_output_0_0 dffre_a6.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7890_output_0_0 dffre_a6.cnt_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7890_output_0_0 dffre_a6.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7890_output_0_0 dffre_a6.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7890_output_0_0 dffre_a6.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7890_output_0_0 dffre_a6.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7890_output_0_0 dffre_a6.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7893_output_0_0 dffre_a7.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7893_output_0_0 dffre_a7.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7893_output_0_0 dffre_a7.cnt_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7893_output_0_0 dffre_a7.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7893_output_0_0 dffre_a7.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7893_output_0_0 dffre_a7.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7893_output_0_0 dffre_a7.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7893_output_0_0 dffre_a7.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7896_output_0_0 dffre_a8.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7896_output_0_0 dffre_a8.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7896_output_0_0 dffre_a8.cnt_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7896_output_0_0 dffre_a8.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7896_output_0_0 dffre_a8.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7896_output_0_0 dffre_a8.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7896_output_0_0 dffre_a8.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7896_output_0_0 dffre_a8.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7899_output_0_0 dffre_a9.cnt_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7899_output_0_0 dffre_a9.cnt_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7899_output_0_0 dffre_a9.cnt_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7899_output_0_0 dffre_a9.cnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7899_output_0_0 dffre_a9.cnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7899_output_0_0 dffre_a9.cnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7899_output_0_0 dffre_a9.cnt_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:317:execute$7899_output_0_0 dffre_a9.cnt_reg[5]_clock_0_0
1 1
.names $iopadmap$reset0_output_0_0 dffre_a0.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset0_output_0_0 dffre_a0.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset0_output_0_0 dffre_a0.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset0_output_0_0 dffre_a0.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset0_output_0_0 dffre_a0.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset0_output_0_0 dffre_a0.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset0_output_0_0 dffre_a0.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset0_output_0_0 dffre_a0.cnt_reg[5]_input_1_0
1 1
.names $iopadmap$reset1_output_0_0 dffre_a1.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset1_output_0_0 dffre_a1.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset1_output_0_0 dffre_a1.cnt_reg[5]_input_1_0
1 1
.names $iopadmap$reset1_output_0_0 dffre_a1.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset1_output_0_0 dffre_a1.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset1_output_0_0 dffre_a1.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset1_output_0_0 dffre_a1.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset1_output_0_0 dffre_a1.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset10_output_0_0 dffre_a10.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset10_output_0_0 dffre_a10.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset10_output_0_0 dffre_a10.cnt_reg[5]_input_1_0
1 1
.names $iopadmap$reset10_output_0_0 dffre_a10.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset10_output_0_0 dffre_a10.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset10_output_0_0 dffre_a10.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset10_output_0_0 dffre_a10.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset10_output_0_0 dffre_a10.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset11_output_0_0 dffre_a11.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset11_output_0_0 dffre_a11.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset11_output_0_0 dffre_a11.cnt_reg[5]_input_1_0
1 1
.names $iopadmap$reset11_output_0_0 dffre_a11.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset11_output_0_0 dffre_a11.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset11_output_0_0 dffre_a11.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset11_output_0_0 dffre_a11.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset11_output_0_0 dffre_a11.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset12_output_0_0 dffre_a12.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset12_output_0_0 dffre_a12.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset12_output_0_0 dffre_a12.cnt_reg[5]_input_1_0
1 1
.names $iopadmap$reset12_output_0_0 dffre_a12.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset12_output_0_0 dffre_a12.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset12_output_0_0 dffre_a12.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset12_output_0_0 dffre_a12.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset12_output_0_0 dffre_a12.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset13_output_0_0 dffre_a13.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset13_output_0_0 dffre_a13.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset13_output_0_0 dffre_a13.cnt_reg[5]_input_1_0
1 1
.names $iopadmap$reset13_output_0_0 dffre_a13.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset13_output_0_0 dffre_a13.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset13_output_0_0 dffre_a13.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset13_output_0_0 dffre_a13.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset13_output_0_0 dffre_a13.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset14_output_0_0 dffre_a14.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset14_output_0_0 dffre_a14.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset14_output_0_0 dffre_a14.cnt_reg[5]_input_1_0
1 1
.names $iopadmap$reset14_output_0_0 dffre_a14.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset14_output_0_0 dffre_a14.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset14_output_0_0 dffre_a14.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset14_output_0_0 dffre_a14.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset14_output_0_0 dffre_a14.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset15_output_0_0 dffre_a15.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset15_output_0_0 dffre_a15.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset15_output_0_0 dffre_a15.cnt_reg[5]_input_1_0
1 1
.names $iopadmap$reset15_output_0_0 dffre_a15.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset15_output_0_0 dffre_a15.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset15_output_0_0 dffre_a15.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset15_output_0_0 dffre_a15.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset15_output_0_0 dffre_a15.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset2_output_0_0 dffre_a2.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset2_output_0_0 dffre_a2.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset2_output_0_0 dffre_a2.cnt_reg[5]_input_1_0
1 1
.names $iopadmap$reset2_output_0_0 dffre_a2.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset2_output_0_0 dffre_a2.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset2_output_0_0 dffre_a2.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset2_output_0_0 dffre_a2.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset2_output_0_0 dffre_a2.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset3_output_0_0 dffre_a3.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset3_output_0_0 dffre_a3.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset3_output_0_0 dffre_a3.cnt_reg[5]_input_1_0
1 1
.names $iopadmap$reset3_output_0_0 dffre_a3.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset3_output_0_0 dffre_a3.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset3_output_0_0 dffre_a3.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset3_output_0_0 dffre_a3.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset3_output_0_0 dffre_a3.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset4_output_0_0 dffre_a4.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset4_output_0_0 dffre_a4.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset4_output_0_0 dffre_a4.cnt_reg[5]_input_1_0
1 1
.names $iopadmap$reset4_output_0_0 dffre_a4.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset4_output_0_0 dffre_a4.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset4_output_0_0 dffre_a4.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset4_output_0_0 dffre_a4.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset4_output_0_0 dffre_a4.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset5_output_0_0 dffre_a5.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset5_output_0_0 dffre_a5.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset5_output_0_0 dffre_a5.cnt_reg[5]_input_1_0
1 1
.names $iopadmap$reset5_output_0_0 dffre_a5.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset5_output_0_0 dffre_a5.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset5_output_0_0 dffre_a5.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset5_output_0_0 dffre_a5.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset5_output_0_0 dffre_a5.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset6_output_0_0 dffre_a6.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset6_output_0_0 dffre_a6.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset6_output_0_0 dffre_a6.cnt_reg[5]_input_1_0
1 1
.names $iopadmap$reset6_output_0_0 dffre_a6.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset6_output_0_0 dffre_a6.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset6_output_0_0 dffre_a6.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset6_output_0_0 dffre_a6.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset6_output_0_0 dffre_a6.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset7_output_0_0 dffre_a7.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset7_output_0_0 dffre_a7.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset7_output_0_0 dffre_a7.cnt_reg[5]_input_1_0
1 1
.names $iopadmap$reset7_output_0_0 dffre_a7.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset7_output_0_0 dffre_a7.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset7_output_0_0 dffre_a7.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset7_output_0_0 dffre_a7.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset7_output_0_0 dffre_a7.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset8_output_0_0 dffre_a8.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset8_output_0_0 dffre_a8.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset8_output_0_0 dffre_a8.cnt_reg[5]_input_1_0
1 1
.names $iopadmap$reset8_output_0_0 dffre_a8.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset8_output_0_0 dffre_a8.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset8_output_0_0 dffre_a8.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset8_output_0_0 dffre_a8.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset8_output_0_0 dffre_a8.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset9_output_0_0 dffre_a9.cnt_reg[7]_input_1_0
1 1
.names $iopadmap$reset9_output_0_0 dffre_a9.cnt_reg[3]_input_1_0
1 1
.names $iopadmap$reset9_output_0_0 dffre_a9.cnt_reg[4]_input_1_0
1 1
.names $iopadmap$reset9_output_0_0 dffre_a9.cnt_reg[1]_input_1_0
1 1
.names $iopadmap$reset9_output_0_0 dffre_a9.cnt_reg[2]_input_1_0
1 1
.names $iopadmap$reset9_output_0_0 dffre_a9.cnt_reg[0]_input_1_0
1 1
.names $iopadmap$reset9_output_0_0 dffre_a9.cnt_reg[6]_input_1_0
1 1
.names $iopadmap$reset9_output_0_0 dffre_a9.cnt_reg[5]_input_1_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8220_output_0_0 $auto$rs_design_edit.cc:878:execute$8220_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8221_output_0_0 $auto$rs_design_edit.cc:878:execute$8221_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8222_output_0_0 $auto$rs_design_edit.cc:878:execute$8222_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8223_output_0_0 $auto$rs_design_edit.cc:878:execute$8223_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8224_output_0_0 $auto$rs_design_edit.cc:878:execute$8224_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8225_output_0_0 $auto$rs_design_edit.cc:878:execute$8225_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8226_output_0_0 $auto$rs_design_edit.cc:878:execute$8226_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8227_output_0_0 $auto$rs_design_edit.cc:878:execute$8227_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8228_output_0_0 $auto$rs_design_edit.cc:878:execute$8228_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8229_output_0_0 $auto$rs_design_edit.cc:878:execute$8229_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8230_output_0_0 $auto$rs_design_edit.cc:878:execute$8230_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8231_output_0_0 $auto$rs_design_edit.cc:878:execute$8231_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8232_output_0_0 $auto$rs_design_edit.cc:878:execute$8232_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8233_output_0_0 $auto$rs_design_edit.cc:878:execute$8233_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8234_output_0_0 $auto$rs_design_edit.cc:878:execute$8234_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8235_output_0_0 $auto$rs_design_edit.cc:878:execute$8235_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8236_output_0_0 $auto$rs_design_edit.cc:878:execute$8236_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8237_output_0_0 $auto$rs_design_edit.cc:878:execute$8237_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8238_output_0_0 $auto$rs_design_edit.cc:878:execute$8238_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8239_output_0_0 $auto$rs_design_edit.cc:878:execute$8239_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8240_output_0_0 $auto$rs_design_edit.cc:878:execute$8240_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8241_output_0_0 $auto$rs_design_edit.cc:878:execute$8241_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8242_output_0_0 $auto$rs_design_edit.cc:878:execute$8242_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8243_output_0_0 $auto$rs_design_edit.cc:878:execute$8243_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8244_output_0_0 $auto$rs_design_edit.cc:878:execute$8244_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8245_output_0_0 $auto$rs_design_edit.cc:878:execute$8245_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8246_output_0_0 $auto$rs_design_edit.cc:878:execute$8246_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8247_output_0_0 $auto$rs_design_edit.cc:878:execute$8247_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8248_output_0_0 $auto$rs_design_edit.cc:878:execute$8248_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8249_output_0_0 $auto$rs_design_edit.cc:878:execute$8249_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8250_output_0_0 $auto$rs_design_edit.cc:878:execute$8250_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:878:execute$8251_output_0_0 $auto$rs_design_edit.cc:878:execute$8251_input_0_0
1 1
.names dffre_a0.cnt_reg[0]_output_0_0 lut_$abc$3126$li2_li2_input_0_1
1 1
.names dffre_a0.cnt_reg[0]_output_0_0 lut_$abc$3126$li1_li1_input_0_1
1 1
.names dffre_a0.cnt_reg[0]_output_0_0 lut_$abc$3126$li0_li0_input_0_1
1 1
.names dffre_a0.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n378___input_0_1
1 1
.names dffre_a0.cnt_reg[0]_output_0_0 lut_$abc$3126$li3_li3_input_0_1
1 1
.names dffre_a0.cnt_reg[0]_output_0_0 lut_$abc$3126$li4_li4_input_0_1
1 1
.names dffre_a0.cnt_reg[0]_output_0_0 lut_$abc$3126$li5_li5_input_0_1
1 1
.names dffre_a0.cnt_reg[0]_output_0_0 a0.cnt_reg[0]_input_0_0
1 1
.names dffre_a0.cnt_reg[1]_output_0_0 lut_$abc$3126$li2_li2_input_0_2
1 1
.names dffre_a0.cnt_reg[1]_output_0_0 lut_$abc$3126$li1_li1_input_0_2
1 1
.names dffre_a0.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n378___input_0_2
1 1
.names dffre_a0.cnt_reg[1]_output_0_0 lut_$abc$3126$li3_li3_input_0_2
1 1
.names dffre_a0.cnt_reg[1]_output_0_0 lut_$abc$3126$li4_li4_input_0_2
1 1
.names dffre_a0.cnt_reg[1]_output_0_0 lut_$abc$3126$li5_li5_input_0_2
1 1
.names dffre_a0.cnt_reg[1]_output_0_0 a0.cnt_reg[1]_input_0_0
1 1
.names dffre_a0.cnt_reg[2]_output_0_0 lut_$abc$3126$li2_li2_input_0_3
1 1
.names dffre_a0.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n378___input_0_0
1 1
.names dffre_a0.cnt_reg[2]_output_0_0 lut_$abc$3126$li3_li3_input_0_0
1 1
.names dffre_a0.cnt_reg[2]_output_0_0 lut_$abc$3126$li4_li4_input_0_0
1 1
.names dffre_a0.cnt_reg[2]_output_0_0 lut_$abc$3126$li5_li5_input_0_0
1 1
.names dffre_a0.cnt_reg[2]_output_0_0 a0.cnt_reg[2]_input_0_0
1 1
.names dffre_a0.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n378___input_0_4
1 1
.names dffre_a0.cnt_reg[3]_output_0_0 lut_$abc$3126$li3_li3_input_0_4
1 1
.names dffre_a0.cnt_reg[3]_output_0_0 lut_$abc$3126$li4_li4_input_0_4
1 1
.names dffre_a0.cnt_reg[3]_output_0_0 lut_$abc$3126$li5_li5_input_0_4
1 1
.names dffre_a0.cnt_reg[3]_output_0_0 a0.cnt_reg[3]_input_0_0
1 1
.names dffre_a0.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n378___input_0_3
1 1
.names dffre_a0.cnt_reg[4]_output_0_0 lut_$abc$3126$li4_li4_input_0_3
1 1
.names dffre_a0.cnt_reg[4]_output_0_0 lut_$abc$3126$li5_li5_input_0_3
1 1
.names dffre_a0.cnt_reg[4]_output_0_0 a0.cnt_reg[4]_input_0_0
1 1
.names dffre_a0.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n378___input_0_5
1 1
.names dffre_a0.cnt_reg[5]_output_0_0 lut_$abc$3126$li5_li5_input_0_5
1 1
.names dffre_a0.cnt_reg[5]_output_0_0 a0.cnt_reg[5]_input_0_0
1 1
.names dffre_a0.cnt_reg[6]_output_0_0 lut_$abc$3126$li6_li6_input_0_0
1 1
.names dffre_a0.cnt_reg[6]_output_0_0 lut_$abc$3126$li7_li7_input_0_3
1 1
.names dffre_a0.cnt_reg[6]_output_0_0 a0.cnt_reg[6]_input_0_0
1 1
.names dffre_a0.cnt_reg[7]_output_0_0 lut_$abc$3126$li7_li7_input_0_0
1 1
.names dffre_a0.cnt_reg[7]_output_0_0 a0.cnt_reg[7]_input_0_0
1 1
.names dffre_a1.cnt_reg[0]_output_0_0 lut_$abc$3157$li3_li3_input_0_4
1 1
.names dffre_a1.cnt_reg[0]_output_0_0 lut_$abc$3157$li4_li4_input_0_4
1 1
.names dffre_a1.cnt_reg[0]_output_0_0 lut_$abc$3157$li5_li5_input_0_4
1 1
.names dffre_a1.cnt_reg[0]_output_0_0 lut_$abc$3157$li1_li1_input_0_0
1 1
.names dffre_a1.cnt_reg[0]_output_0_0 lut_$abc$3157$li2_li2_input_0_4
1 1
.names dffre_a1.cnt_reg[0]_output_0_0 lut_$abc$3157$li0_li0_input_0_4
1 1
.names dffre_a1.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n370___input_0_4
1 1
.names dffre_a1.cnt_reg[0]_output_0_0 a1.cnt_reg[0]_input_0_0
1 1
.names dffre_a1.cnt_reg[1]_output_0_0 lut_$abc$3157$li3_li3_input_0_1
1 1
.names dffre_a1.cnt_reg[1]_output_0_0 lut_$abc$3157$li4_li4_input_0_1
1 1
.names dffre_a1.cnt_reg[1]_output_0_0 lut_$abc$3157$li5_li5_input_0_1
1 1
.names dffre_a1.cnt_reg[1]_output_0_0 lut_$abc$3157$li1_li1_input_0_1
1 1
.names dffre_a1.cnt_reg[1]_output_0_0 lut_$abc$3157$li2_li2_input_0_1
1 1
.names dffre_a1.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n370___input_0_1
1 1
.names dffre_a1.cnt_reg[1]_output_0_0 a1.cnt_reg[1]_input_0_0
1 1
.names dffre_a1.cnt_reg[2]_output_0_0 lut_$abc$3157$li3_li3_input_0_2
1 1
.names dffre_a1.cnt_reg[2]_output_0_0 lut_$abc$3157$li4_li4_input_0_2
1 1
.names dffre_a1.cnt_reg[2]_output_0_0 lut_$abc$3157$li5_li5_input_0_2
1 1
.names dffre_a1.cnt_reg[2]_output_0_0 lut_$abc$3157$li2_li2_input_0_0
1 1
.names dffre_a1.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n370___input_0_2
1 1
.names dffre_a1.cnt_reg[2]_output_0_0 a1.cnt_reg[2]_input_0_0
1 1
.names dffre_a1.cnt_reg[3]_output_0_0 lut_$abc$3157$li3_li3_input_0_0
1 1
.names dffre_a1.cnt_reg[3]_output_0_0 lut_$abc$3157$li4_li4_input_0_0
1 1
.names dffre_a1.cnt_reg[3]_output_0_0 lut_$abc$3157$li5_li5_input_0_0
1 1
.names dffre_a1.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n370___input_0_0
1 1
.names dffre_a1.cnt_reg[3]_output_0_0 a1.cnt_reg[3]_input_0_0
1 1
.names dffre_a1.cnt_reg[4]_output_0_0 lut_$abc$3157$li4_li4_input_0_3
1 1
.names dffre_a1.cnt_reg[4]_output_0_0 lut_$abc$3157$li5_li5_input_0_5
1 1
.names dffre_a1.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n370___input_0_5
1 1
.names dffre_a1.cnt_reg[4]_output_0_0 a1.cnt_reg[4]_input_0_0
1 1
.names dffre_a1.cnt_reg[5]_output_0_0 lut_$abc$3157$li5_li5_input_0_3
1 1
.names dffre_a1.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n370___input_0_3
1 1
.names dffre_a1.cnt_reg[5]_output_0_0 a1.cnt_reg[5]_input_0_0
1 1
.names dffre_a1.cnt_reg[6]_output_0_0 lut_$abc$3157$li7_li7_input_0_3
1 1
.names dffre_a1.cnt_reg[6]_output_0_0 lut_$abc$3157$li6_li6_input_0_3
1 1
.names dffre_a1.cnt_reg[6]_output_0_0 a1.cnt_reg[6]_input_0_0
1 1
.names dffre_a1.cnt_reg[7]_output_0_0 lut_$abc$3157$li7_li7_input_0_4
1 1
.names dffre_a1.cnt_reg[7]_output_0_0 a1.cnt_reg[7]_input_0_0
1 1
.names dffre_a10.cnt_reg[0]_output_0_0 lut_$abc$3188$li3_li3_input_0_2
1 1
.names dffre_a10.cnt_reg[0]_output_0_0 lut_$abc$3188$li4_li4_input_0_2
1 1
.names dffre_a10.cnt_reg[0]_output_0_0 lut_$abc$3188$li5_li5_input_0_2
1 1
.names dffre_a10.cnt_reg[0]_output_0_0 lut_$abc$3188$li2_li2_input_0_2
1 1
.names dffre_a10.cnt_reg[0]_output_0_0 lut_$abc$3188$li0_li0_input_0_2
1 1
.names dffre_a10.cnt_reg[0]_output_0_0 lut_$abc$3188$li1_li1_input_0_0
1 1
.names dffre_a10.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n362___input_0_2
1 1
.names dffre_a10.cnt_reg[0]_output_0_0 a10.cnt_reg[0]_input_0_0
1 1
.names dffre_a10.cnt_reg[1]_output_0_0 lut_$abc$3188$li3_li3_input_0_4
1 1
.names dffre_a10.cnt_reg[1]_output_0_0 lut_$abc$3188$li4_li4_input_0_4
1 1
.names dffre_a10.cnt_reg[1]_output_0_0 lut_$abc$3188$li5_li5_input_0_4
1 1
.names dffre_a10.cnt_reg[1]_output_0_0 lut_$abc$3188$li2_li2_input_0_4
1 1
.names dffre_a10.cnt_reg[1]_output_0_0 lut_$abc$3188$li1_li1_input_0_4
1 1
.names dffre_a10.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n362___input_0_4
1 1
.names dffre_a10.cnt_reg[1]_output_0_0 a10.cnt_reg[1]_input_0_0
1 1
.names dffre_a10.cnt_reg[2]_output_0_0 lut_$abc$3188$li3_li3_input_0_1
1 1
.names dffre_a10.cnt_reg[2]_output_0_0 lut_$abc$3188$li4_li4_input_0_1
1 1
.names dffre_a10.cnt_reg[2]_output_0_0 lut_$abc$3188$li5_li5_input_0_1
1 1
.names dffre_a10.cnt_reg[2]_output_0_0 lut_$abc$3188$li2_li2_input_0_1
1 1
.names dffre_a10.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n362___input_0_1
1 1
.names dffre_a10.cnt_reg[2]_output_0_0 a10.cnt_reg[2]_input_0_0
1 1
.names dffre_a10.cnt_reg[3]_output_0_0 lut_$abc$3188$li3_li3_input_0_0
1 1
.names dffre_a10.cnt_reg[3]_output_0_0 lut_$abc$3188$li4_li4_input_0_0
1 1
.names dffre_a10.cnt_reg[3]_output_0_0 lut_$abc$3188$li5_li5_input_0_0
1 1
.names dffre_a10.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n362___input_0_0
1 1
.names dffre_a10.cnt_reg[3]_output_0_0 a10.cnt_reg[3]_input_0_0
1 1
.names dffre_a10.cnt_reg[4]_output_0_0 lut_$abc$3188$li4_li4_input_0_3
1 1
.names dffre_a10.cnt_reg[4]_output_0_0 lut_$abc$3188$li5_li5_input_0_5
1 1
.names dffre_a10.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n362___input_0_5
1 1
.names dffre_a10.cnt_reg[4]_output_0_0 a10.cnt_reg[4]_input_0_0
1 1
.names dffre_a10.cnt_reg[5]_output_0_0 lut_$abc$3188$li5_li5_input_0_3
1 1
.names dffre_a10.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n362___input_0_3
1 1
.names dffre_a10.cnt_reg[5]_output_0_0 a10.cnt_reg[5]_input_0_0
1 1
.names dffre_a10.cnt_reg[6]_output_0_0 lut_$abc$3188$li6_li6_input_0_3
1 1
.names dffre_a10.cnt_reg[6]_output_0_0 lut_$abc$3188$li7_li7_input_0_3
1 1
.names dffre_a10.cnt_reg[6]_output_0_0 a10.cnt_reg[6]_input_0_0
1 1
.names dffre_a10.cnt_reg[7]_output_0_0 lut_$abc$3188$li7_li7_input_0_4
1 1
.names dffre_a10.cnt_reg[7]_output_0_0 a10.cnt_reg[7]_input_0_0
1 1
.names dffre_a11.cnt_reg[0]_output_0_0 lut_$abc$3219$li3_li3_input_0_4
1 1
.names dffre_a11.cnt_reg[0]_output_0_0 lut_$abc$3219$li4_li4_input_0_4
1 1
.names dffre_a11.cnt_reg[0]_output_0_0 lut_$abc$3219$li5_li5_input_0_4
1 1
.names dffre_a11.cnt_reg[0]_output_0_0 lut_$abc$3219$li2_li2_input_0_2
1 1
.names dffre_a11.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n354___input_0_4
1 1
.names dffre_a11.cnt_reg[0]_output_0_0 lut_$abc$3219$li0_li0_input_0_0
1 1
.names dffre_a11.cnt_reg[0]_output_0_0 lut_$abc$3219$li1_li1_input_0_2
1 1
.names dffre_a11.cnt_reg[0]_output_0_0 a11.cnt_reg[0]_input_0_0
1 1
.names dffre_a11.cnt_reg[1]_output_0_0 lut_$abc$3219$li3_li3_input_0_3
1 1
.names dffre_a11.cnt_reg[1]_output_0_0 lut_$abc$3219$li4_li4_input_0_3
1 1
.names dffre_a11.cnt_reg[1]_output_0_0 lut_$abc$3219$li5_li5_input_0_5
1 1
.names dffre_a11.cnt_reg[1]_output_0_0 lut_$abc$3219$li2_li2_input_0_3
1 1
.names dffre_a11.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n354___input_0_5
1 1
.names dffre_a11.cnt_reg[1]_output_0_0 lut_$abc$3219$li1_li1_input_0_3
1 1
.names dffre_a11.cnt_reg[1]_output_0_0 a11.cnt_reg[1]_input_0_0
1 1
.names dffre_a11.cnt_reg[2]_output_0_0 lut_$abc$3219$li3_li3_input_0_1
1 1
.names dffre_a11.cnt_reg[2]_output_0_0 lut_$abc$3219$li4_li4_input_0_1
1 1
.names dffre_a11.cnt_reg[2]_output_0_0 lut_$abc$3219$li5_li5_input_0_3
1 1
.names dffre_a11.cnt_reg[2]_output_0_0 lut_$abc$3219$li2_li2_input_0_0
1 1
.names dffre_a11.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n354___input_0_3
1 1
.names dffre_a11.cnt_reg[2]_output_0_0 a11.cnt_reg[2]_input_0_0
1 1
.names dffre_a11.cnt_reg[3]_output_0_0 lut_$abc$3219$li3_li3_input_0_0
1 1
.names dffre_a11.cnt_reg[3]_output_0_0 lut_$abc$3219$li4_li4_input_0_0
1 1
.names dffre_a11.cnt_reg[3]_output_0_0 lut_$abc$3219$li5_li5_input_0_0
1 1
.names dffre_a11.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n354___input_0_0
1 1
.names dffre_a11.cnt_reg[3]_output_0_0 a11.cnt_reg[3]_input_0_0
1 1
.names dffre_a11.cnt_reg[4]_output_0_0 lut_$abc$3219$li4_li4_input_0_2
1 1
.names dffre_a11.cnt_reg[4]_output_0_0 lut_$abc$3219$li5_li5_input_0_2
1 1
.names dffre_a11.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n354___input_0_2
1 1
.names dffre_a11.cnt_reg[4]_output_0_0 a11.cnt_reg[4]_input_0_0
1 1
.names dffre_a11.cnt_reg[5]_output_0_0 lut_$abc$3219$li5_li5_input_0_1
1 1
.names dffre_a11.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n354___input_0_1
1 1
.names dffre_a11.cnt_reg[5]_output_0_0 a11.cnt_reg[5]_input_0_0
1 1
.names dffre_a11.cnt_reg[6]_output_0_0 lut_$abc$3219$li6_li6_input_0_1
1 1
.names dffre_a11.cnt_reg[6]_output_0_0 lut_$abc$3219$li7_li7_input_0_1
1 1
.names dffre_a11.cnt_reg[6]_output_0_0 a11.cnt_reg[6]_input_0_0
1 1
.names dffre_a11.cnt_reg[7]_output_0_0 lut_$abc$3219$li7_li7_input_0_0
1 1
.names dffre_a11.cnt_reg[7]_output_0_0 a11.cnt_reg[7]_input_0_0
1 1
.names dffre_a12.cnt_reg[0]_output_0_0 lut_$abc$3250$li3_li3_input_0_4
1 1
.names dffre_a12.cnt_reg[0]_output_0_0 lut_$abc$3250$li4_li4_input_0_4
1 1
.names dffre_a12.cnt_reg[0]_output_0_0 lut_$abc$3250$li5_li5_input_0_4
1 1
.names dffre_a12.cnt_reg[0]_output_0_0 lut_$abc$3250$li2_li2_input_0_2
1 1
.names dffre_a12.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n346___input_0_4
1 1
.names dffre_a12.cnt_reg[0]_output_0_0 lut_$abc$3250$li0_li0_input_0_0
1 1
.names dffre_a12.cnt_reg[0]_output_0_0 lut_$abc$3250$li1_li1_input_0_2
1 1
.names dffre_a12.cnt_reg[0]_output_0_0 a12.cnt_reg[0]_input_0_0
1 1
.names dffre_a12.cnt_reg[1]_output_0_0 lut_$abc$3250$li3_li3_input_0_3
1 1
.names dffre_a12.cnt_reg[1]_output_0_0 lut_$abc$3250$li4_li4_input_0_3
1 1
.names dffre_a12.cnt_reg[1]_output_0_0 lut_$abc$3250$li5_li5_input_0_5
1 1
.names dffre_a12.cnt_reg[1]_output_0_0 lut_$abc$3250$li2_li2_input_0_3
1 1
.names dffre_a12.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n346___input_0_5
1 1
.names dffre_a12.cnt_reg[1]_output_0_0 lut_$abc$3250$li1_li1_input_0_3
1 1
.names dffre_a12.cnt_reg[1]_output_0_0 a12.cnt_reg[1]_input_0_0
1 1
.names dffre_a12.cnt_reg[2]_output_0_0 lut_$abc$3250$li3_li3_input_0_1
1 1
.names dffre_a12.cnt_reg[2]_output_0_0 lut_$abc$3250$li4_li4_input_0_1
1 1
.names dffre_a12.cnt_reg[2]_output_0_0 lut_$abc$3250$li5_li5_input_0_3
1 1
.names dffre_a12.cnt_reg[2]_output_0_0 lut_$abc$3250$li2_li2_input_0_0
1 1
.names dffre_a12.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n346___input_0_3
1 1
.names dffre_a12.cnt_reg[2]_output_0_0 a12.cnt_reg[2]_input_0_0
1 1
.names dffre_a12.cnt_reg[3]_output_0_0 lut_$abc$3250$li3_li3_input_0_0
1 1
.names dffre_a12.cnt_reg[3]_output_0_0 lut_$abc$3250$li4_li4_input_0_0
1 1
.names dffre_a12.cnt_reg[3]_output_0_0 lut_$abc$3250$li5_li5_input_0_0
1 1
.names dffre_a12.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n346___input_0_0
1 1
.names dffre_a12.cnt_reg[3]_output_0_0 a12.cnt_reg[3]_input_0_0
1 1
.names dffre_a12.cnt_reg[4]_output_0_0 lut_$abc$3250$li4_li4_input_0_2
1 1
.names dffre_a12.cnt_reg[4]_output_0_0 lut_$abc$3250$li5_li5_input_0_2
1 1
.names dffre_a12.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n346___input_0_2
1 1
.names dffre_a12.cnt_reg[4]_output_0_0 a12.cnt_reg[4]_input_0_0
1 1
.names dffre_a12.cnt_reg[5]_output_0_0 lut_$abc$3250$li5_li5_input_0_1
1 1
.names dffre_a12.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n346___input_0_1
1 1
.names dffre_a12.cnt_reg[5]_output_0_0 a12.cnt_reg[5]_input_0_0
1 1
.names dffre_a12.cnt_reg[6]_output_0_0 lut_$abc$3250$li6_li6_input_0_1
1 1
.names dffre_a12.cnt_reg[6]_output_0_0 lut_$abc$3250$li7_li7_input_0_1
1 1
.names dffre_a12.cnt_reg[6]_output_0_0 a12.cnt_reg[6]_input_0_0
1 1
.names dffre_a12.cnt_reg[7]_output_0_0 lut_$abc$3250$li7_li7_input_0_0
1 1
.names dffre_a12.cnt_reg[7]_output_0_0 a12.cnt_reg[7]_input_0_0
1 1
.names dffre_a13.cnt_reg[0]_output_0_0 lut_$abc$3281$li4_li4_input_0_4
1 1
.names dffre_a13.cnt_reg[0]_output_0_0 lut_$abc$3281$li1_li1_input_0_4
1 1
.names dffre_a13.cnt_reg[0]_output_0_0 lut_$abc$3281$li5_li5_input_0_3
1 1
.names dffre_a13.cnt_reg[0]_output_0_0 lut_$abc$3281$li2_li2_input_0_4
1 1
.names dffre_a13.cnt_reg[0]_output_0_0 lut_$abc$3281$li3_li3_input_0_4
1 1
.names dffre_a13.cnt_reg[0]_output_0_0 lut_$abc$3281$li0_li0_input_0_4
1 1
.names dffre_a13.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n338___input_0_3
1 1
.names dffre_a13.cnt_reg[0]_output_0_0 a13.cnt_reg[0]_input_0_0
1 1
.names dffre_a13.cnt_reg[1]_output_0_0 lut_$abc$3281$li4_li4_input_0_2
1 1
.names dffre_a13.cnt_reg[1]_output_0_0 lut_$abc$3281$li1_li1_input_0_2
1 1
.names dffre_a13.cnt_reg[1]_output_0_0 lut_$abc$3281$li5_li5_input_0_2
1 1
.names dffre_a13.cnt_reg[1]_output_0_0 lut_$abc$3281$li2_li2_input_0_0
1 1
.names dffre_a13.cnt_reg[1]_output_0_0 lut_$abc$3281$li3_li3_input_0_0
1 1
.names dffre_a13.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n338___input_0_2
1 1
.names dffre_a13.cnt_reg[1]_output_0_0 a13.cnt_reg[1]_input_0_0
1 1
.names dffre_a13.cnt_reg[2]_output_0_0 lut_$abc$3281$li4_li4_input_0_1
1 1
.names dffre_a13.cnt_reg[2]_output_0_0 lut_$abc$3281$li5_li5_input_0_4
1 1
.names dffre_a13.cnt_reg[2]_output_0_0 lut_$abc$3281$li2_li2_input_0_1
1 1
.names dffre_a13.cnt_reg[2]_output_0_0 lut_$abc$3281$li3_li3_input_0_1
1 1
.names dffre_a13.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n338___input_0_4
1 1
.names dffre_a13.cnt_reg[2]_output_0_0 a13.cnt_reg[2]_input_0_0
1 1
.names dffre_a13.cnt_reg[3]_output_0_0 lut_$abc$3281$li4_li4_input_0_3
1 1
.names dffre_a13.cnt_reg[3]_output_0_0 lut_$abc$3281$li5_li5_input_0_1
1 1
.names dffre_a13.cnt_reg[3]_output_0_0 lut_$abc$3281$li3_li3_input_0_3
1 1
.names dffre_a13.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n338___input_0_1
1 1
.names dffre_a13.cnt_reg[3]_output_0_0 a13.cnt_reg[3]_input_0_0
1 1
.names dffre_a13.cnt_reg[4]_output_0_0 lut_$abc$3281$li4_li4_input_0_0
1 1
.names dffre_a13.cnt_reg[4]_output_0_0 lut_$abc$3281$li5_li5_input_0_0
1 1
.names dffre_a13.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n338___input_0_0
1 1
.names dffre_a13.cnt_reg[4]_output_0_0 a13.cnt_reg[4]_input_0_0
1 1
.names dffre_a13.cnt_reg[5]_output_0_0 lut_$abc$3281$li5_li5_input_0_5
1 1
.names dffre_a13.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n338___input_0_5
1 1
.names dffre_a13.cnt_reg[5]_output_0_0 a13.cnt_reg[5]_input_0_0
1 1
.names dffre_a13.cnt_reg[6]_output_0_0 lut_$abc$3281$li6_li6_input_0_3
1 1
.names dffre_a13.cnt_reg[6]_output_0_0 lut_$abc$3281$li7_li7_input_0_3
1 1
.names dffre_a13.cnt_reg[6]_output_0_0 a13.cnt_reg[6]_input_0_0
1 1
.names dffre_a13.cnt_reg[7]_output_0_0 lut_$abc$3281$li7_li7_input_0_4
1 1
.names dffre_a13.cnt_reg[7]_output_0_0 a13.cnt_reg[7]_input_0_0
1 1
.names dffre_a14.cnt_reg[0]_output_0_0 lut_$abc$3312$li4_li4_input_0_4
1 1
.names dffre_a14.cnt_reg[0]_output_0_0 lut_$abc$3312$li3_li3_input_0_4
1 1
.names dffre_a14.cnt_reg[0]_output_0_0 lut_$abc$3312$li5_li5_input_0_4
1 1
.names dffre_a14.cnt_reg[0]_output_0_0 lut_$abc$3312$li1_li1_input_0_4
1 1
.names dffre_a14.cnt_reg[0]_output_0_0 lut_$abc$3312$li2_li2_input_0_4
1 1
.names dffre_a14.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n330___input_0_4
1 1
.names dffre_a14.cnt_reg[0]_output_0_0 lut_$abc$3312$li0_li0_input_0_4
1 1
.names dffre_a14.cnt_reg[0]_output_0_0 a14.cnt_reg[0]_input_0_0
1 1
.names dffre_a14.cnt_reg[1]_output_0_0 lut_$abc$3312$li4_li4_input_0_1
1 1
.names dffre_a14.cnt_reg[1]_output_0_0 lut_$abc$3312$li3_li3_input_0_1
1 1
.names dffre_a14.cnt_reg[1]_output_0_0 lut_$abc$3312$li5_li5_input_0_5
1 1
.names dffre_a14.cnt_reg[1]_output_0_0 lut_$abc$3312$li1_li1_input_0_1
1 1
.names dffre_a14.cnt_reg[1]_output_0_0 lut_$abc$3312$li2_li2_input_0_1
1 1
.names dffre_a14.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n330___input_0_5
1 1
.names dffre_a14.cnt_reg[1]_output_0_0 a14.cnt_reg[1]_input_0_0
1 1
.names dffre_a14.cnt_reg[2]_output_0_0 lut_$abc$3312$li4_li4_input_0_2
1 1
.names dffre_a14.cnt_reg[2]_output_0_0 lut_$abc$3312$li3_li3_input_0_2
1 1
.names dffre_a14.cnt_reg[2]_output_0_0 lut_$abc$3312$li5_li5_input_0_1
1 1
.names dffre_a14.cnt_reg[2]_output_0_0 lut_$abc$3312$li2_li2_input_0_2
1 1
.names dffre_a14.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n330___input_0_1
1 1
.names dffre_a14.cnt_reg[2]_output_0_0 a14.cnt_reg[2]_input_0_0
1 1
.names dffre_a14.cnt_reg[3]_output_0_0 lut_$abc$3312$li4_li4_input_0_3
1 1
.names dffre_a14.cnt_reg[3]_output_0_0 lut_$abc$3312$li3_li3_input_0_3
1 1
.names dffre_a14.cnt_reg[3]_output_0_0 lut_$abc$3312$li5_li5_input_0_3
1 1
.names dffre_a14.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n330___input_0_3
1 1
.names dffre_a14.cnt_reg[3]_output_0_0 a14.cnt_reg[3]_input_0_0
1 1
.names dffre_a14.cnt_reg[4]_output_0_0 lut_$abc$3312$li4_li4_input_0_0
1 1
.names dffre_a14.cnt_reg[4]_output_0_0 lut_$abc$3312$li5_li5_input_0_0
1 1
.names dffre_a14.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n330___input_0_0
1 1
.names dffre_a14.cnt_reg[4]_output_0_0 a14.cnt_reg[4]_input_0_0
1 1
.names dffre_a14.cnt_reg[5]_output_0_0 lut_$abc$3312$li5_li5_input_0_2
1 1
.names dffre_a14.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n330___input_0_2
1 1
.names dffre_a14.cnt_reg[5]_output_0_0 a14.cnt_reg[5]_input_0_0
1 1
.names dffre_a14.cnt_reg[6]_output_0_0 lut_$abc$3312$li7_li7_input_0_3
1 1
.names dffre_a14.cnt_reg[6]_output_0_0 lut_$abc$3312$li6_li6_input_0_3
1 1
.names dffre_a14.cnt_reg[6]_output_0_0 a14.cnt_reg[6]_input_0_0
1 1
.names dffre_a14.cnt_reg[7]_output_0_0 lut_$abc$3312$li7_li7_input_0_1
1 1
.names dffre_a14.cnt_reg[7]_output_0_0 a14.cnt_reg[7]_input_0_0
1 1
.names dffre_a15.cnt_reg[0]_output_0_0 lut_$abc$3343$li1_li1_input_0_4
1 1
.names dffre_a15.cnt_reg[0]_output_0_0 lut_$abc$3343$li4_li4_input_0_4
1 1
.names dffre_a15.cnt_reg[0]_output_0_0 lut_$abc$3343$li5_li5_input_0_3
1 1
.names dffre_a15.cnt_reg[0]_output_0_0 lut_$abc$3343$li2_li2_input_0_4
1 1
.names dffre_a15.cnt_reg[0]_output_0_0 lut_$abc$3343$li3_li3_input_0_4
1 1
.names dffre_a15.cnt_reg[0]_output_0_0 lut_$abc$3343$li0_li0_input_0_4
1 1
.names dffre_a15.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n322___input_0_3
1 1
.names dffre_a15.cnt_reg[0]_output_0_0 a15.cnt_reg[0]_input_0_0
1 1
.names dffre_a15.cnt_reg[1]_output_0_0 lut_$abc$3343$li1_li1_input_0_2
1 1
.names dffre_a15.cnt_reg[1]_output_0_0 lut_$abc$3343$li4_li4_input_0_2
1 1
.names dffre_a15.cnt_reg[1]_output_0_0 lut_$abc$3343$li5_li5_input_0_2
1 1
.names dffre_a15.cnt_reg[1]_output_0_0 lut_$abc$3343$li2_li2_input_0_0
1 1
.names dffre_a15.cnt_reg[1]_output_0_0 lut_$abc$3343$li3_li3_input_0_0
1 1
.names dffre_a15.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n322___input_0_2
1 1
.names dffre_a15.cnt_reg[1]_output_0_0 a15.cnt_reg[1]_input_0_0
1 1
.names dffre_a15.cnt_reg[2]_output_0_0 lut_$abc$3343$li4_li4_input_0_1
1 1
.names dffre_a15.cnt_reg[2]_output_0_0 lut_$abc$3343$li5_li5_input_0_4
1 1
.names dffre_a15.cnt_reg[2]_output_0_0 lut_$abc$3343$li2_li2_input_0_1
1 1
.names dffre_a15.cnt_reg[2]_output_0_0 lut_$abc$3343$li3_li3_input_0_1
1 1
.names dffre_a15.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n322___input_0_4
1 1
.names dffre_a15.cnt_reg[2]_output_0_0 a15.cnt_reg[2]_input_0_0
1 1
.names dffre_a15.cnt_reg[3]_output_0_0 lut_$abc$3343$li4_li4_input_0_3
1 1
.names dffre_a15.cnt_reg[3]_output_0_0 lut_$abc$3343$li5_li5_input_0_1
1 1
.names dffre_a15.cnt_reg[3]_output_0_0 lut_$abc$3343$li3_li3_input_0_3
1 1
.names dffre_a15.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n322___input_0_1
1 1
.names dffre_a15.cnt_reg[3]_output_0_0 a15.cnt_reg[3]_input_0_0
1 1
.names dffre_a15.cnt_reg[4]_output_0_0 lut_$abc$3343$li4_li4_input_0_0
1 1
.names dffre_a15.cnt_reg[4]_output_0_0 lut_$abc$3343$li5_li5_input_0_0
1 1
.names dffre_a15.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n322___input_0_0
1 1
.names dffre_a15.cnt_reg[4]_output_0_0 a15.cnt_reg[4]_input_0_0
1 1
.names dffre_a15.cnt_reg[5]_output_0_0 lut_$abc$3343$li5_li5_input_0_5
1 1
.names dffre_a15.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n322___input_0_5
1 1
.names dffre_a15.cnt_reg[5]_output_0_0 a15.cnt_reg[5]_input_0_0
1 1
.names dffre_a15.cnt_reg[6]_output_0_0 lut_$abc$3343$li6_li6_input_0_3
1 1
.names dffre_a15.cnt_reg[6]_output_0_0 lut_$abc$3343$li7_li7_input_0_3
1 1
.names dffre_a15.cnt_reg[6]_output_0_0 a15.cnt_reg[6]_input_0_0
1 1
.names dffre_a15.cnt_reg[7]_output_0_0 lut_$abc$3343$li7_li7_input_0_4
1 1
.names dffre_a15.cnt_reg[7]_output_0_0 a15.cnt_reg[7]_input_0_0
1 1
.names dffre_a2.cnt_reg[0]_output_0_0 lut_$abc$3374$li4_li4_input_0_4
1 1
.names dffre_a2.cnt_reg[0]_output_0_0 lut_$abc$3374$li3_li3_input_0_4
1 1
.names dffre_a2.cnt_reg[0]_output_0_0 lut_$abc$3374$li5_li5_input_0_4
1 1
.names dffre_a2.cnt_reg[0]_output_0_0 lut_$abc$3374$li1_li1_input_0_4
1 1
.names dffre_a2.cnt_reg[0]_output_0_0 lut_$abc$3374$li2_li2_input_0_4
1 1
.names dffre_a2.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n314___input_0_4
1 1
.names dffre_a2.cnt_reg[0]_output_0_0 lut_$abc$3374$li0_li0_input_0_4
1 1
.names dffre_a2.cnt_reg[0]_output_0_0 a2.cnt_reg[0]_input_0_0
1 1
.names dffre_a2.cnt_reg[1]_output_0_0 lut_$abc$3374$li4_li4_input_0_1
1 1
.names dffre_a2.cnt_reg[1]_output_0_0 lut_$abc$3374$li3_li3_input_0_1
1 1
.names dffre_a2.cnt_reg[1]_output_0_0 lut_$abc$3374$li5_li5_input_0_5
1 1
.names dffre_a2.cnt_reg[1]_output_0_0 lut_$abc$3374$li1_li1_input_0_1
1 1
.names dffre_a2.cnt_reg[1]_output_0_0 lut_$abc$3374$li2_li2_input_0_1
1 1
.names dffre_a2.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n314___input_0_5
1 1
.names dffre_a2.cnt_reg[1]_output_0_0 a2.cnt_reg[1]_input_0_0
1 1
.names dffre_a2.cnt_reg[2]_output_0_0 lut_$abc$3374$li4_li4_input_0_2
1 1
.names dffre_a2.cnt_reg[2]_output_0_0 lut_$abc$3374$li3_li3_input_0_2
1 1
.names dffre_a2.cnt_reg[2]_output_0_0 lut_$abc$3374$li5_li5_input_0_1
1 1
.names dffre_a2.cnt_reg[2]_output_0_0 lut_$abc$3374$li2_li2_input_0_2
1 1
.names dffre_a2.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n314___input_0_1
1 1
.names dffre_a2.cnt_reg[2]_output_0_0 a2.cnt_reg[2]_input_0_0
1 1
.names dffre_a2.cnt_reg[3]_output_0_0 lut_$abc$3374$li4_li4_input_0_3
1 1
.names dffre_a2.cnt_reg[3]_output_0_0 lut_$abc$3374$li3_li3_input_0_3
1 1
.names dffre_a2.cnt_reg[3]_output_0_0 lut_$abc$3374$li5_li5_input_0_3
1 1
.names dffre_a2.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n314___input_0_3
1 1
.names dffre_a2.cnt_reg[3]_output_0_0 a2.cnt_reg[3]_input_0_0
1 1
.names dffre_a2.cnt_reg[4]_output_0_0 lut_$abc$3374$li4_li4_input_0_0
1 1
.names dffre_a2.cnt_reg[4]_output_0_0 lut_$abc$3374$li5_li5_input_0_0
1 1
.names dffre_a2.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n314___input_0_0
1 1
.names dffre_a2.cnt_reg[4]_output_0_0 a2.cnt_reg[4]_input_0_0
1 1
.names dffre_a2.cnt_reg[5]_output_0_0 lut_$abc$3374$li5_li5_input_0_2
1 1
.names dffre_a2.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n314___input_0_2
1 1
.names dffre_a2.cnt_reg[5]_output_0_0 a2.cnt_reg[5]_input_0_0
1 1
.names dffre_a2.cnt_reg[6]_output_0_0 lut_$abc$3374$li7_li7_input_0_3
1 1
.names dffre_a2.cnt_reg[6]_output_0_0 lut_$abc$3374$li6_li6_input_0_3
1 1
.names dffre_a2.cnt_reg[6]_output_0_0 a2.cnt_reg[6]_input_0_0
1 1
.names dffre_a2.cnt_reg[7]_output_0_0 lut_$abc$3374$li7_li7_input_0_1
1 1
.names dffre_a2.cnt_reg[7]_output_0_0 a2.cnt_reg[7]_input_0_0
1 1
.names dffre_a3.cnt_reg[0]_output_0_0 lut_$abc$3405$li2_li2_input_0_4
1 1
.names dffre_a3.cnt_reg[0]_output_0_0 lut_$abc$3405$li1_li1_input_0_4
1 1
.names dffre_a3.cnt_reg[0]_output_0_0 lut_$abc$3405$li5_li5_input_0_4
1 1
.names dffre_a3.cnt_reg[0]_output_0_0 lut_$abc$3405$li3_li3_input_0_4
1 1
.names dffre_a3.cnt_reg[0]_output_0_0 lut_$abc$3405$li4_li4_input_0_4
1 1
.names dffre_a3.cnt_reg[0]_output_0_0 lut_$abc$3405$li0_li0_input_0_4
1 1
.names dffre_a3.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n306___input_0_4
1 1
.names dffre_a3.cnt_reg[0]_output_0_0 a3.cnt_reg[0]_input_0_0
1 1
.names dffre_a3.cnt_reg[1]_output_0_0 lut_$abc$3405$li2_li2_input_0_3
1 1
.names dffre_a3.cnt_reg[1]_output_0_0 lut_$abc$3405$li1_li1_input_0_3
1 1
.names dffre_a3.cnt_reg[1]_output_0_0 lut_$abc$3405$li5_li5_input_0_3
1 1
.names dffre_a3.cnt_reg[1]_output_0_0 lut_$abc$3405$li3_li3_input_0_3
1 1
.names dffre_a3.cnt_reg[1]_output_0_0 lut_$abc$3405$li4_li4_input_0_3
1 1
.names dffre_a3.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n306___input_0_5
1 1
.names dffre_a3.cnt_reg[1]_output_0_0 a3.cnt_reg[1]_input_0_0
1 1
.names dffre_a3.cnt_reg[2]_output_0_0 lut_$abc$3405$li2_li2_input_0_0
1 1
.names dffre_a3.cnt_reg[2]_output_0_0 lut_$abc$3405$li5_li5_input_0_0
1 1
.names dffre_a3.cnt_reg[2]_output_0_0 lut_$abc$3405$li3_li3_input_0_0
1 1
.names dffre_a3.cnt_reg[2]_output_0_0 lut_$abc$3405$li4_li4_input_0_0
1 1
.names dffre_a3.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n306___input_0_0
1 1
.names dffre_a3.cnt_reg[2]_output_0_0 a3.cnt_reg[2]_input_0_0
1 1
.names dffre_a3.cnt_reg[3]_output_0_0 lut_$abc$3405$li5_li5_input_0_5
1 1
.names dffre_a3.cnt_reg[3]_output_0_0 lut_$abc$3405$li3_li3_input_0_1
1 1
.names dffre_a3.cnt_reg[3]_output_0_0 lut_$abc$3405$li4_li4_input_0_1
1 1
.names dffre_a3.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n306___input_0_3
1 1
.names dffre_a3.cnt_reg[3]_output_0_0 a3.cnt_reg[3]_input_0_0
1 1
.names dffre_a3.cnt_reg[4]_output_0_0 lut_$abc$3405$li5_li5_input_0_1
1 1
.names dffre_a3.cnt_reg[4]_output_0_0 lut_$abc$3405$li4_li4_input_0_2
1 1
.names dffre_a3.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n306___input_0_1
1 1
.names dffre_a3.cnt_reg[4]_output_0_0 a3.cnt_reg[4]_input_0_0
1 1
.names dffre_a3.cnt_reg[5]_output_0_0 lut_$abc$3405$li5_li5_input_0_2
1 1
.names dffre_a3.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n306___input_0_2
1 1
.names dffre_a3.cnt_reg[5]_output_0_0 a3.cnt_reg[5]_input_0_0
1 1
.names dffre_a3.cnt_reg[6]_output_0_0 lut_$abc$3405$li6_li6_input_0_3
1 1
.names dffre_a3.cnt_reg[6]_output_0_0 lut_$abc$3405$li7_li7_input_0_3
1 1
.names dffre_a3.cnt_reg[6]_output_0_0 a3.cnt_reg[6]_input_0_0
1 1
.names dffre_a3.cnt_reg[7]_output_0_0 lut_$abc$3405$li7_li7_input_0_4
1 1
.names dffre_a3.cnt_reg[7]_output_0_0 a3.cnt_reg[7]_input_0_0
1 1
.names dffre_a4.cnt_reg[0]_output_0_0 lut_$abc$3436$li4_li4_input_0_4
1 1
.names dffre_a4.cnt_reg[0]_output_0_0 lut_$abc$3436$li1_li1_input_0_4
1 1
.names dffre_a4.cnt_reg[0]_output_0_0 lut_$abc$3436$li5_li5_input_0_3
1 1
.names dffre_a4.cnt_reg[0]_output_0_0 lut_$abc$3436$li3_li3_input_0_4
1 1
.names dffre_a4.cnt_reg[0]_output_0_0 lut_$abc$3436$li2_li2_input_0_4
1 1
.names dffre_a4.cnt_reg[0]_output_0_0 lut_$abc$3436$li0_li0_input_0_4
1 1
.names dffre_a4.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n298___input_0_3
1 1
.names dffre_a4.cnt_reg[0]_output_0_0 a4.cnt_reg[0]_input_0_0
1 1
.names dffre_a4.cnt_reg[1]_output_0_0 lut_$abc$3436$li4_li4_input_0_2
1 1
.names dffre_a4.cnt_reg[1]_output_0_0 lut_$abc$3436$li1_li1_input_0_2
1 1
.names dffre_a4.cnt_reg[1]_output_0_0 lut_$abc$3436$li5_li5_input_0_2
1 1
.names dffre_a4.cnt_reg[1]_output_0_0 lut_$abc$3436$li3_li3_input_0_0
1 1
.names dffre_a4.cnt_reg[1]_output_0_0 lut_$abc$3436$li2_li2_input_0_0
1 1
.names dffre_a4.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n298___input_0_2
1 1
.names dffre_a4.cnt_reg[1]_output_0_0 a4.cnt_reg[1]_input_0_0
1 1
.names dffre_a4.cnt_reg[2]_output_0_0 lut_$abc$3436$li4_li4_input_0_3
1 1
.names dffre_a4.cnt_reg[2]_output_0_0 lut_$abc$3436$li5_li5_input_0_1
1 1
.names dffre_a4.cnt_reg[2]_output_0_0 lut_$abc$3436$li3_li3_input_0_3
1 1
.names dffre_a4.cnt_reg[2]_output_0_0 lut_$abc$3436$li2_li2_input_0_3
1 1
.names dffre_a4.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n298___input_0_1
1 1
.names dffre_a4.cnt_reg[2]_output_0_0 a4.cnt_reg[2]_input_0_0
1 1
.names dffre_a4.cnt_reg[3]_output_0_0 lut_$abc$3436$li4_li4_input_0_1
1 1
.names dffre_a4.cnt_reg[3]_output_0_0 lut_$abc$3436$li5_li5_input_0_4
1 1
.names dffre_a4.cnt_reg[3]_output_0_0 lut_$abc$3436$li3_li3_input_0_1
1 1
.names dffre_a4.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n298___input_0_4
1 1
.names dffre_a4.cnt_reg[3]_output_0_0 a4.cnt_reg[3]_input_0_0
1 1
.names dffre_a4.cnt_reg[4]_output_0_0 lut_$abc$3436$li4_li4_input_0_0
1 1
.names dffre_a4.cnt_reg[4]_output_0_0 lut_$abc$3436$li5_li5_input_0_0
1 1
.names dffre_a4.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n298___input_0_0
1 1
.names dffre_a4.cnt_reg[4]_output_0_0 a4.cnt_reg[4]_input_0_0
1 1
.names dffre_a4.cnt_reg[5]_output_0_0 lut_$abc$3436$li5_li5_input_0_5
1 1
.names dffre_a4.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n298___input_0_5
1 1
.names dffre_a4.cnt_reg[5]_output_0_0 a4.cnt_reg[5]_input_0_0
1 1
.names dffre_a4.cnt_reg[6]_output_0_0 lut_$abc$3436$li6_li6_input_0_3
1 1
.names dffre_a4.cnt_reg[6]_output_0_0 lut_$abc$3436$li7_li7_input_0_3
1 1
.names dffre_a4.cnt_reg[6]_output_0_0 a4.cnt_reg[6]_input_0_0
1 1
.names dffre_a4.cnt_reg[7]_output_0_0 lut_$abc$3436$li7_li7_input_0_4
1 1
.names dffre_a4.cnt_reg[7]_output_0_0 a4.cnt_reg[7]_input_0_0
1 1
.names dffre_a5.cnt_reg[0]_output_0_0 lut_$abc$3467$li4_li4_input_0_4
1 1
.names dffre_a5.cnt_reg[0]_output_0_0 lut_$abc$3467$li1_li1_input_0_4
1 1
.names dffre_a5.cnt_reg[0]_output_0_0 lut_$abc$3467$li5_li5_input_0_3
1 1
.names dffre_a5.cnt_reg[0]_output_0_0 lut_$abc$3467$li2_li2_input_0_4
1 1
.names dffre_a5.cnt_reg[0]_output_0_0 lut_$abc$3467$li3_li3_input_0_4
1 1
.names dffre_a5.cnt_reg[0]_output_0_0 lut_$abc$3467$li0_li0_input_0_4
1 1
.names dffre_a5.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n290___input_0_3
1 1
.names dffre_a5.cnt_reg[0]_output_0_0 a5.cnt_reg[0]_input_0_0
1 1
.names dffre_a5.cnt_reg[1]_output_0_0 lut_$abc$3467$li4_li4_input_0_2
1 1
.names dffre_a5.cnt_reg[1]_output_0_0 lut_$abc$3467$li1_li1_input_0_2
1 1
.names dffre_a5.cnt_reg[1]_output_0_0 lut_$abc$3467$li5_li5_input_0_2
1 1
.names dffre_a5.cnt_reg[1]_output_0_0 lut_$abc$3467$li2_li2_input_0_0
1 1
.names dffre_a5.cnt_reg[1]_output_0_0 lut_$abc$3467$li3_li3_input_0_0
1 1
.names dffre_a5.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n290___input_0_2
1 1
.names dffre_a5.cnt_reg[1]_output_0_0 a5.cnt_reg[1]_input_0_0
1 1
.names dffre_a5.cnt_reg[2]_output_0_0 lut_$abc$3467$li4_li4_input_0_1
1 1
.names dffre_a5.cnt_reg[2]_output_0_0 lut_$abc$3467$li5_li5_input_0_4
1 1
.names dffre_a5.cnt_reg[2]_output_0_0 lut_$abc$3467$li2_li2_input_0_1
1 1
.names dffre_a5.cnt_reg[2]_output_0_0 lut_$abc$3467$li3_li3_input_0_1
1 1
.names dffre_a5.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n290___input_0_4
1 1
.names dffre_a5.cnt_reg[2]_output_0_0 a5.cnt_reg[2]_input_0_0
1 1
.names dffre_a5.cnt_reg[3]_output_0_0 lut_$abc$3467$li4_li4_input_0_3
1 1
.names dffre_a5.cnt_reg[3]_output_0_0 lut_$abc$3467$li5_li5_input_0_1
1 1
.names dffre_a5.cnt_reg[3]_output_0_0 lut_$abc$3467$li3_li3_input_0_3
1 1
.names dffre_a5.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n290___input_0_1
1 1
.names dffre_a5.cnt_reg[3]_output_0_0 a5.cnt_reg[3]_input_0_0
1 1
.names dffre_a5.cnt_reg[4]_output_0_0 lut_$abc$3467$li4_li4_input_0_0
1 1
.names dffre_a5.cnt_reg[4]_output_0_0 lut_$abc$3467$li5_li5_input_0_0
1 1
.names dffre_a5.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n290___input_0_0
1 1
.names dffre_a5.cnt_reg[4]_output_0_0 a5.cnt_reg[4]_input_0_0
1 1
.names dffre_a5.cnt_reg[5]_output_0_0 lut_$abc$3467$li5_li5_input_0_5
1 1
.names dffre_a5.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n290___input_0_5
1 1
.names dffre_a5.cnt_reg[5]_output_0_0 a5.cnt_reg[5]_input_0_0
1 1
.names dffre_a5.cnt_reg[6]_output_0_0 lut_$abc$3467$li6_li6_input_0_3
1 1
.names dffre_a5.cnt_reg[6]_output_0_0 lut_$abc$3467$li7_li7_input_0_3
1 1
.names dffre_a5.cnt_reg[6]_output_0_0 a5.cnt_reg[6]_input_0_0
1 1
.names dffre_a5.cnt_reg[7]_output_0_0 lut_$abc$3467$li7_li7_input_0_4
1 1
.names dffre_a5.cnt_reg[7]_output_0_0 a5.cnt_reg[7]_input_0_0
1 1
.names dffre_a6.cnt_reg[0]_output_0_0 lut_$abc$3498$li3_li3_input_0_4
1 1
.names dffre_a6.cnt_reg[0]_output_0_0 lut_$abc$3498$li1_li1_input_0_4
1 1
.names dffre_a6.cnt_reg[0]_output_0_0 lut_$abc$3498$li5_li5_input_0_4
1 1
.names dffre_a6.cnt_reg[0]_output_0_0 lut_$abc$3498$li4_li4_input_0_4
1 1
.names dffre_a6.cnt_reg[0]_output_0_0 lut_$abc$3498$li2_li2_input_0_4
1 1
.names dffre_a6.cnt_reg[0]_output_0_0 lut_$abc$3498$li0_li0_input_0_4
1 1
.names dffre_a6.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n282___input_0_4
1 1
.names dffre_a6.cnt_reg[0]_output_0_0 a6.cnt_reg[0]_input_0_0
1 1
.names dffre_a6.cnt_reg[1]_output_0_0 lut_$abc$3498$li3_li3_input_0_2
1 1
.names dffre_a6.cnt_reg[1]_output_0_0 lut_$abc$3498$li1_li1_input_0_2
1 1
.names dffre_a6.cnt_reg[1]_output_0_0 lut_$abc$3498$li5_li5_input_0_2
1 1
.names dffre_a6.cnt_reg[1]_output_0_0 lut_$abc$3498$li4_li4_input_0_2
1 1
.names dffre_a6.cnt_reg[1]_output_0_0 lut_$abc$3498$li2_li2_input_0_2
1 1
.names dffre_a6.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n282___input_0_2
1 1
.names dffre_a6.cnt_reg[1]_output_0_0 a6.cnt_reg[1]_input_0_0
1 1
.names dffre_a6.cnt_reg[2]_output_0_0 lut_$abc$3498$li3_li3_input_0_1
1 1
.names dffre_a6.cnt_reg[2]_output_0_0 lut_$abc$3498$li5_li5_input_0_1
1 1
.names dffre_a6.cnt_reg[2]_output_0_0 lut_$abc$3498$li4_li4_input_0_1
1 1
.names dffre_a6.cnt_reg[2]_output_0_0 lut_$abc$3498$li2_li2_input_0_1
1 1
.names dffre_a6.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n282___input_0_1
1 1
.names dffre_a6.cnt_reg[2]_output_0_0 a6.cnt_reg[2]_input_0_0
1 1
.names dffre_a6.cnt_reg[3]_output_0_0 lut_$abc$3498$li3_li3_input_0_0
1 1
.names dffre_a6.cnt_reg[3]_output_0_0 lut_$abc$3498$li5_li5_input_0_0
1 1
.names dffre_a6.cnt_reg[3]_output_0_0 lut_$abc$3498$li4_li4_input_0_0
1 1
.names dffre_a6.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n282___input_0_0
1 1
.names dffre_a6.cnt_reg[3]_output_0_0 a6.cnt_reg[3]_input_0_0
1 1
.names dffre_a6.cnt_reg[4]_output_0_0 lut_$abc$3498$li5_li5_input_0_3
1 1
.names dffre_a6.cnt_reg[4]_output_0_0 lut_$abc$3498$li4_li4_input_0_3
1 1
.names dffre_a6.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n282___input_0_3
1 1
.names dffre_a6.cnt_reg[4]_output_0_0 a6.cnt_reg[4]_input_0_0
1 1
.names dffre_a6.cnt_reg[5]_output_0_0 lut_$abc$3498$li5_li5_input_0_5
1 1
.names dffre_a6.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n282___input_0_5
1 1
.names dffre_a6.cnt_reg[5]_output_0_0 a6.cnt_reg[5]_input_0_0
1 1
.names dffre_a6.cnt_reg[6]_output_0_0 lut_$abc$3498$li6_li6_input_0_3
1 1
.names dffre_a6.cnt_reg[6]_output_0_0 lut_$abc$3498$li7_li7_input_0_3
1 1
.names dffre_a6.cnt_reg[6]_output_0_0 a6.cnt_reg[6]_input_0_0
1 1
.names dffre_a6.cnt_reg[7]_output_0_0 lut_$abc$3498$li7_li7_input_0_4
1 1
.names dffre_a6.cnt_reg[7]_output_0_0 a6.cnt_reg[7]_input_0_0
1 1
.names dffre_a7.cnt_reg[0]_output_0_0 lut_$abc$3529$li4_li4_input_0_4
1 1
.names dffre_a7.cnt_reg[0]_output_0_0 lut_$abc$3529$li1_li1_input_0_4
1 1
.names dffre_a7.cnt_reg[0]_output_0_0 lut_$abc$3529$li5_li5_input_0_3
1 1
.names dffre_a7.cnt_reg[0]_output_0_0 lut_$abc$3529$li2_li2_input_0_4
1 1
.names dffre_a7.cnt_reg[0]_output_0_0 lut_$abc$3529$li3_li3_input_0_4
1 1
.names dffre_a7.cnt_reg[0]_output_0_0 lut_$abc$3529$li0_li0_input_0_4
1 1
.names dffre_a7.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n274___input_0_3
1 1
.names dffre_a7.cnt_reg[0]_output_0_0 a7.cnt_reg[0]_input_0_0
1 1
.names dffre_a7.cnt_reg[1]_output_0_0 lut_$abc$3529$li4_li4_input_0_2
1 1
.names dffre_a7.cnt_reg[1]_output_0_0 lut_$abc$3529$li1_li1_input_0_2
1 1
.names dffre_a7.cnt_reg[1]_output_0_0 lut_$abc$3529$li5_li5_input_0_2
1 1
.names dffre_a7.cnt_reg[1]_output_0_0 lut_$abc$3529$li2_li2_input_0_0
1 1
.names dffre_a7.cnt_reg[1]_output_0_0 lut_$abc$3529$li3_li3_input_0_0
1 1
.names dffre_a7.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n274___input_0_2
1 1
.names dffre_a7.cnt_reg[1]_output_0_0 a7.cnt_reg[1]_input_0_0
1 1
.names dffre_a7.cnt_reg[2]_output_0_0 lut_$abc$3529$li4_li4_input_0_1
1 1
.names dffre_a7.cnt_reg[2]_output_0_0 lut_$abc$3529$li5_li5_input_0_4
1 1
.names dffre_a7.cnt_reg[2]_output_0_0 lut_$abc$3529$li2_li2_input_0_1
1 1
.names dffre_a7.cnt_reg[2]_output_0_0 lut_$abc$3529$li3_li3_input_0_1
1 1
.names dffre_a7.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n274___input_0_4
1 1
.names dffre_a7.cnt_reg[2]_output_0_0 a7.cnt_reg[2]_input_0_0
1 1
.names dffre_a7.cnt_reg[3]_output_0_0 lut_$abc$3529$li4_li4_input_0_3
1 1
.names dffre_a7.cnt_reg[3]_output_0_0 lut_$abc$3529$li5_li5_input_0_1
1 1
.names dffre_a7.cnt_reg[3]_output_0_0 lut_$abc$3529$li3_li3_input_0_3
1 1
.names dffre_a7.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n274___input_0_1
1 1
.names dffre_a7.cnt_reg[3]_output_0_0 a7.cnt_reg[3]_input_0_0
1 1
.names dffre_a7.cnt_reg[4]_output_0_0 lut_$abc$3529$li4_li4_input_0_0
1 1
.names dffre_a7.cnt_reg[4]_output_0_0 lut_$abc$3529$li5_li5_input_0_0
1 1
.names dffre_a7.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n274___input_0_0
1 1
.names dffre_a7.cnt_reg[4]_output_0_0 a7.cnt_reg[4]_input_0_0
1 1
.names dffre_a7.cnt_reg[5]_output_0_0 lut_$abc$3529$li5_li5_input_0_5
1 1
.names dffre_a7.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n274___input_0_5
1 1
.names dffre_a7.cnt_reg[5]_output_0_0 a7.cnt_reg[5]_input_0_0
1 1
.names dffre_a7.cnt_reg[6]_output_0_0 lut_$abc$3529$li6_li6_input_0_3
1 1
.names dffre_a7.cnt_reg[6]_output_0_0 lut_$abc$3529$li7_li7_input_0_3
1 1
.names dffre_a7.cnt_reg[6]_output_0_0 a7.cnt_reg[6]_input_0_0
1 1
.names dffre_a7.cnt_reg[7]_output_0_0 lut_$abc$3529$li7_li7_input_0_4
1 1
.names dffre_a7.cnt_reg[7]_output_0_0 a7.cnt_reg[7]_input_0_0
1 1
.names dffre_a8.cnt_reg[0]_output_0_0 lut_$abc$3560$li3_li3_input_0_4
1 1
.names dffre_a8.cnt_reg[0]_output_0_0 lut_$abc$3560$li1_li1_input_0_4
1 1
.names dffre_a8.cnt_reg[0]_output_0_0 lut_$abc$3560$li5_li5_input_0_2
1 1
.names dffre_a8.cnt_reg[0]_output_0_0 lut_$abc$3560$li2_li2_input_0_4
1 1
.names dffre_a8.cnt_reg[0]_output_0_0 lut_$abc$3560$li4_li4_input_0_4
1 1
.names dffre_a8.cnt_reg[0]_output_0_0 lut_$abc$3560$li0_li0_input_0_4
1 1
.names dffre_a8.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n266___input_0_4
1 1
.names dffre_a8.cnt_reg[0]_output_0_0 a8.cnt_reg[0]_input_0_0
1 1
.names dffre_a8.cnt_reg[1]_output_0_0 lut_$abc$3560$li3_li3_input_0_3
1 1
.names dffre_a8.cnt_reg[1]_output_0_0 lut_$abc$3560$li1_li1_input_0_3
1 1
.names dffre_a8.cnt_reg[1]_output_0_0 lut_$abc$3560$li5_li5_input_0_3
1 1
.names dffre_a8.cnt_reg[1]_output_0_0 lut_$abc$3560$li2_li2_input_0_3
1 1
.names dffre_a8.cnt_reg[1]_output_0_0 lut_$abc$3560$li4_li4_input_0_3
1 1
.names dffre_a8.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n266___input_0_3
1 1
.names dffre_a8.cnt_reg[1]_output_0_0 a8.cnt_reg[1]_input_0_0
1 1
.names dffre_a8.cnt_reg[2]_output_0_0 lut_$abc$3560$li3_li3_input_0_1
1 1
.names dffre_a8.cnt_reg[2]_output_0_0 lut_$abc$3560$li5_li5_input_0_1
1 1
.names dffre_a8.cnt_reg[2]_output_0_0 lut_$abc$3560$li2_li2_input_0_1
1 1
.names dffre_a8.cnt_reg[2]_output_0_0 lut_$abc$3560$li4_li4_input_0_1
1 1
.names dffre_a8.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n266___input_0_1
1 1
.names dffre_a8.cnt_reg[2]_output_0_0 a8.cnt_reg[2]_input_0_0
1 1
.names dffre_a8.cnt_reg[3]_output_0_0 lut_$abc$3560$li3_li3_input_0_0
1 1
.names dffre_a8.cnt_reg[3]_output_0_0 lut_$abc$3560$li5_li5_input_0_0
1 1
.names dffre_a8.cnt_reg[3]_output_0_0 lut_$abc$3560$li4_li4_input_0_0
1 1
.names dffre_a8.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n266___input_0_0
1 1
.names dffre_a8.cnt_reg[3]_output_0_0 a8.cnt_reg[3]_input_0_0
1 1
.names dffre_a8.cnt_reg[4]_output_0_0 lut_$abc$3560$li5_li5_input_0_4
1 1
.names dffre_a8.cnt_reg[4]_output_0_0 lut_$abc$3560$li4_li4_input_0_2
1 1
.names dffre_a8.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n266___input_0_2
1 1
.names dffre_a8.cnt_reg[4]_output_0_0 a8.cnt_reg[4]_input_0_0
1 1
.names dffre_a8.cnt_reg[5]_output_0_0 lut_$abc$3560$li5_li5_input_0_5
1 1
.names dffre_a8.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n266___input_0_5
1 1
.names dffre_a8.cnt_reg[5]_output_0_0 a8.cnt_reg[5]_input_0_0
1 1
.names dffre_a8.cnt_reg[6]_output_0_0 lut_$abc$3560$li6_li6_input_0_3
1 1
.names dffre_a8.cnt_reg[6]_output_0_0 lut_$abc$3560$li7_li7_input_0_3
1 1
.names dffre_a8.cnt_reg[6]_output_0_0 a8.cnt_reg[6]_input_0_0
1 1
.names dffre_a8.cnt_reg[7]_output_0_0 lut_$abc$3560$li7_li7_input_0_4
1 1
.names dffre_a8.cnt_reg[7]_output_0_0 a8.cnt_reg[7]_input_0_0
1 1
.names dffre_a9.cnt_reg[0]_output_0_0 lut_$abc$3591$li3_li3_input_0_3
1 1
.names dffre_a9.cnt_reg[0]_output_0_0 lut_$abc$3591$li4_li4_input_0_3
1 1
.names dffre_a9.cnt_reg[0]_output_0_0 lut_$abc$3591$li1_li1_input_0_3
1 1
.names dffre_a9.cnt_reg[0]_output_0_0 lut_$abc$3591$li2_li2_input_0_3
1 1
.names dffre_a9.cnt_reg[0]_output_0_0 lut_$abc$3591$li0_li0_input_0_3
1 1
.names dffre_a9.cnt_reg[0]_output_0_0 lut_$abc$3591$li5_li5_input_0_3
1 1
.names dffre_a9.cnt_reg[0]_output_0_0 lut_$abc$7707$new_new_n258___input_0_3
1 1
.names dffre_a9.cnt_reg[0]_output_0_0 a9.cnt_reg[0]_input_0_0
1 1
.names dffre_a9.cnt_reg[1]_output_0_0 lut_$abc$3591$li3_li3_input_0_4
1 1
.names dffre_a9.cnt_reg[1]_output_0_0 lut_$abc$3591$li4_li4_input_0_4
1 1
.names dffre_a9.cnt_reg[1]_output_0_0 lut_$abc$3591$li1_li1_input_0_0
1 1
.names dffre_a9.cnt_reg[1]_output_0_0 lut_$abc$3591$li2_li2_input_0_0
1 1
.names dffre_a9.cnt_reg[1]_output_0_0 lut_$abc$3591$li5_li5_input_0_0
1 1
.names dffre_a9.cnt_reg[1]_output_0_0 lut_$abc$7707$new_new_n258___input_0_4
1 1
.names dffre_a9.cnt_reg[1]_output_0_0 a9.cnt_reg[1]_input_0_0
1 1
.names dffre_a9.cnt_reg[2]_output_0_0 lut_$abc$3591$li3_li3_input_0_0
1 1
.names dffre_a9.cnt_reg[2]_output_0_0 lut_$abc$3591$li4_li4_input_0_0
1 1
.names dffre_a9.cnt_reg[2]_output_0_0 lut_$abc$3591$li2_li2_input_0_2
1 1
.names dffre_a9.cnt_reg[2]_output_0_0 lut_$abc$3591$li5_li5_input_0_4
1 1
.names dffre_a9.cnt_reg[2]_output_0_0 lut_$abc$7707$new_new_n258___input_0_0
1 1
.names dffre_a9.cnt_reg[2]_output_0_0 a9.cnt_reg[2]_input_0_0
1 1
.names dffre_a9.cnt_reg[3]_output_0_0 lut_$abc$3591$li3_li3_input_0_1
1 1
.names dffre_a9.cnt_reg[3]_output_0_0 lut_$abc$3591$li4_li4_input_0_1
1 1
.names dffre_a9.cnt_reg[3]_output_0_0 lut_$abc$3591$li5_li5_input_0_1
1 1
.names dffre_a9.cnt_reg[3]_output_0_0 lut_$abc$7707$new_new_n258___input_0_1
1 1
.names dffre_a9.cnt_reg[3]_output_0_0 a9.cnt_reg[3]_input_0_0
1 1
.names dffre_a9.cnt_reg[4]_output_0_0 lut_$abc$3591$li4_li4_input_0_2
1 1
.names dffre_a9.cnt_reg[4]_output_0_0 lut_$abc$3591$li5_li5_input_0_2
1 1
.names dffre_a9.cnt_reg[4]_output_0_0 lut_$abc$7707$new_new_n258___input_0_2
1 1
.names dffre_a9.cnt_reg[4]_output_0_0 a9.cnt_reg[4]_input_0_0
1 1
.names dffre_a9.cnt_reg[5]_output_0_0 lut_$abc$3591$li5_li5_input_0_5
1 1
.names dffre_a9.cnt_reg[5]_output_0_0 lut_$abc$7707$new_new_n258___input_0_5
1 1
.names dffre_a9.cnt_reg[5]_output_0_0 a9.cnt_reg[5]_input_0_0
1 1
.names dffre_a9.cnt_reg[6]_output_0_0 lut_$abc$3591$li7_li7_input_0_4
1 1
.names dffre_a9.cnt_reg[6]_output_0_0 lut_$abc$3591$li6_li6_input_0_4
1 1
.names dffre_a9.cnt_reg[6]_output_0_0 a9.cnt_reg[6]_input_0_0
1 1
.names dffre_a9.cnt_reg[7]_output_0_0 lut_$abc$3591$li7_li7_input_0_1
1 1
.names dffre_a9.cnt_reg[7]_output_0_0 a9.cnt_reg[7]_input_0_0
1 1
.names lut_$true_output_0_0 dffre_a0.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a0.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a0.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a0.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a0.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a0.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a0.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a0.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a1.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a1.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a1.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a1.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a1.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a1.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a1.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a1.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a10.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a10.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a10.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a10.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a10.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a10.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a10.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a10.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a11.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a11.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a11.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a11.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a11.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a11.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a11.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a11.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a12.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a12.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a12.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a12.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a12.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a12.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a12.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a12.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a13.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a13.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a13.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a13.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a13.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a13.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a13.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a13.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a14.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a14.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a14.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a14.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a14.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a14.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a14.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a14.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a15.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a15.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a15.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a15.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a15.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a15.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a15.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a15.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a2.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a2.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a2.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a2.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a2.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a2.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a2.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a2.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a3.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a3.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a3.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a3.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a3.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a3.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a3.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a3.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a4.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a4.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a4.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a4.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a4.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a4.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a4.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a4.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a5.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a5.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a5.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a5.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a5.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a5.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a5.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a5.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a6.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a6.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a6.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a6.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a6.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a6.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a6.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a6.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a7.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a7.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a7.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a7.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a7.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a7.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a7.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a7.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a8.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a8.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a8.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a8.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a8.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8245_input_0_3
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8248_input_0_3
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8247_input_0_1
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8243_input_0_1
1 1
.names lut_$true_output_0_0 dffre_a8.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a8.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8240_input_0_1
1 1
.names lut_$true_output_0_0 dffre_a8.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8238_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8241_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8226_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8231_input_0_4
1 1
.names lut_$true_output_0_0 dffre_a9.cnt_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8246_input_0_0
1 1
.names lut_$true_output_0_0 dffre_a9.cnt_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a9.cnt_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a9.cnt_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a9.cnt_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a9.cnt_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a9.cnt_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_a9.cnt_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8233_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8225_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8234_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8221_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8223_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8222_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8244_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8232_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8236_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8227_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8228_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8220_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8229_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8230_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8235_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8224_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8237_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8250_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8242_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8251_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8249_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:878:execute$8239_input_0_0
1 1
.names lut_$abc$3126$li0_li0_output_0_0 dffre_a0.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3126$li1_li1_output_0_0 dffre_a0.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3126$li2_li2_output_0_0 dffre_a0.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3126$li3_li3_output_0_0 dffre_a0.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3126$li4_li4_output_0_0 dffre_a0.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3126$li5_li5_output_0_0 dffre_a0.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3126$li6_li6_output_0_0 dffre_a0.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3126$li7_li7_output_0_0 dffre_a0.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$3157$li0_li0_output_0_0 dffre_a1.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3157$li1_li1_output_0_0 dffre_a1.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3157$li2_li2_output_0_0 dffre_a1.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3157$li3_li3_output_0_0 dffre_a1.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3157$li4_li4_output_0_0 dffre_a1.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3157$li5_li5_output_0_0 dffre_a1.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3157$li6_li6_output_0_0 dffre_a1.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3157$li7_li7_output_0_0 dffre_a1.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$3188$li0_li0_output_0_0 dffre_a10.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3188$li1_li1_output_0_0 dffre_a10.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3188$li2_li2_output_0_0 dffre_a10.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3188$li3_li3_output_0_0 dffre_a10.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3188$li4_li4_output_0_0 dffre_a10.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3188$li5_li5_output_0_0 dffre_a10.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3188$li6_li6_output_0_0 dffre_a10.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3188$li7_li7_output_0_0 dffre_a10.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$3219$li0_li0_output_0_0 dffre_a11.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3219$li1_li1_output_0_0 dffre_a11.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3219$li2_li2_output_0_0 dffre_a11.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3219$li3_li3_output_0_0 dffre_a11.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3219$li4_li4_output_0_0 dffre_a11.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3219$li5_li5_output_0_0 dffre_a11.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3219$li6_li6_output_0_0 dffre_a11.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3219$li7_li7_output_0_0 dffre_a11.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$3250$li0_li0_output_0_0 dffre_a12.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3250$li1_li1_output_0_0 dffre_a12.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3250$li2_li2_output_0_0 dffre_a12.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3250$li3_li3_output_0_0 dffre_a12.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3250$li4_li4_output_0_0 dffre_a12.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3250$li5_li5_output_0_0 dffre_a12.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3250$li6_li6_output_0_0 dffre_a12.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3250$li7_li7_output_0_0 dffre_a12.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$3281$li0_li0_output_0_0 dffre_a13.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3281$li1_li1_output_0_0 dffre_a13.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3281$li2_li2_output_0_0 dffre_a13.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3281$li3_li3_output_0_0 dffre_a13.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3281$li4_li4_output_0_0 dffre_a13.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3281$li5_li5_output_0_0 dffre_a13.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3281$li6_li6_output_0_0 dffre_a13.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3281$li7_li7_output_0_0 dffre_a13.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$3312$li0_li0_output_0_0 dffre_a14.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3312$li1_li1_output_0_0 dffre_a14.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3312$li2_li2_output_0_0 dffre_a14.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3312$li3_li3_output_0_0 dffre_a14.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3312$li4_li4_output_0_0 dffre_a14.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3312$li5_li5_output_0_0 dffre_a14.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3312$li6_li6_output_0_0 dffre_a14.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3312$li7_li7_output_0_0 dffre_a14.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$3343$li0_li0_output_0_0 dffre_a15.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3343$li1_li1_output_0_0 dffre_a15.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3343$li2_li2_output_0_0 dffre_a15.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3343$li3_li3_output_0_0 dffre_a15.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3343$li4_li4_output_0_0 dffre_a15.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3343$li5_li5_output_0_0 dffre_a15.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3343$li6_li6_output_0_0 dffre_a15.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3343$li7_li7_output_0_0 dffre_a15.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$3374$li0_li0_output_0_0 dffre_a2.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3374$li1_li1_output_0_0 dffre_a2.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3374$li2_li2_output_0_0 dffre_a2.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3374$li3_li3_output_0_0 dffre_a2.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3374$li4_li4_output_0_0 dffre_a2.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3374$li5_li5_output_0_0 dffre_a2.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3374$li6_li6_output_0_0 dffre_a2.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3374$li7_li7_output_0_0 dffre_a2.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$3405$li0_li0_output_0_0 dffre_a3.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3405$li1_li1_output_0_0 dffre_a3.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3405$li2_li2_output_0_0 dffre_a3.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3405$li3_li3_output_0_0 dffre_a3.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3405$li4_li4_output_0_0 dffre_a3.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3405$li5_li5_output_0_0 dffre_a3.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3405$li6_li6_output_0_0 dffre_a3.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3405$li7_li7_output_0_0 dffre_a3.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$3436$li0_li0_output_0_0 dffre_a4.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3436$li1_li1_output_0_0 dffre_a4.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3436$li2_li2_output_0_0 dffre_a4.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3436$li3_li3_output_0_0 dffre_a4.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3436$li4_li4_output_0_0 dffre_a4.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3436$li5_li5_output_0_0 dffre_a4.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3436$li6_li6_output_0_0 dffre_a4.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3436$li7_li7_output_0_0 dffre_a4.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$3467$li0_li0_output_0_0 dffre_a5.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3467$li1_li1_output_0_0 dffre_a5.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3467$li2_li2_output_0_0 dffre_a5.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3467$li3_li3_output_0_0 dffre_a5.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3467$li4_li4_output_0_0 dffre_a5.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3467$li5_li5_output_0_0 dffre_a5.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3467$li6_li6_output_0_0 dffre_a5.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3467$li7_li7_output_0_0 dffre_a5.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$3498$li0_li0_output_0_0 dffre_a6.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3498$li1_li1_output_0_0 dffre_a6.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3498$li2_li2_output_0_0 dffre_a6.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3498$li3_li3_output_0_0 dffre_a6.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3498$li4_li4_output_0_0 dffre_a6.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3498$li5_li5_output_0_0 dffre_a6.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3498$li6_li6_output_0_0 dffre_a6.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3498$li7_li7_output_0_0 dffre_a6.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$3529$li0_li0_output_0_0 dffre_a7.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3529$li1_li1_output_0_0 dffre_a7.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3529$li2_li2_output_0_0 dffre_a7.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3529$li3_li3_output_0_0 dffre_a7.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3529$li4_li4_output_0_0 dffre_a7.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3529$li5_li5_output_0_0 dffre_a7.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3529$li6_li6_output_0_0 dffre_a7.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3529$li7_li7_output_0_0 dffre_a7.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$3560$li0_li0_output_0_0 dffre_a8.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3560$li1_li1_output_0_0 dffre_a8.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3560$li2_li2_output_0_0 dffre_a8.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3560$li3_li3_output_0_0 dffre_a8.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3560$li4_li4_output_0_0 dffre_a8.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3560$li5_li5_output_0_0 dffre_a8.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3560$li6_li6_output_0_0 dffre_a8.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3560$li7_li7_output_0_0 dffre_a8.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$3591$li0_li0_output_0_0 dffre_a9.cnt_reg[0]_input_0_0
1 1
.names lut_$abc$3591$li1_li1_output_0_0 dffre_a9.cnt_reg[1]_input_0_0
1 1
.names lut_$abc$3591$li2_li2_output_0_0 dffre_a9.cnt_reg[2]_input_0_0
1 1
.names lut_$abc$3591$li3_li3_output_0_0 dffre_a9.cnt_reg[3]_input_0_0
1 1
.names lut_$abc$3591$li4_li4_output_0_0 dffre_a9.cnt_reg[4]_input_0_0
1 1
.names lut_$abc$3591$li5_li5_output_0_0 dffre_a9.cnt_reg[5]_input_0_0
1 1
.names lut_$abc$3591$li6_li6_output_0_0 dffre_a9.cnt_reg[6]_input_0_0
1 1
.names lut_$abc$3591$li7_li7_output_0_0 dffre_a9.cnt_reg[7]_input_0_0
1 1
.names lut_$abc$7707$new_new_n258___output_0_0 lut_$abc$3591$li7_li7_input_0_3
1 1
.names lut_$abc$7707$new_new_n258___output_0_0 lut_$abc$3591$li6_li6_input_0_1
1 1
.names lut_$abc$7707$new_new_n266___output_0_0 lut_$abc$3560$li6_li6_input_0_0
1 1
.names lut_$abc$7707$new_new_n266___output_0_0 lut_$abc$3560$li7_li7_input_0_2
1 1
.names lut_$abc$7707$new_new_n274___output_0_0 lut_$abc$3529$li6_li6_input_0_2
1 1
.names lut_$abc$7707$new_new_n274___output_0_0 lut_$abc$3529$li7_li7_input_0_2
1 1
.names lut_$abc$7707$new_new_n282___output_0_0 lut_$abc$3498$li6_li6_input_0_2
1 1
.names lut_$abc$7707$new_new_n282___output_0_0 lut_$abc$3498$li7_li7_input_0_2
1 1
.names lut_$abc$7707$new_new_n290___output_0_0 lut_$abc$3467$li6_li6_input_0_2
1 1
.names lut_$abc$7707$new_new_n290___output_0_0 lut_$abc$3467$li7_li7_input_0_2
1 1
.names lut_$abc$7707$new_new_n298___output_0_0 lut_$abc$3436$li6_li6_input_0_2
1 1
.names lut_$abc$7707$new_new_n298___output_0_0 lut_$abc$3436$li7_li7_input_0_2
1 1
.names lut_$abc$7707$new_new_n306___output_0_0 lut_$abc$3405$li6_li6_input_0_0
1 1
.names lut_$abc$7707$new_new_n306___output_0_0 lut_$abc$3405$li7_li7_input_0_2
1 1
.names lut_$abc$7707$new_new_n314___output_0_0 lut_$abc$3374$li7_li7_input_0_4
1 1
.names lut_$abc$7707$new_new_n314___output_0_0 lut_$abc$3374$li6_li6_input_0_4
1 1
.names lut_$abc$7707$new_new_n322___output_0_0 lut_$abc$3343$li6_li6_input_0_2
1 1
.names lut_$abc$7707$new_new_n322___output_0_0 lut_$abc$3343$li7_li7_input_0_2
1 1
.names lut_$abc$7707$new_new_n330___output_0_0 lut_$abc$3312$li7_li7_input_0_4
1 1
.names lut_$abc$7707$new_new_n330___output_0_0 lut_$abc$3312$li6_li6_input_0_4
1 1
.names lut_$abc$7707$new_new_n338___output_0_0 lut_$abc$3281$li6_li6_input_0_2
1 1
.names lut_$abc$7707$new_new_n338___output_0_0 lut_$abc$3281$li7_li7_input_0_2
1 1
.names lut_$abc$7707$new_new_n346___output_0_0 lut_$abc$3250$li6_li6_input_0_4
1 1
.names lut_$abc$7707$new_new_n346___output_0_0 lut_$abc$3250$li7_li7_input_0_4
1 1
.names lut_$abc$7707$new_new_n354___output_0_0 lut_$abc$3219$li6_li6_input_0_4
1 1
.names lut_$abc$7707$new_new_n354___output_0_0 lut_$abc$3219$li7_li7_input_0_4
1 1
.names lut_$abc$7707$new_new_n362___output_0_0 lut_$abc$3188$li6_li6_input_0_2
1 1
.names lut_$abc$7707$new_new_n362___output_0_0 lut_$abc$3188$li7_li7_input_0_2
1 1
.names lut_$abc$7707$new_new_n370___output_0_0 lut_$abc$3157$li7_li7_input_0_2
1 1
.names lut_$abc$7707$new_new_n370___output_0_0 lut_$abc$3157$li6_li6_input_0_2
1 1
.names lut_$abc$7707$new_new_n378___output_0_0 lut_$abc$3126$li6_li6_input_0_4
1 1
.names lut_$abc$7707$new_new_n378___output_0_0 lut_$abc$3126$li7_li7_input_0_4
1 1

#Cell instances
.names __vpr__unconn0 lut_$abc$3126$li2_li2_input_0_1 lut_$abc$3126$li2_li2_input_0_2 lut_$abc$3126$li2_li2_input_0_3 __vpr__unconn1 lut_$abc$3126$li2_li2_output_0_0 
01100 1
00010 1
01010 1
00110 1

.subckt dffre \
    C=dffre_a0.cnt_reg[2]_clock_0_0 \
    D=dffre_a0.cnt_reg[2]_input_0_0 \
    E=dffre_a0.cnt_reg[2]_input_2_0 \
    R=dffre_a0.cnt_reg[2]_input_1_0 \
    Q=dffre_a0.cnt_reg[2]_output_0_0

.names lut_$abc$3126$li6_li6_input_0_0 __vpr__unconn2 __vpr__unconn3 __vpr__unconn4 lut_$abc$3126$li6_li6_input_0_4 lut_$abc$3126$li6_li6_output_0_0 
10000 1
00001 1

.subckt dffre \
    C=dffre_a0.cnt_reg[6]_clock_0_0 \
    D=dffre_a0.cnt_reg[6]_input_0_0 \
    E=dffre_a0.cnt_reg[6]_input_2_0 \
    R=dffre_a0.cnt_reg[6]_input_1_0 \
    Q=dffre_a0.cnt_reg[6]_output_0_0

.names lut_$abc$3126$li7_li7_input_0_0 __vpr__unconn5 __vpr__unconn6 lut_$abc$3126$li7_li7_input_0_3 lut_$abc$3126$li7_li7_input_0_4 lut_$abc$3126$li7_li7_output_0_0 
10000 1
10010 1
10001 1
00011 1

.subckt dffre \
    C=dffre_a0.cnt_reg[7]_clock_0_0 \
    D=dffre_a0.cnt_reg[7]_input_0_0 \
    E=dffre_a0.cnt_reg[7]_input_2_0 \
    R=dffre_a0.cnt_reg[7]_input_1_0 \
    Q=dffre_a0.cnt_reg[7]_output_0_0

.names __vpr__unconn7 lut_$abc$3126$li1_li1_input_0_1 lut_$abc$3126$li1_li1_input_0_2 __vpr__unconn8 __vpr__unconn9 lut_$abc$3126$li1_li1_output_0_0 
01000 1
00100 1

.subckt dffre \
    C=dffre_a0.cnt_reg[1]_clock_0_0 \
    D=dffre_a0.cnt_reg[1]_input_0_0 \
    E=dffre_a0.cnt_reg[1]_input_2_0 \
    R=dffre_a0.cnt_reg[1]_input_1_0 \
    Q=dffre_a0.cnt_reg[1]_output_0_0

.names __vpr__unconn10 lut_$abc$3126$li0_li0_input_0_1 __vpr__unconn11 __vpr__unconn12 __vpr__unconn13 lut_$abc$3126$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a0.cnt_reg[0]_clock_0_0 \
    D=dffre_a0.cnt_reg[0]_input_0_0 \
    E=dffre_a0.cnt_reg[0]_input_2_0 \
    R=dffre_a0.cnt_reg[0]_input_1_0 \
    Q=dffre_a0.cnt_reg[0]_output_0_0

.names __vpr__unconn14 __vpr__unconn15 __vpr__unconn16 __vpr__unconn17 __vpr__unconn18 lut_$true_output_0_0 
00000 1

.names lut_$abc$7707$new_new_n378___input_0_0 lut_$abc$7707$new_new_n378___input_0_1 lut_$abc$7707$new_new_n378___input_0_2 lut_$abc$7707$new_new_n378___input_0_3 lut_$abc$7707$new_new_n378___input_0_4 lut_$abc$7707$new_new_n378___input_0_5 lut_$abc$7707$new_new_n378___output_0_0 
111111 1

.names lut_$abc$3126$li3_li3_input_0_0 lut_$abc$3126$li3_li3_input_0_1 lut_$abc$3126$li3_li3_input_0_2 __vpr__unconn19 lut_$abc$3126$li3_li3_input_0_4 lut_$abc$3126$li3_li3_output_0_0 
11100 1
00001 1
10001 1
01001 1
11001 1
00101 1
10101 1
01101 1

.subckt dffre \
    C=dffre_a0.cnt_reg[3]_clock_0_0 \
    D=dffre_a0.cnt_reg[3]_input_0_0 \
    E=dffre_a0.cnt_reg[3]_input_2_0 \
    R=dffre_a0.cnt_reg[3]_input_1_0 \
    Q=dffre_a0.cnt_reg[3]_output_0_0

.names lut_$abc$3126$li4_li4_input_0_0 lut_$abc$3126$li4_li4_input_0_1 lut_$abc$3126$li4_li4_input_0_2 lut_$abc$3126$li4_li4_input_0_3 lut_$abc$3126$li4_li4_input_0_4 lut_$abc$3126$li4_li4_output_0_0 
00000 0
10000 0
01000 0
11000 0
00100 0
10100 0
01100 0
11100 0
00001 0
10001 0
01001 0
11001 0
00101 0
10101 0
01101 0
11111 0

.subckt dffre \
    C=dffre_a0.cnt_reg[4]_clock_0_0 \
    D=dffre_a0.cnt_reg[4]_input_0_0 \
    E=dffre_a0.cnt_reg[4]_input_2_0 \
    R=dffre_a0.cnt_reg[4]_input_1_0 \
    Q=dffre_a0.cnt_reg[4]_output_0_0

.names lut_$abc$3126$li5_li5_input_0_0 lut_$abc$3126$li5_li5_input_0_1 lut_$abc$3126$li5_li5_input_0_2 lut_$abc$3126$li5_li5_input_0_3 lut_$abc$3126$li5_li5_input_0_4 lut_$abc$3126$li5_li5_input_0_5 lut_$abc$3126$li5_li5_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111111 0

.subckt dffre \
    C=dffre_a0.cnt_reg[5]_clock_0_0 \
    D=dffre_a0.cnt_reg[5]_input_0_0 \
    E=dffre_a0.cnt_reg[5]_input_2_0 \
    R=dffre_a0.cnt_reg[5]_input_1_0 \
    Q=dffre_a0.cnt_reg[5]_output_0_0

.names lut_$abc$3157$li3_li3_input_0_0 lut_$abc$3157$li3_li3_input_0_1 lut_$abc$3157$li3_li3_input_0_2 __vpr__unconn20 lut_$abc$3157$li3_li3_input_0_4 lut_$abc$3157$li3_li3_output_0_0 
10000 1
11000 1
10100 1
11100 1
10001 1
11001 1
10101 1
01101 1

.subckt dffre \
    C=dffre_a1.cnt_reg[3]_clock_0_0 \
    D=dffre_a1.cnt_reg[3]_input_0_0 \
    E=dffre_a1.cnt_reg[3]_input_2_0 \
    R=dffre_a1.cnt_reg[3]_input_1_0 \
    Q=dffre_a1.cnt_reg[3]_output_0_0

.names lut_$abc$3157$li4_li4_input_0_0 lut_$abc$3157$li4_li4_input_0_1 lut_$abc$3157$li4_li4_input_0_2 lut_$abc$3157$li4_li4_input_0_3 lut_$abc$3157$li4_li4_input_0_4 lut_$abc$3157$li4_li4_output_0_0 
00000 0
10000 0
01000 0
11000 0
00100 0
10100 0
01100 0
11100 0
00001 0
10001 0
01001 0
11001 0
00101 0
10101 0
01101 0
11111 0

.subckt dffre \
    C=dffre_a1.cnt_reg[4]_clock_0_0 \
    D=dffre_a1.cnt_reg[4]_input_0_0 \
    E=dffre_a1.cnt_reg[4]_input_2_0 \
    R=dffre_a1.cnt_reg[4]_input_1_0 \
    Q=dffre_a1.cnt_reg[4]_output_0_0

.names lut_$abc$3157$li5_li5_input_0_0 lut_$abc$3157$li5_li5_input_0_1 lut_$abc$3157$li5_li5_input_0_2 lut_$abc$3157$li5_li5_input_0_3 lut_$abc$3157$li5_li5_input_0_4 lut_$abc$3157$li5_li5_input_0_5 lut_$abc$3157$li5_li5_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111111 0

.subckt dffre \
    C=dffre_a1.cnt_reg[5]_clock_0_0 \
    D=dffre_a1.cnt_reg[5]_input_0_0 \
    E=dffre_a1.cnt_reg[5]_input_2_0 \
    R=dffre_a1.cnt_reg[5]_input_1_0 \
    Q=dffre_a1.cnt_reg[5]_output_0_0

.names lut_$abc$3157$li1_li1_input_0_0 lut_$abc$3157$li1_li1_input_0_1 __vpr__unconn21 __vpr__unconn22 __vpr__unconn23 lut_$abc$3157$li1_li1_output_0_0 
10000 1
01000 1

.subckt dffre \
    C=dffre_a1.cnt_reg[1]_clock_0_0 \
    D=dffre_a1.cnt_reg[1]_input_0_0 \
    E=dffre_a1.cnt_reg[1]_input_2_0 \
    R=dffre_a1.cnt_reg[1]_input_1_0 \
    Q=dffre_a1.cnt_reg[1]_output_0_0

.names __vpr__unconn24 __vpr__unconn25 lut_$abc$3157$li7_li7_input_0_2 lut_$abc$3157$li7_li7_input_0_3 lut_$abc$3157$li7_li7_input_0_4 lut_$abc$3157$li7_li7_output_0_0 
00110 1
00001 1
00101 1
00011 1

.subckt dffre \
    C=dffre_a1.cnt_reg[7]_clock_0_0 \
    D=dffre_a1.cnt_reg[7]_input_0_0 \
    E=dffre_a1.cnt_reg[7]_input_2_0 \
    R=dffre_a1.cnt_reg[7]_input_1_0 \
    Q=dffre_a1.cnt_reg[7]_output_0_0

.names __vpr__unconn26 __vpr__unconn27 lut_$abc$3157$li6_li6_input_0_2 lut_$abc$3157$li6_li6_input_0_3 __vpr__unconn28 lut_$abc$3157$li6_li6_output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_a1.cnt_reg[6]_clock_0_0 \
    D=dffre_a1.cnt_reg[6]_input_0_0 \
    E=dffre_a1.cnt_reg[6]_input_2_0 \
    R=dffre_a1.cnt_reg[6]_input_1_0 \
    Q=dffre_a1.cnt_reg[6]_output_0_0

.names lut_$abc$3157$li2_li2_input_0_0 lut_$abc$3157$li2_li2_input_0_1 __vpr__unconn29 __vpr__unconn30 lut_$abc$3157$li2_li2_input_0_4 lut_$abc$3157$li2_li2_output_0_0 
10000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_a1.cnt_reg[2]_clock_0_0 \
    D=dffre_a1.cnt_reg[2]_input_0_0 \
    E=dffre_a1.cnt_reg[2]_input_2_0 \
    R=dffre_a1.cnt_reg[2]_input_1_0 \
    Q=dffre_a1.cnt_reg[2]_output_0_0

.names __vpr__unconn31 __vpr__unconn32 __vpr__unconn33 __vpr__unconn34 lut_$abc$3157$li0_li0_input_0_4 lut_$abc$3157$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a1.cnt_reg[0]_clock_0_0 \
    D=dffre_a1.cnt_reg[0]_input_0_0 \
    E=dffre_a1.cnt_reg[0]_input_2_0 \
    R=dffre_a1.cnt_reg[0]_input_1_0 \
    Q=dffre_a1.cnt_reg[0]_output_0_0

.names lut_$abc$7707$new_new_n370___input_0_0 lut_$abc$7707$new_new_n370___input_0_1 lut_$abc$7707$new_new_n370___input_0_2 lut_$abc$7707$new_new_n370___input_0_3 lut_$abc$7707$new_new_n370___input_0_4 lut_$abc$7707$new_new_n370___input_0_5 lut_$abc$7707$new_new_n370___output_0_0 
111111 1

.names lut_$abc$3188$li3_li3_input_0_0 lut_$abc$3188$li3_li3_input_0_1 lut_$abc$3188$li3_li3_input_0_2 __vpr__unconn35 lut_$abc$3188$li3_li3_input_0_4 lut_$abc$3188$li3_li3_output_0_0 
10000 1
11000 1
10100 1
11100 1
10001 1
11001 1
10101 1
01101 1

.subckt dffre \
    C=dffre_a10.cnt_reg[3]_clock_0_0 \
    D=dffre_a10.cnt_reg[3]_input_0_0 \
    E=dffre_a10.cnt_reg[3]_input_2_0 \
    R=dffre_a10.cnt_reg[3]_input_1_0 \
    Q=dffre_a10.cnt_reg[3]_output_0_0

.names lut_$abc$3188$li4_li4_input_0_0 lut_$abc$3188$li4_li4_input_0_1 lut_$abc$3188$li4_li4_input_0_2 lut_$abc$3188$li4_li4_input_0_3 lut_$abc$3188$li4_li4_input_0_4 lut_$abc$3188$li4_li4_output_0_0 
00000 0
10000 0
01000 0
11000 0
00100 0
10100 0
01100 0
11100 0
00001 0
10001 0
01001 0
11001 0
00101 0
10101 0
01101 0
11111 0

.subckt dffre \
    C=dffre_a10.cnt_reg[4]_clock_0_0 \
    D=dffre_a10.cnt_reg[4]_input_0_0 \
    E=dffre_a10.cnt_reg[4]_input_2_0 \
    R=dffre_a10.cnt_reg[4]_input_1_0 \
    Q=dffre_a10.cnt_reg[4]_output_0_0

.names lut_$abc$3188$li5_li5_input_0_0 lut_$abc$3188$li5_li5_input_0_1 lut_$abc$3188$li5_li5_input_0_2 lut_$abc$3188$li5_li5_input_0_3 lut_$abc$3188$li5_li5_input_0_4 lut_$abc$3188$li5_li5_input_0_5 lut_$abc$3188$li5_li5_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111111 0

.subckt dffre \
    C=dffre_a10.cnt_reg[5]_clock_0_0 \
    D=dffre_a10.cnt_reg[5]_input_0_0 \
    E=dffre_a10.cnt_reg[5]_input_2_0 \
    R=dffre_a10.cnt_reg[5]_input_1_0 \
    Q=dffre_a10.cnt_reg[5]_output_0_0

.names __vpr__unconn36 lut_$abc$3188$li2_li2_input_0_1 lut_$abc$3188$li2_li2_input_0_2 __vpr__unconn37 lut_$abc$3188$li2_li2_input_0_4 lut_$abc$3188$li2_li2_output_0_0 
01000 1
01100 1
01001 1
00101 1

.subckt dffre \
    C=dffre_a10.cnt_reg[2]_clock_0_0 \
    D=dffre_a10.cnt_reg[2]_input_0_0 \
    E=dffre_a10.cnt_reg[2]_input_2_0 \
    R=dffre_a10.cnt_reg[2]_input_1_0 \
    Q=dffre_a10.cnt_reg[2]_output_0_0

.names __vpr__unconn38 __vpr__unconn39 lut_$abc$3188$li0_li0_input_0_2 __vpr__unconn40 __vpr__unconn41 lut_$abc$3188$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a10.cnt_reg[0]_clock_0_0 \
    D=dffre_a10.cnt_reg[0]_input_0_0 \
    E=dffre_a10.cnt_reg[0]_input_2_0 \
    R=dffre_a10.cnt_reg[0]_input_1_0 \
    Q=dffre_a10.cnt_reg[0]_output_0_0

.names __vpr__unconn42 __vpr__unconn43 lut_$abc$3188$li6_li6_input_0_2 lut_$abc$3188$li6_li6_input_0_3 __vpr__unconn44 lut_$abc$3188$li6_li6_output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_a10.cnt_reg[6]_clock_0_0 \
    D=dffre_a10.cnt_reg[6]_input_0_0 \
    E=dffre_a10.cnt_reg[6]_input_2_0 \
    R=dffre_a10.cnt_reg[6]_input_1_0 \
    Q=dffre_a10.cnt_reg[6]_output_0_0

.names lut_$abc$3188$li1_li1_input_0_0 __vpr__unconn45 __vpr__unconn46 __vpr__unconn47 lut_$abc$3188$li1_li1_input_0_4 lut_$abc$3188$li1_li1_output_0_0 
10000 1
00001 1

.subckt dffre \
    C=dffre_a10.cnt_reg[1]_clock_0_0 \
    D=dffre_a10.cnt_reg[1]_input_0_0 \
    E=dffre_a10.cnt_reg[1]_input_2_0 \
    R=dffre_a10.cnt_reg[1]_input_1_0 \
    Q=dffre_a10.cnt_reg[1]_output_0_0

.names __vpr__unconn48 __vpr__unconn49 lut_$abc$3188$li7_li7_input_0_2 lut_$abc$3188$li7_li7_input_0_3 lut_$abc$3188$li7_li7_input_0_4 lut_$abc$3188$li7_li7_output_0_0 
00110 1
00001 1
00101 1
00011 1

.subckt dffre \
    C=dffre_a10.cnt_reg[7]_clock_0_0 \
    D=dffre_a10.cnt_reg[7]_input_0_0 \
    E=dffre_a10.cnt_reg[7]_input_2_0 \
    R=dffre_a10.cnt_reg[7]_input_1_0 \
    Q=dffre_a10.cnt_reg[7]_output_0_0

.names lut_$abc$7707$new_new_n362___input_0_0 lut_$abc$7707$new_new_n362___input_0_1 lut_$abc$7707$new_new_n362___input_0_2 lut_$abc$7707$new_new_n362___input_0_3 lut_$abc$7707$new_new_n362___input_0_4 lut_$abc$7707$new_new_n362___input_0_5 lut_$abc$7707$new_new_n362___output_0_0 
111111 1

.names lut_$abc$3219$li3_li3_input_0_0 lut_$abc$3219$li3_li3_input_0_1 __vpr__unconn50 lut_$abc$3219$li3_li3_input_0_3 lut_$abc$3219$li3_li3_input_0_4 lut_$abc$3219$li3_li3_output_0_0 
10000 1
11000 1
10010 1
11010 1
10001 1
11001 1
10011 1
01011 1

.subckt dffre \
    C=dffre_a11.cnt_reg[3]_clock_0_0 \
    D=dffre_a11.cnt_reg[3]_input_0_0 \
    E=dffre_a11.cnt_reg[3]_input_2_0 \
    R=dffre_a11.cnt_reg[3]_input_1_0 \
    Q=dffre_a11.cnt_reg[3]_output_0_0

.names lut_$abc$3219$li4_li4_input_0_0 lut_$abc$3219$li4_li4_input_0_1 lut_$abc$3219$li4_li4_input_0_2 lut_$abc$3219$li4_li4_input_0_3 lut_$abc$3219$li4_li4_input_0_4 lut_$abc$3219$li4_li4_output_0_0 
00000 0
10000 0
01000 0
11000 0
00010 0
10010 0
01010 0
11010 0
00001 0
10001 0
01001 0
11001 0
00011 0
10011 0
01011 0
11111 0

.subckt dffre \
    C=dffre_a11.cnt_reg[4]_clock_0_0 \
    D=dffre_a11.cnt_reg[4]_input_0_0 \
    E=dffre_a11.cnt_reg[4]_input_2_0 \
    R=dffre_a11.cnt_reg[4]_input_1_0 \
    Q=dffre_a11.cnt_reg[4]_output_0_0

.names lut_$abc$3219$li5_li5_input_0_0 lut_$abc$3219$li5_li5_input_0_1 lut_$abc$3219$li5_li5_input_0_2 lut_$abc$3219$li5_li5_input_0_3 lut_$abc$3219$li5_li5_input_0_4 lut_$abc$3219$li5_li5_input_0_5 lut_$abc$3219$li5_li5_output_0_0 
000000 0
100000 0
001000 0
101000 0
000100 0
100100 0
001100 0
101100 0
000010 0
100010 0
001010 0
101010 0
000110 0
100110 0
001110 0
101110 0
000001 0
100001 0
001001 0
101001 0
000101 0
100101 0
001101 0
101101 0
000011 0
100011 0
001011 0
101011 0
000111 0
100111 0
001111 0
111111 0

.subckt dffre \
    C=dffre_a11.cnt_reg[5]_clock_0_0 \
    D=dffre_a11.cnt_reg[5]_input_0_0 \
    E=dffre_a11.cnt_reg[5]_input_2_0 \
    R=dffre_a11.cnt_reg[5]_input_1_0 \
    Q=dffre_a11.cnt_reg[5]_output_0_0

.names __vpr__unconn51 lut_$abc$3219$li6_li6_input_0_1 __vpr__unconn52 __vpr__unconn53 lut_$abc$3219$li6_li6_input_0_4 lut_$abc$3219$li6_li6_output_0_0 
01000 1
00001 1

.subckt dffre \
    C=dffre_a11.cnt_reg[6]_clock_0_0 \
    D=dffre_a11.cnt_reg[6]_input_0_0 \
    E=dffre_a11.cnt_reg[6]_input_2_0 \
    R=dffre_a11.cnt_reg[6]_input_1_0 \
    Q=dffre_a11.cnt_reg[6]_output_0_0

.names lut_$abc$3219$li2_li2_input_0_0 __vpr__unconn54 lut_$abc$3219$li2_li2_input_0_2 lut_$abc$3219$li2_li2_input_0_3 __vpr__unconn55 lut_$abc$3219$li2_li2_output_0_0 
10000 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_a11.cnt_reg[2]_clock_0_0 \
    D=dffre_a11.cnt_reg[2]_input_0_0 \
    E=dffre_a11.cnt_reg[2]_input_2_0 \
    R=dffre_a11.cnt_reg[2]_input_1_0 \
    Q=dffre_a11.cnt_reg[2]_output_0_0

.names lut_$abc$7707$new_new_n354___input_0_0 lut_$abc$7707$new_new_n354___input_0_1 lut_$abc$7707$new_new_n354___input_0_2 lut_$abc$7707$new_new_n354___input_0_3 lut_$abc$7707$new_new_n354___input_0_4 lut_$abc$7707$new_new_n354___input_0_5 lut_$abc$7707$new_new_n354___output_0_0 
111111 1

.names lut_$abc$3219$li0_li0_input_0_0 __vpr__unconn56 __vpr__unconn57 __vpr__unconn58 __vpr__unconn59 lut_$abc$3219$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a11.cnt_reg[0]_clock_0_0 \
    D=dffre_a11.cnt_reg[0]_input_0_0 \
    E=dffre_a11.cnt_reg[0]_input_2_0 \
    R=dffre_a11.cnt_reg[0]_input_1_0 \
    Q=dffre_a11.cnt_reg[0]_output_0_0

.names __vpr__unconn60 __vpr__unconn61 lut_$abc$3219$li1_li1_input_0_2 lut_$abc$3219$li1_li1_input_0_3 __vpr__unconn62 lut_$abc$3219$li1_li1_output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_a11.cnt_reg[1]_clock_0_0 \
    D=dffre_a11.cnt_reg[1]_input_0_0 \
    E=dffre_a11.cnt_reg[1]_input_2_0 \
    R=dffre_a11.cnt_reg[1]_input_1_0 \
    Q=dffre_a11.cnt_reg[1]_output_0_0

.names lut_$abc$3219$li7_li7_input_0_0 lut_$abc$3219$li7_li7_input_0_1 __vpr__unconn63 __vpr__unconn64 lut_$abc$3219$li7_li7_input_0_4 lut_$abc$3219$li7_li7_output_0_0 
10000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_a11.cnt_reg[7]_clock_0_0 \
    D=dffre_a11.cnt_reg[7]_input_0_0 \
    E=dffre_a11.cnt_reg[7]_input_2_0 \
    R=dffre_a11.cnt_reg[7]_input_1_0 \
    Q=dffre_a11.cnt_reg[7]_output_0_0

.names lut_$abc$3250$li3_li3_input_0_0 lut_$abc$3250$li3_li3_input_0_1 __vpr__unconn65 lut_$abc$3250$li3_li3_input_0_3 lut_$abc$3250$li3_li3_input_0_4 lut_$abc$3250$li3_li3_output_0_0 
10000 1
11000 1
10010 1
11010 1
10001 1
11001 1
10011 1
01011 1

.subckt dffre \
    C=dffre_a12.cnt_reg[3]_clock_0_0 \
    D=dffre_a12.cnt_reg[3]_input_0_0 \
    E=dffre_a12.cnt_reg[3]_input_2_0 \
    R=dffre_a12.cnt_reg[3]_input_1_0 \
    Q=dffre_a12.cnt_reg[3]_output_0_0

.names lut_$abc$3250$li4_li4_input_0_0 lut_$abc$3250$li4_li4_input_0_1 lut_$abc$3250$li4_li4_input_0_2 lut_$abc$3250$li4_li4_input_0_3 lut_$abc$3250$li4_li4_input_0_4 lut_$abc$3250$li4_li4_output_0_0 
00000 0
10000 0
01000 0
11000 0
00010 0
10010 0
01010 0
11010 0
00001 0
10001 0
01001 0
11001 0
00011 0
10011 0
01011 0
11111 0

.subckt dffre \
    C=dffre_a12.cnt_reg[4]_clock_0_0 \
    D=dffre_a12.cnt_reg[4]_input_0_0 \
    E=dffre_a12.cnt_reg[4]_input_2_0 \
    R=dffre_a12.cnt_reg[4]_input_1_0 \
    Q=dffre_a12.cnt_reg[4]_output_0_0

.names lut_$abc$3250$li5_li5_input_0_0 lut_$abc$3250$li5_li5_input_0_1 lut_$abc$3250$li5_li5_input_0_2 lut_$abc$3250$li5_li5_input_0_3 lut_$abc$3250$li5_li5_input_0_4 lut_$abc$3250$li5_li5_input_0_5 lut_$abc$3250$li5_li5_output_0_0 
000000 0
100000 0
001000 0
101000 0
000100 0
100100 0
001100 0
101100 0
000010 0
100010 0
001010 0
101010 0
000110 0
100110 0
001110 0
101110 0
000001 0
100001 0
001001 0
101001 0
000101 0
100101 0
001101 0
101101 0
000011 0
100011 0
001011 0
101011 0
000111 0
100111 0
001111 0
111111 0

.subckt dffre \
    C=dffre_a12.cnt_reg[5]_clock_0_0 \
    D=dffre_a12.cnt_reg[5]_input_0_0 \
    E=dffre_a12.cnt_reg[5]_input_2_0 \
    R=dffre_a12.cnt_reg[5]_input_1_0 \
    Q=dffre_a12.cnt_reg[5]_output_0_0

.names __vpr__unconn66 lut_$abc$3250$li6_li6_input_0_1 __vpr__unconn67 __vpr__unconn68 lut_$abc$3250$li6_li6_input_0_4 lut_$abc$3250$li6_li6_output_0_0 
01000 1
00001 1

.subckt dffre \
    C=dffre_a12.cnt_reg[6]_clock_0_0 \
    D=dffre_a12.cnt_reg[6]_input_0_0 \
    E=dffre_a12.cnt_reg[6]_input_2_0 \
    R=dffre_a12.cnt_reg[6]_input_1_0 \
    Q=dffre_a12.cnt_reg[6]_output_0_0

.names lut_$abc$3250$li2_li2_input_0_0 __vpr__unconn69 lut_$abc$3250$li2_li2_input_0_2 lut_$abc$3250$li2_li2_input_0_3 __vpr__unconn70 lut_$abc$3250$li2_li2_output_0_0 
10000 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_a12.cnt_reg[2]_clock_0_0 \
    D=dffre_a12.cnt_reg[2]_input_0_0 \
    E=dffre_a12.cnt_reg[2]_input_2_0 \
    R=dffre_a12.cnt_reg[2]_input_1_0 \
    Q=dffre_a12.cnt_reg[2]_output_0_0

.names lut_$abc$7707$new_new_n346___input_0_0 lut_$abc$7707$new_new_n346___input_0_1 lut_$abc$7707$new_new_n346___input_0_2 lut_$abc$7707$new_new_n346___input_0_3 lut_$abc$7707$new_new_n346___input_0_4 lut_$abc$7707$new_new_n346___input_0_5 lut_$abc$7707$new_new_n346___output_0_0 
111111 1

.names lut_$abc$3250$li0_li0_input_0_0 __vpr__unconn71 __vpr__unconn72 __vpr__unconn73 __vpr__unconn74 lut_$abc$3250$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a12.cnt_reg[0]_clock_0_0 \
    D=dffre_a12.cnt_reg[0]_input_0_0 \
    E=dffre_a12.cnt_reg[0]_input_2_0 \
    R=dffre_a12.cnt_reg[0]_input_1_0 \
    Q=dffre_a12.cnt_reg[0]_output_0_0

.names __vpr__unconn75 __vpr__unconn76 lut_$abc$3250$li1_li1_input_0_2 lut_$abc$3250$li1_li1_input_0_3 __vpr__unconn77 lut_$abc$3250$li1_li1_output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_a12.cnt_reg[1]_clock_0_0 \
    D=dffre_a12.cnt_reg[1]_input_0_0 \
    E=dffre_a12.cnt_reg[1]_input_2_0 \
    R=dffre_a12.cnt_reg[1]_input_1_0 \
    Q=dffre_a12.cnt_reg[1]_output_0_0

.names lut_$abc$3250$li7_li7_input_0_0 lut_$abc$3250$li7_li7_input_0_1 __vpr__unconn78 __vpr__unconn79 lut_$abc$3250$li7_li7_input_0_4 lut_$abc$3250$li7_li7_output_0_0 
10000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_a12.cnt_reg[7]_clock_0_0 \
    D=dffre_a12.cnt_reg[7]_input_0_0 \
    E=dffre_a12.cnt_reg[7]_input_2_0 \
    R=dffre_a12.cnt_reg[7]_input_1_0 \
    Q=dffre_a12.cnt_reg[7]_output_0_0

.names lut_$abc$3281$li4_li4_input_0_0 lut_$abc$3281$li4_li4_input_0_1 lut_$abc$3281$li4_li4_input_0_2 lut_$abc$3281$li4_li4_input_0_3 lut_$abc$3281$li4_li4_input_0_4 lut_$abc$3281$li4_li4_output_0_0 
00000 0
01000 0
00100 0
01100 0
00010 0
01010 0
00110 0
01110 0
00001 0
01001 0
00101 0
01101 0
00011 0
01011 0
00111 0
11111 0

.subckt dffre \
    C=dffre_a13.cnt_reg[4]_clock_0_0 \
    D=dffre_a13.cnt_reg[4]_input_0_0 \
    E=dffre_a13.cnt_reg[4]_input_2_0 \
    R=dffre_a13.cnt_reg[4]_input_1_0 \
    Q=dffre_a13.cnt_reg[4]_output_0_0

.names __vpr__unconn80 __vpr__unconn81 lut_$abc$3281$li1_li1_input_0_2 __vpr__unconn82 lut_$abc$3281$li1_li1_input_0_4 lut_$abc$3281$li1_li1_output_0_0 
00100 1
00001 1

.subckt dffre \
    C=dffre_a13.cnt_reg[1]_clock_0_0 \
    D=dffre_a13.cnt_reg[1]_input_0_0 \
    E=dffre_a13.cnt_reg[1]_input_2_0 \
    R=dffre_a13.cnt_reg[1]_input_1_0 \
    Q=dffre_a13.cnt_reg[1]_output_0_0

.names lut_$abc$3281$li5_li5_input_0_0 lut_$abc$3281$li5_li5_input_0_1 lut_$abc$3281$li5_li5_input_0_2 lut_$abc$3281$li5_li5_input_0_3 lut_$abc$3281$li5_li5_input_0_4 lut_$abc$3281$li5_li5_input_0_5 lut_$abc$3281$li5_li5_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111111 0

.subckt dffre \
    C=dffre_a13.cnt_reg[5]_clock_0_0 \
    D=dffre_a13.cnt_reg[5]_input_0_0 \
    E=dffre_a13.cnt_reg[5]_input_2_0 \
    R=dffre_a13.cnt_reg[5]_input_1_0 \
    Q=dffre_a13.cnt_reg[5]_output_0_0

.names lut_$abc$3281$li2_li2_input_0_0 lut_$abc$3281$li2_li2_input_0_1 __vpr__unconn83 __vpr__unconn84 lut_$abc$3281$li2_li2_input_0_4 lut_$abc$3281$li2_li2_output_0_0 
01000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_a13.cnt_reg[2]_clock_0_0 \
    D=dffre_a13.cnt_reg[2]_input_0_0 \
    E=dffre_a13.cnt_reg[2]_input_2_0 \
    R=dffre_a13.cnt_reg[2]_input_1_0 \
    Q=dffre_a13.cnt_reg[2]_output_0_0

.names lut_$abc$3281$li3_li3_input_0_0 lut_$abc$3281$li3_li3_input_0_1 __vpr__unconn85 lut_$abc$3281$li3_li3_input_0_3 lut_$abc$3281$li3_li3_input_0_4 lut_$abc$3281$li3_li3_output_0_0 
00010 1
10010 1
01010 1
11010 1
11001 1
00011 1
10011 1
01011 1

.subckt dffre \
    C=dffre_a13.cnt_reg[3]_clock_0_0 \
    D=dffre_a13.cnt_reg[3]_input_0_0 \
    E=dffre_a13.cnt_reg[3]_input_2_0 \
    R=dffre_a13.cnt_reg[3]_input_1_0 \
    Q=dffre_a13.cnt_reg[3]_output_0_0

.names __vpr__unconn86 __vpr__unconn87 lut_$abc$3281$li6_li6_input_0_2 lut_$abc$3281$li6_li6_input_0_3 __vpr__unconn88 lut_$abc$3281$li6_li6_output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_a13.cnt_reg[6]_clock_0_0 \
    D=dffre_a13.cnt_reg[6]_input_0_0 \
    E=dffre_a13.cnt_reg[6]_input_2_0 \
    R=dffre_a13.cnt_reg[6]_input_1_0 \
    Q=dffre_a13.cnt_reg[6]_output_0_0

.names __vpr__unconn89 __vpr__unconn90 __vpr__unconn91 __vpr__unconn92 lut_$abc$3281$li0_li0_input_0_4 lut_$abc$3281$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a13.cnt_reg[0]_clock_0_0 \
    D=dffre_a13.cnt_reg[0]_input_0_0 \
    E=dffre_a13.cnt_reg[0]_input_2_0 \
    R=dffre_a13.cnt_reg[0]_input_1_0 \
    Q=dffre_a13.cnt_reg[0]_output_0_0

.names __vpr__unconn93 __vpr__unconn94 lut_$abc$3281$li7_li7_input_0_2 lut_$abc$3281$li7_li7_input_0_3 lut_$abc$3281$li7_li7_input_0_4 lut_$abc$3281$li7_li7_output_0_0 
00110 1
00001 1
00101 1
00011 1

.subckt dffre \
    C=dffre_a13.cnt_reg[7]_clock_0_0 \
    D=dffre_a13.cnt_reg[7]_input_0_0 \
    E=dffre_a13.cnt_reg[7]_input_2_0 \
    R=dffre_a13.cnt_reg[7]_input_1_0 \
    Q=dffre_a13.cnt_reg[7]_output_0_0

.names lut_$abc$7707$new_new_n338___input_0_0 lut_$abc$7707$new_new_n338___input_0_1 lut_$abc$7707$new_new_n338___input_0_2 lut_$abc$7707$new_new_n338___input_0_3 lut_$abc$7707$new_new_n338___input_0_4 lut_$abc$7707$new_new_n338___input_0_5 lut_$abc$7707$new_new_n338___output_0_0 
111111 1

.names lut_$abc$3312$li4_li4_input_0_0 lut_$abc$3312$li4_li4_input_0_1 lut_$abc$3312$li4_li4_input_0_2 lut_$abc$3312$li4_li4_input_0_3 lut_$abc$3312$li4_li4_input_0_4 lut_$abc$3312$li4_li4_output_0_0 
00000 0
01000 0
00100 0
01100 0
00010 0
01010 0
00110 0
01110 0
00001 0
01001 0
00101 0
01101 0
00011 0
01011 0
00111 0
11111 0

.subckt dffre \
    C=dffre_a14.cnt_reg[4]_clock_0_0 \
    D=dffre_a14.cnt_reg[4]_input_0_0 \
    E=dffre_a14.cnt_reg[4]_input_2_0 \
    R=dffre_a14.cnt_reg[4]_input_1_0 \
    Q=dffre_a14.cnt_reg[4]_output_0_0

.names __vpr__unconn95 lut_$abc$3312$li3_li3_input_0_1 lut_$abc$3312$li3_li3_input_0_2 lut_$abc$3312$li3_li3_input_0_3 lut_$abc$3312$li3_li3_input_0_4 lut_$abc$3312$li3_li3_output_0_0 
00010 1
01010 1
00110 1
01110 1
01101 1
00011 1
01011 1
00111 1

.subckt dffre \
    C=dffre_a14.cnt_reg[3]_clock_0_0 \
    D=dffre_a14.cnt_reg[3]_input_0_0 \
    E=dffre_a14.cnt_reg[3]_input_2_0 \
    R=dffre_a14.cnt_reg[3]_input_1_0 \
    Q=dffre_a14.cnt_reg[3]_output_0_0

.names lut_$abc$3312$li5_li5_input_0_0 lut_$abc$3312$li5_li5_input_0_1 lut_$abc$3312$li5_li5_input_0_2 lut_$abc$3312$li5_li5_input_0_3 lut_$abc$3312$li5_li5_input_0_4 lut_$abc$3312$li5_li5_input_0_5 lut_$abc$3312$li5_li5_output_0_0 
000000 0
100000 0
010000 0
110000 0
000100 0
100100 0
010100 0
110100 0
000010 0
100010 0
010010 0
110010 0
000110 0
100110 0
010110 0
110110 0
000001 0
100001 0
010001 0
110001 0
000101 0
100101 0
010101 0
110101 0
000011 0
100011 0
010011 0
110011 0
000111 0
100111 0
010111 0
111111 0

.subckt dffre \
    C=dffre_a14.cnt_reg[5]_clock_0_0 \
    D=dffre_a14.cnt_reg[5]_input_0_0 \
    E=dffre_a14.cnt_reg[5]_input_2_0 \
    R=dffre_a14.cnt_reg[5]_input_1_0 \
    Q=dffre_a14.cnt_reg[5]_output_0_0

.names __vpr__unconn96 lut_$abc$3312$li1_li1_input_0_1 __vpr__unconn97 __vpr__unconn98 lut_$abc$3312$li1_li1_input_0_4 lut_$abc$3312$li1_li1_output_0_0 
01000 1
00001 1

.subckt dffre \
    C=dffre_a14.cnt_reg[1]_clock_0_0 \
    D=dffre_a14.cnt_reg[1]_input_0_0 \
    E=dffre_a14.cnt_reg[1]_input_2_0 \
    R=dffre_a14.cnt_reg[1]_input_1_0 \
    Q=dffre_a14.cnt_reg[1]_output_0_0

.names __vpr__unconn99 lut_$abc$3312$li2_li2_input_0_1 lut_$abc$3312$li2_li2_input_0_2 __vpr__unconn100 lut_$abc$3312$li2_li2_input_0_4 lut_$abc$3312$li2_li2_output_0_0 
00100 1
01100 1
01001 1
00101 1

.subckt dffre \
    C=dffre_a14.cnt_reg[2]_clock_0_0 \
    D=dffre_a14.cnt_reg[2]_input_0_0 \
    E=dffre_a14.cnt_reg[2]_input_2_0 \
    R=dffre_a14.cnt_reg[2]_input_1_0 \
    Q=dffre_a14.cnt_reg[2]_output_0_0

.names lut_$abc$7707$new_new_n330___input_0_0 lut_$abc$7707$new_new_n330___input_0_1 lut_$abc$7707$new_new_n330___input_0_2 lut_$abc$7707$new_new_n330___input_0_3 lut_$abc$7707$new_new_n330___input_0_4 lut_$abc$7707$new_new_n330___input_0_5 lut_$abc$7707$new_new_n330___output_0_0 
111111 1

.names __vpr__unconn101 __vpr__unconn102 __vpr__unconn103 __vpr__unconn104 lut_$abc$3312$li0_li0_input_0_4 lut_$abc$3312$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a14.cnt_reg[0]_clock_0_0 \
    D=dffre_a14.cnt_reg[0]_input_0_0 \
    E=dffre_a14.cnt_reg[0]_input_2_0 \
    R=dffre_a14.cnt_reg[0]_input_1_0 \
    Q=dffre_a14.cnt_reg[0]_output_0_0

.names __vpr__unconn105 lut_$abc$3312$li7_li7_input_0_1 __vpr__unconn106 lut_$abc$3312$li7_li7_input_0_3 lut_$abc$3312$li7_li7_input_0_4 lut_$abc$3312$li7_li7_output_0_0 
01000 1
01010 1
01001 1
00011 1

.subckt dffre \
    C=dffre_a14.cnt_reg[7]_clock_0_0 \
    D=dffre_a14.cnt_reg[7]_input_0_0 \
    E=dffre_a14.cnt_reg[7]_input_2_0 \
    R=dffre_a14.cnt_reg[7]_input_1_0 \
    Q=dffre_a14.cnt_reg[7]_output_0_0

.names __vpr__unconn107 __vpr__unconn108 __vpr__unconn109 lut_$abc$3312$li6_li6_input_0_3 lut_$abc$3312$li6_li6_input_0_4 lut_$abc$3312$li6_li6_output_0_0 
00010 1
00001 1

.subckt dffre \
    C=dffre_a14.cnt_reg[6]_clock_0_0 \
    D=dffre_a14.cnt_reg[6]_input_0_0 \
    E=dffre_a14.cnt_reg[6]_input_2_0 \
    R=dffre_a14.cnt_reg[6]_input_1_0 \
    Q=dffre_a14.cnt_reg[6]_output_0_0

.names __vpr__unconn110 __vpr__unconn111 lut_$abc$3343$li1_li1_input_0_2 __vpr__unconn112 lut_$abc$3343$li1_li1_input_0_4 lut_$abc$3343$li1_li1_output_0_0 
00100 1
00001 1

.subckt dffre \
    C=dffre_a15.cnt_reg[1]_clock_0_0 \
    D=dffre_a15.cnt_reg[1]_input_0_0 \
    E=dffre_a15.cnt_reg[1]_input_2_0 \
    R=dffre_a15.cnt_reg[1]_input_1_0 \
    Q=dffre_a15.cnt_reg[1]_output_0_0

.names lut_$abc$3343$li4_li4_input_0_0 lut_$abc$3343$li4_li4_input_0_1 lut_$abc$3343$li4_li4_input_0_2 lut_$abc$3343$li4_li4_input_0_3 lut_$abc$3343$li4_li4_input_0_4 lut_$abc$3343$li4_li4_output_0_0 
00000 0
01000 0
00100 0
01100 0
00010 0
01010 0
00110 0
01110 0
00001 0
01001 0
00101 0
01101 0
00011 0
01011 0
00111 0
11111 0

.subckt dffre \
    C=dffre_a15.cnt_reg[4]_clock_0_0 \
    D=dffre_a15.cnt_reg[4]_input_0_0 \
    E=dffre_a15.cnt_reg[4]_input_2_0 \
    R=dffre_a15.cnt_reg[4]_input_1_0 \
    Q=dffre_a15.cnt_reg[4]_output_0_0

.names lut_$abc$3343$li5_li5_input_0_0 lut_$abc$3343$li5_li5_input_0_1 lut_$abc$3343$li5_li5_input_0_2 lut_$abc$3343$li5_li5_input_0_3 lut_$abc$3343$li5_li5_input_0_4 lut_$abc$3343$li5_li5_input_0_5 lut_$abc$3343$li5_li5_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111111 0

.subckt dffre \
    C=dffre_a15.cnt_reg[5]_clock_0_0 \
    D=dffre_a15.cnt_reg[5]_input_0_0 \
    E=dffre_a15.cnt_reg[5]_input_2_0 \
    R=dffre_a15.cnt_reg[5]_input_1_0 \
    Q=dffre_a15.cnt_reg[5]_output_0_0

.names lut_$abc$3343$li2_li2_input_0_0 lut_$abc$3343$li2_li2_input_0_1 __vpr__unconn113 __vpr__unconn114 lut_$abc$3343$li2_li2_input_0_4 lut_$abc$3343$li2_li2_output_0_0 
01000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_a15.cnt_reg[2]_clock_0_0 \
    D=dffre_a15.cnt_reg[2]_input_0_0 \
    E=dffre_a15.cnt_reg[2]_input_2_0 \
    R=dffre_a15.cnt_reg[2]_input_1_0 \
    Q=dffre_a15.cnt_reg[2]_output_0_0

.names lut_$abc$3343$li3_li3_input_0_0 lut_$abc$3343$li3_li3_input_0_1 __vpr__unconn115 lut_$abc$3343$li3_li3_input_0_3 lut_$abc$3343$li3_li3_input_0_4 lut_$abc$3343$li3_li3_output_0_0 
00010 1
10010 1
01010 1
11010 1
11001 1
00011 1
10011 1
01011 1

.subckt dffre \
    C=dffre_a15.cnt_reg[3]_clock_0_0 \
    D=dffre_a15.cnt_reg[3]_input_0_0 \
    E=dffre_a15.cnt_reg[3]_input_2_0 \
    R=dffre_a15.cnt_reg[3]_input_1_0 \
    Q=dffre_a15.cnt_reg[3]_output_0_0

.names __vpr__unconn116 __vpr__unconn117 lut_$abc$3343$li6_li6_input_0_2 lut_$abc$3343$li6_li6_input_0_3 __vpr__unconn118 lut_$abc$3343$li6_li6_output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_a15.cnt_reg[6]_clock_0_0 \
    D=dffre_a15.cnt_reg[6]_input_0_0 \
    E=dffre_a15.cnt_reg[6]_input_2_0 \
    R=dffre_a15.cnt_reg[6]_input_1_0 \
    Q=dffre_a15.cnt_reg[6]_output_0_0

.names __vpr__unconn119 __vpr__unconn120 __vpr__unconn121 __vpr__unconn122 lut_$abc$3343$li0_li0_input_0_4 lut_$abc$3343$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a15.cnt_reg[0]_clock_0_0 \
    D=dffre_a15.cnt_reg[0]_input_0_0 \
    E=dffre_a15.cnt_reg[0]_input_2_0 \
    R=dffre_a15.cnt_reg[0]_input_1_0 \
    Q=dffre_a15.cnt_reg[0]_output_0_0

.names __vpr__unconn123 __vpr__unconn124 lut_$abc$3343$li7_li7_input_0_2 lut_$abc$3343$li7_li7_input_0_3 lut_$abc$3343$li7_li7_input_0_4 lut_$abc$3343$li7_li7_output_0_0 
00110 1
00001 1
00101 1
00011 1

.subckt dffre \
    C=dffre_a15.cnt_reg[7]_clock_0_0 \
    D=dffre_a15.cnt_reg[7]_input_0_0 \
    E=dffre_a15.cnt_reg[7]_input_2_0 \
    R=dffre_a15.cnt_reg[7]_input_1_0 \
    Q=dffre_a15.cnt_reg[7]_output_0_0

.names lut_$abc$7707$new_new_n322___input_0_0 lut_$abc$7707$new_new_n322___input_0_1 lut_$abc$7707$new_new_n322___input_0_2 lut_$abc$7707$new_new_n322___input_0_3 lut_$abc$7707$new_new_n322___input_0_4 lut_$abc$7707$new_new_n322___input_0_5 lut_$abc$7707$new_new_n322___output_0_0 
111111 1

.names lut_$abc$3374$li4_li4_input_0_0 lut_$abc$3374$li4_li4_input_0_1 lut_$abc$3374$li4_li4_input_0_2 lut_$abc$3374$li4_li4_input_0_3 lut_$abc$3374$li4_li4_input_0_4 lut_$abc$3374$li4_li4_output_0_0 
00000 0
01000 0
00100 0
01100 0
00010 0
01010 0
00110 0
01110 0
00001 0
01001 0
00101 0
01101 0
00011 0
01011 0
00111 0
11111 0

.subckt dffre \
    C=dffre_a2.cnt_reg[4]_clock_0_0 \
    D=dffre_a2.cnt_reg[4]_input_0_0 \
    E=dffre_a2.cnt_reg[4]_input_2_0 \
    R=dffre_a2.cnt_reg[4]_input_1_0 \
    Q=dffre_a2.cnt_reg[4]_output_0_0

.names __vpr__unconn125 lut_$abc$3374$li3_li3_input_0_1 lut_$abc$3374$li3_li3_input_0_2 lut_$abc$3374$li3_li3_input_0_3 lut_$abc$3374$li3_li3_input_0_4 lut_$abc$3374$li3_li3_output_0_0 
00010 1
01010 1
00110 1
01110 1
01101 1
00011 1
01011 1
00111 1

.subckt dffre \
    C=dffre_a2.cnt_reg[3]_clock_0_0 \
    D=dffre_a2.cnt_reg[3]_input_0_0 \
    E=dffre_a2.cnt_reg[3]_input_2_0 \
    R=dffre_a2.cnt_reg[3]_input_1_0 \
    Q=dffre_a2.cnt_reg[3]_output_0_0

.names lut_$abc$3374$li5_li5_input_0_0 lut_$abc$3374$li5_li5_input_0_1 lut_$abc$3374$li5_li5_input_0_2 lut_$abc$3374$li5_li5_input_0_3 lut_$abc$3374$li5_li5_input_0_4 lut_$abc$3374$li5_li5_input_0_5 lut_$abc$3374$li5_li5_output_0_0 
000000 0
100000 0
010000 0
110000 0
000100 0
100100 0
010100 0
110100 0
000010 0
100010 0
010010 0
110010 0
000110 0
100110 0
010110 0
110110 0
000001 0
100001 0
010001 0
110001 0
000101 0
100101 0
010101 0
110101 0
000011 0
100011 0
010011 0
110011 0
000111 0
100111 0
010111 0
111111 0

.subckt dffre \
    C=dffre_a2.cnt_reg[5]_clock_0_0 \
    D=dffre_a2.cnt_reg[5]_input_0_0 \
    E=dffre_a2.cnt_reg[5]_input_2_0 \
    R=dffre_a2.cnt_reg[5]_input_1_0 \
    Q=dffre_a2.cnt_reg[5]_output_0_0

.names __vpr__unconn126 lut_$abc$3374$li1_li1_input_0_1 __vpr__unconn127 __vpr__unconn128 lut_$abc$3374$li1_li1_input_0_4 lut_$abc$3374$li1_li1_output_0_0 
01000 1
00001 1

.subckt dffre \
    C=dffre_a2.cnt_reg[1]_clock_0_0 \
    D=dffre_a2.cnt_reg[1]_input_0_0 \
    E=dffre_a2.cnt_reg[1]_input_2_0 \
    R=dffre_a2.cnt_reg[1]_input_1_0 \
    Q=dffre_a2.cnt_reg[1]_output_0_0

.names __vpr__unconn129 lut_$abc$3374$li2_li2_input_0_1 lut_$abc$3374$li2_li2_input_0_2 __vpr__unconn130 lut_$abc$3374$li2_li2_input_0_4 lut_$abc$3374$li2_li2_output_0_0 
00100 1
01100 1
01001 1
00101 1

.subckt dffre \
    C=dffre_a2.cnt_reg[2]_clock_0_0 \
    D=dffre_a2.cnt_reg[2]_input_0_0 \
    E=dffre_a2.cnt_reg[2]_input_2_0 \
    R=dffre_a2.cnt_reg[2]_input_1_0 \
    Q=dffre_a2.cnt_reg[2]_output_0_0

.names lut_$abc$7707$new_new_n314___input_0_0 lut_$abc$7707$new_new_n314___input_0_1 lut_$abc$7707$new_new_n314___input_0_2 lut_$abc$7707$new_new_n314___input_0_3 lut_$abc$7707$new_new_n314___input_0_4 lut_$abc$7707$new_new_n314___input_0_5 lut_$abc$7707$new_new_n314___output_0_0 
111111 1

.names __vpr__unconn131 __vpr__unconn132 __vpr__unconn133 __vpr__unconn134 lut_$abc$3374$li0_li0_input_0_4 lut_$abc$3374$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a2.cnt_reg[0]_clock_0_0 \
    D=dffre_a2.cnt_reg[0]_input_0_0 \
    E=dffre_a2.cnt_reg[0]_input_2_0 \
    R=dffre_a2.cnt_reg[0]_input_1_0 \
    Q=dffre_a2.cnt_reg[0]_output_0_0

.names __vpr__unconn135 lut_$abc$3374$li7_li7_input_0_1 __vpr__unconn136 lut_$abc$3374$li7_li7_input_0_3 lut_$abc$3374$li7_li7_input_0_4 lut_$abc$3374$li7_li7_output_0_0 
01000 1
01010 1
01001 1
00011 1

.subckt dffre \
    C=dffre_a2.cnt_reg[7]_clock_0_0 \
    D=dffre_a2.cnt_reg[7]_input_0_0 \
    E=dffre_a2.cnt_reg[7]_input_2_0 \
    R=dffre_a2.cnt_reg[7]_input_1_0 \
    Q=dffre_a2.cnt_reg[7]_output_0_0

.names __vpr__unconn137 __vpr__unconn138 __vpr__unconn139 lut_$abc$3374$li6_li6_input_0_3 lut_$abc$3374$li6_li6_input_0_4 lut_$abc$3374$li6_li6_output_0_0 
00010 1
00001 1

.subckt dffre \
    C=dffre_a2.cnt_reg[6]_clock_0_0 \
    D=dffre_a2.cnt_reg[6]_input_0_0 \
    E=dffre_a2.cnt_reg[6]_input_2_0 \
    R=dffre_a2.cnt_reg[6]_input_1_0 \
    Q=dffre_a2.cnt_reg[6]_output_0_0

.names lut_$abc$3405$li2_li2_input_0_0 __vpr__unconn140 __vpr__unconn141 lut_$abc$3405$li2_li2_input_0_3 lut_$abc$3405$li2_li2_input_0_4 lut_$abc$3405$li2_li2_output_0_0 
10000 1
10010 1
10001 1
00011 1

.subckt dffre \
    C=dffre_a3.cnt_reg[2]_clock_0_0 \
    D=dffre_a3.cnt_reg[2]_input_0_0 \
    E=dffre_a3.cnt_reg[2]_input_2_0 \
    R=dffre_a3.cnt_reg[2]_input_1_0 \
    Q=dffre_a3.cnt_reg[2]_output_0_0

.names __vpr__unconn142 __vpr__unconn143 __vpr__unconn144 lut_$abc$3405$li1_li1_input_0_3 lut_$abc$3405$li1_li1_input_0_4 lut_$abc$3405$li1_li1_output_0_0 
00010 1
00001 1

.subckt dffre \
    C=dffre_a3.cnt_reg[1]_clock_0_0 \
    D=dffre_a3.cnt_reg[1]_input_0_0 \
    E=dffre_a3.cnt_reg[1]_input_2_0 \
    R=dffre_a3.cnt_reg[1]_input_1_0 \
    Q=dffre_a3.cnt_reg[1]_output_0_0

.names lut_$abc$3405$li5_li5_input_0_0 lut_$abc$3405$li5_li5_input_0_1 lut_$abc$3405$li5_li5_input_0_2 lut_$abc$3405$li5_li5_input_0_3 lut_$abc$3405$li5_li5_input_0_4 lut_$abc$3405$li5_li5_input_0_5 lut_$abc$3405$li5_li5_output_0_0 
000000 0
100000 0
010000 0
110000 0
000100 0
100100 0
010100 0
110100 0
000010 0
100010 0
010010 0
110010 0
000110 0
100110 0
010110 0
110110 0
000001 0
100001 0
010001 0
110001 0
000101 0
100101 0
010101 0
110101 0
000011 0
100011 0
010011 0
110011 0
000111 0
100111 0
010111 0
111111 0

.subckt dffre \
    C=dffre_a3.cnt_reg[5]_clock_0_0 \
    D=dffre_a3.cnt_reg[5]_input_0_0 \
    E=dffre_a3.cnt_reg[5]_input_2_0 \
    R=dffre_a3.cnt_reg[5]_input_1_0 \
    Q=dffre_a3.cnt_reg[5]_output_0_0

.names lut_$abc$3405$li3_li3_input_0_0 lut_$abc$3405$li3_li3_input_0_1 __vpr__unconn145 lut_$abc$3405$li3_li3_input_0_3 lut_$abc$3405$li3_li3_input_0_4 lut_$abc$3405$li3_li3_output_0_0 
01000 1
11000 1
01010 1
11010 1
01001 1
11001 1
10011 1
01011 1

.subckt dffre \
    C=dffre_a3.cnt_reg[3]_clock_0_0 \
    D=dffre_a3.cnt_reg[3]_input_0_0 \
    E=dffre_a3.cnt_reg[3]_input_2_0 \
    R=dffre_a3.cnt_reg[3]_input_1_0 \
    Q=dffre_a3.cnt_reg[3]_output_0_0

.names lut_$abc$3405$li4_li4_input_0_0 lut_$abc$3405$li4_li4_input_0_1 lut_$abc$3405$li4_li4_input_0_2 lut_$abc$3405$li4_li4_input_0_3 lut_$abc$3405$li4_li4_input_0_4 lut_$abc$3405$li4_li4_output_0_0 
00000 0
10000 0
01000 0
11000 0
00010 0
10010 0
01010 0
11010 0
00001 0
10001 0
01001 0
11001 0
00011 0
10011 0
01011 0
11111 0

.subckt dffre \
    C=dffre_a3.cnt_reg[4]_clock_0_0 \
    D=dffre_a3.cnt_reg[4]_input_0_0 \
    E=dffre_a3.cnt_reg[4]_input_2_0 \
    R=dffre_a3.cnt_reg[4]_input_1_0 \
    Q=dffre_a3.cnt_reg[4]_output_0_0

.names lut_$abc$3405$li6_li6_input_0_0 __vpr__unconn146 __vpr__unconn147 lut_$abc$3405$li6_li6_input_0_3 __vpr__unconn148 lut_$abc$3405$li6_li6_output_0_0 
10000 1
00010 1

.subckt dffre \
    C=dffre_a3.cnt_reg[6]_clock_0_0 \
    D=dffre_a3.cnt_reg[6]_input_0_0 \
    E=dffre_a3.cnt_reg[6]_input_2_0 \
    R=dffre_a3.cnt_reg[6]_input_1_0 \
    Q=dffre_a3.cnt_reg[6]_output_0_0

.names __vpr__unconn149 __vpr__unconn150 __vpr__unconn151 __vpr__unconn152 lut_$abc$3405$li0_li0_input_0_4 lut_$abc$3405$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a3.cnt_reg[0]_clock_0_0 \
    D=dffre_a3.cnt_reg[0]_input_0_0 \
    E=dffre_a3.cnt_reg[0]_input_2_0 \
    R=dffre_a3.cnt_reg[0]_input_1_0 \
    Q=dffre_a3.cnt_reg[0]_output_0_0

.names __vpr__unconn153 __vpr__unconn154 lut_$abc$3405$li7_li7_input_0_2 lut_$abc$3405$li7_li7_input_0_3 lut_$abc$3405$li7_li7_input_0_4 lut_$abc$3405$li7_li7_output_0_0 
00110 1
00001 1
00101 1
00011 1

.subckt dffre \
    C=dffre_a3.cnt_reg[7]_clock_0_0 \
    D=dffre_a3.cnt_reg[7]_input_0_0 \
    E=dffre_a3.cnt_reg[7]_input_2_0 \
    R=dffre_a3.cnt_reg[7]_input_1_0 \
    Q=dffre_a3.cnt_reg[7]_output_0_0

.names lut_$abc$7707$new_new_n306___input_0_0 lut_$abc$7707$new_new_n306___input_0_1 lut_$abc$7707$new_new_n306___input_0_2 lut_$abc$7707$new_new_n306___input_0_3 lut_$abc$7707$new_new_n306___input_0_4 lut_$abc$7707$new_new_n306___input_0_5 lut_$abc$7707$new_new_n306___output_0_0 
111111 1

.names lut_$abc$3436$li4_li4_input_0_0 lut_$abc$3436$li4_li4_input_0_1 lut_$abc$3436$li4_li4_input_0_2 lut_$abc$3436$li4_li4_input_0_3 lut_$abc$3436$li4_li4_input_0_4 lut_$abc$3436$li4_li4_output_0_0 
00000 0
01000 0
00100 0
01100 0
00010 0
01010 0
00110 0
01110 0
00001 0
01001 0
00101 0
01101 0
00011 0
01011 0
00111 0
11111 0

.subckt dffre \
    C=dffre_a4.cnt_reg[4]_clock_0_0 \
    D=dffre_a4.cnt_reg[4]_input_0_0 \
    E=dffre_a4.cnt_reg[4]_input_2_0 \
    R=dffre_a4.cnt_reg[4]_input_1_0 \
    Q=dffre_a4.cnt_reg[4]_output_0_0

.names __vpr__unconn155 __vpr__unconn156 lut_$abc$3436$li1_li1_input_0_2 __vpr__unconn157 lut_$abc$3436$li1_li1_input_0_4 lut_$abc$3436$li1_li1_output_0_0 
00100 1
00001 1

.subckt dffre \
    C=dffre_a4.cnt_reg[1]_clock_0_0 \
    D=dffre_a4.cnt_reg[1]_input_0_0 \
    E=dffre_a4.cnt_reg[1]_input_2_0 \
    R=dffre_a4.cnt_reg[1]_input_1_0 \
    Q=dffre_a4.cnt_reg[1]_output_0_0

.names lut_$abc$3436$li5_li5_input_0_0 lut_$abc$3436$li5_li5_input_0_1 lut_$abc$3436$li5_li5_input_0_2 lut_$abc$3436$li5_li5_input_0_3 lut_$abc$3436$li5_li5_input_0_4 lut_$abc$3436$li5_li5_input_0_5 lut_$abc$3436$li5_li5_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111111 0

.subckt dffre \
    C=dffre_a4.cnt_reg[5]_clock_0_0 \
    D=dffre_a4.cnt_reg[5]_input_0_0 \
    E=dffre_a4.cnt_reg[5]_input_2_0 \
    R=dffre_a4.cnt_reg[5]_input_1_0 \
    Q=dffre_a4.cnt_reg[5]_output_0_0

.names lut_$abc$3436$li3_li3_input_0_0 lut_$abc$3436$li3_li3_input_0_1 __vpr__unconn158 lut_$abc$3436$li3_li3_input_0_3 lut_$abc$3436$li3_li3_input_0_4 lut_$abc$3436$li3_li3_output_0_0 
01000 1
11000 1
01010 1
11010 1
01001 1
11001 1
10011 1
01011 1

.subckt dffre \
    C=dffre_a4.cnt_reg[3]_clock_0_0 \
    D=dffre_a4.cnt_reg[3]_input_0_0 \
    E=dffre_a4.cnt_reg[3]_input_2_0 \
    R=dffre_a4.cnt_reg[3]_input_1_0 \
    Q=dffre_a4.cnt_reg[3]_output_0_0

.names lut_$abc$3436$li2_li2_input_0_0 __vpr__unconn159 __vpr__unconn160 lut_$abc$3436$li2_li2_input_0_3 lut_$abc$3436$li2_li2_input_0_4 lut_$abc$3436$li2_li2_output_0_0 
00010 1
10010 1
10001 1
00011 1

.subckt dffre \
    C=dffre_a4.cnt_reg[2]_clock_0_0 \
    D=dffre_a4.cnt_reg[2]_input_0_0 \
    E=dffre_a4.cnt_reg[2]_input_2_0 \
    R=dffre_a4.cnt_reg[2]_input_1_0 \
    Q=dffre_a4.cnt_reg[2]_output_0_0

.names __vpr__unconn161 __vpr__unconn162 lut_$abc$3436$li6_li6_input_0_2 lut_$abc$3436$li6_li6_input_0_3 __vpr__unconn163 lut_$abc$3436$li6_li6_output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_a4.cnt_reg[6]_clock_0_0 \
    D=dffre_a4.cnt_reg[6]_input_0_0 \
    E=dffre_a4.cnt_reg[6]_input_2_0 \
    R=dffre_a4.cnt_reg[6]_input_1_0 \
    Q=dffre_a4.cnt_reg[6]_output_0_0

.names __vpr__unconn164 __vpr__unconn165 __vpr__unconn166 __vpr__unconn167 lut_$abc$3436$li0_li0_input_0_4 lut_$abc$3436$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a4.cnt_reg[0]_clock_0_0 \
    D=dffre_a4.cnt_reg[0]_input_0_0 \
    E=dffre_a4.cnt_reg[0]_input_2_0 \
    R=dffre_a4.cnt_reg[0]_input_1_0 \
    Q=dffre_a4.cnt_reg[0]_output_0_0

.names __vpr__unconn168 __vpr__unconn169 lut_$abc$3436$li7_li7_input_0_2 lut_$abc$3436$li7_li7_input_0_3 lut_$abc$3436$li7_li7_input_0_4 lut_$abc$3436$li7_li7_output_0_0 
00110 1
00001 1
00101 1
00011 1

.subckt dffre \
    C=dffre_a4.cnt_reg[7]_clock_0_0 \
    D=dffre_a4.cnt_reg[7]_input_0_0 \
    E=dffre_a4.cnt_reg[7]_input_2_0 \
    R=dffre_a4.cnt_reg[7]_input_1_0 \
    Q=dffre_a4.cnt_reg[7]_output_0_0

.names lut_$abc$7707$new_new_n298___input_0_0 lut_$abc$7707$new_new_n298___input_0_1 lut_$abc$7707$new_new_n298___input_0_2 lut_$abc$7707$new_new_n298___input_0_3 lut_$abc$7707$new_new_n298___input_0_4 lut_$abc$7707$new_new_n298___input_0_5 lut_$abc$7707$new_new_n298___output_0_0 
111111 1

.names lut_$abc$3467$li4_li4_input_0_0 lut_$abc$3467$li4_li4_input_0_1 lut_$abc$3467$li4_li4_input_0_2 lut_$abc$3467$li4_li4_input_0_3 lut_$abc$3467$li4_li4_input_0_4 lut_$abc$3467$li4_li4_output_0_0 
00000 0
01000 0
00100 0
01100 0
00010 0
01010 0
00110 0
01110 0
00001 0
01001 0
00101 0
01101 0
00011 0
01011 0
00111 0
11111 0

.subckt dffre \
    C=dffre_a5.cnt_reg[4]_clock_0_0 \
    D=dffre_a5.cnt_reg[4]_input_0_0 \
    E=dffre_a5.cnt_reg[4]_input_2_0 \
    R=dffre_a5.cnt_reg[4]_input_1_0 \
    Q=dffre_a5.cnt_reg[4]_output_0_0

.names __vpr__unconn170 __vpr__unconn171 lut_$abc$3467$li1_li1_input_0_2 __vpr__unconn172 lut_$abc$3467$li1_li1_input_0_4 lut_$abc$3467$li1_li1_output_0_0 
00100 1
00001 1

.subckt dffre \
    C=dffre_a5.cnt_reg[1]_clock_0_0 \
    D=dffre_a5.cnt_reg[1]_input_0_0 \
    E=dffre_a5.cnt_reg[1]_input_2_0 \
    R=dffre_a5.cnt_reg[1]_input_1_0 \
    Q=dffre_a5.cnt_reg[1]_output_0_0

.names lut_$abc$3467$li5_li5_input_0_0 lut_$abc$3467$li5_li5_input_0_1 lut_$abc$3467$li5_li5_input_0_2 lut_$abc$3467$li5_li5_input_0_3 lut_$abc$3467$li5_li5_input_0_4 lut_$abc$3467$li5_li5_input_0_5 lut_$abc$3467$li5_li5_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111111 0

.subckt dffre \
    C=dffre_a5.cnt_reg[5]_clock_0_0 \
    D=dffre_a5.cnt_reg[5]_input_0_0 \
    E=dffre_a5.cnt_reg[5]_input_2_0 \
    R=dffre_a5.cnt_reg[5]_input_1_0 \
    Q=dffre_a5.cnt_reg[5]_output_0_0

.names lut_$abc$3467$li2_li2_input_0_0 lut_$abc$3467$li2_li2_input_0_1 __vpr__unconn173 __vpr__unconn174 lut_$abc$3467$li2_li2_input_0_4 lut_$abc$3467$li2_li2_output_0_0 
01000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_a5.cnt_reg[2]_clock_0_0 \
    D=dffre_a5.cnt_reg[2]_input_0_0 \
    E=dffre_a5.cnt_reg[2]_input_2_0 \
    R=dffre_a5.cnt_reg[2]_input_1_0 \
    Q=dffre_a5.cnt_reg[2]_output_0_0

.names lut_$abc$3467$li3_li3_input_0_0 lut_$abc$3467$li3_li3_input_0_1 __vpr__unconn175 lut_$abc$3467$li3_li3_input_0_3 lut_$abc$3467$li3_li3_input_0_4 lut_$abc$3467$li3_li3_output_0_0 
00010 1
10010 1
01010 1
11010 1
11001 1
00011 1
10011 1
01011 1

.subckt dffre \
    C=dffre_a5.cnt_reg[3]_clock_0_0 \
    D=dffre_a5.cnt_reg[3]_input_0_0 \
    E=dffre_a5.cnt_reg[3]_input_2_0 \
    R=dffre_a5.cnt_reg[3]_input_1_0 \
    Q=dffre_a5.cnt_reg[3]_output_0_0

.names __vpr__unconn176 __vpr__unconn177 lut_$abc$3467$li6_li6_input_0_2 lut_$abc$3467$li6_li6_input_0_3 __vpr__unconn178 lut_$abc$3467$li6_li6_output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_a5.cnt_reg[6]_clock_0_0 \
    D=dffre_a5.cnt_reg[6]_input_0_0 \
    E=dffre_a5.cnt_reg[6]_input_2_0 \
    R=dffre_a5.cnt_reg[6]_input_1_0 \
    Q=dffre_a5.cnt_reg[6]_output_0_0

.names __vpr__unconn179 __vpr__unconn180 __vpr__unconn181 __vpr__unconn182 lut_$abc$3467$li0_li0_input_0_4 lut_$abc$3467$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a5.cnt_reg[0]_clock_0_0 \
    D=dffre_a5.cnt_reg[0]_input_0_0 \
    E=dffre_a5.cnt_reg[0]_input_2_0 \
    R=dffre_a5.cnt_reg[0]_input_1_0 \
    Q=dffre_a5.cnt_reg[0]_output_0_0

.names __vpr__unconn183 __vpr__unconn184 lut_$abc$3467$li7_li7_input_0_2 lut_$abc$3467$li7_li7_input_0_3 lut_$abc$3467$li7_li7_input_0_4 lut_$abc$3467$li7_li7_output_0_0 
00110 1
00001 1
00101 1
00011 1

.subckt dffre \
    C=dffre_a5.cnt_reg[7]_clock_0_0 \
    D=dffre_a5.cnt_reg[7]_input_0_0 \
    E=dffre_a5.cnt_reg[7]_input_2_0 \
    R=dffre_a5.cnt_reg[7]_input_1_0 \
    Q=dffre_a5.cnt_reg[7]_output_0_0

.names lut_$abc$7707$new_new_n290___input_0_0 lut_$abc$7707$new_new_n290___input_0_1 lut_$abc$7707$new_new_n290___input_0_2 lut_$abc$7707$new_new_n290___input_0_3 lut_$abc$7707$new_new_n290___input_0_4 lut_$abc$7707$new_new_n290___input_0_5 lut_$abc$7707$new_new_n290___output_0_0 
111111 1

.names lut_$abc$3498$li3_li3_input_0_0 lut_$abc$3498$li3_li3_input_0_1 lut_$abc$3498$li3_li3_input_0_2 __vpr__unconn185 lut_$abc$3498$li3_li3_input_0_4 lut_$abc$3498$li3_li3_output_0_0 
10000 1
11000 1
10100 1
11100 1
10001 1
11001 1
10101 1
01101 1

.subckt dffre \
    C=dffre_a6.cnt_reg[3]_clock_0_0 \
    D=dffre_a6.cnt_reg[3]_input_0_0 \
    E=dffre_a6.cnt_reg[3]_input_2_0 \
    R=dffre_a6.cnt_reg[3]_input_1_0 \
    Q=dffre_a6.cnt_reg[3]_output_0_0

.names __vpr__unconn186 __vpr__unconn187 lut_$abc$3498$li1_li1_input_0_2 __vpr__unconn188 lut_$abc$3498$li1_li1_input_0_4 lut_$abc$3498$li1_li1_output_0_0 
00100 1
00001 1

.subckt dffre \
    C=dffre_a6.cnt_reg[1]_clock_0_0 \
    D=dffre_a6.cnt_reg[1]_input_0_0 \
    E=dffre_a6.cnt_reg[1]_input_2_0 \
    R=dffre_a6.cnt_reg[1]_input_1_0 \
    Q=dffre_a6.cnt_reg[1]_output_0_0

.names lut_$abc$3498$li5_li5_input_0_0 lut_$abc$3498$li5_li5_input_0_1 lut_$abc$3498$li5_li5_input_0_2 lut_$abc$3498$li5_li5_input_0_3 lut_$abc$3498$li5_li5_input_0_4 lut_$abc$3498$li5_li5_input_0_5 lut_$abc$3498$li5_li5_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111111 0

.subckt dffre \
    C=dffre_a6.cnt_reg[5]_clock_0_0 \
    D=dffre_a6.cnt_reg[5]_input_0_0 \
    E=dffre_a6.cnt_reg[5]_input_2_0 \
    R=dffre_a6.cnt_reg[5]_input_1_0 \
    Q=dffre_a6.cnt_reg[5]_output_0_0

.names lut_$abc$3498$li4_li4_input_0_0 lut_$abc$3498$li4_li4_input_0_1 lut_$abc$3498$li4_li4_input_0_2 lut_$abc$3498$li4_li4_input_0_3 lut_$abc$3498$li4_li4_input_0_4 lut_$abc$3498$li4_li4_output_0_0 
00000 0
10000 0
01000 0
11000 0
00100 0
10100 0
01100 0
11100 0
00001 0
10001 0
01001 0
11001 0
00101 0
10101 0
01101 0
11111 0

.subckt dffre \
    C=dffre_a6.cnt_reg[4]_clock_0_0 \
    D=dffre_a6.cnt_reg[4]_input_0_0 \
    E=dffre_a6.cnt_reg[4]_input_2_0 \
    R=dffre_a6.cnt_reg[4]_input_1_0 \
    Q=dffre_a6.cnt_reg[4]_output_0_0

.names __vpr__unconn189 lut_$abc$3498$li2_li2_input_0_1 lut_$abc$3498$li2_li2_input_0_2 __vpr__unconn190 lut_$abc$3498$li2_li2_input_0_4 lut_$abc$3498$li2_li2_output_0_0 
01000 1
01100 1
01001 1
00101 1

.subckt dffre \
    C=dffre_a6.cnt_reg[2]_clock_0_0 \
    D=dffre_a6.cnt_reg[2]_input_0_0 \
    E=dffre_a6.cnt_reg[2]_input_2_0 \
    R=dffre_a6.cnt_reg[2]_input_1_0 \
    Q=dffre_a6.cnt_reg[2]_output_0_0

.names __vpr__unconn191 __vpr__unconn192 lut_$abc$3498$li6_li6_input_0_2 lut_$abc$3498$li6_li6_input_0_3 __vpr__unconn193 lut_$abc$3498$li6_li6_output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_a6.cnt_reg[6]_clock_0_0 \
    D=dffre_a6.cnt_reg[6]_input_0_0 \
    E=dffre_a6.cnt_reg[6]_input_2_0 \
    R=dffre_a6.cnt_reg[6]_input_1_0 \
    Q=dffre_a6.cnt_reg[6]_output_0_0

.names __vpr__unconn194 __vpr__unconn195 __vpr__unconn196 __vpr__unconn197 lut_$abc$3498$li0_li0_input_0_4 lut_$abc$3498$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a6.cnt_reg[0]_clock_0_0 \
    D=dffre_a6.cnt_reg[0]_input_0_0 \
    E=dffre_a6.cnt_reg[0]_input_2_0 \
    R=dffre_a6.cnt_reg[0]_input_1_0 \
    Q=dffre_a6.cnt_reg[0]_output_0_0

.names __vpr__unconn198 __vpr__unconn199 lut_$abc$3498$li7_li7_input_0_2 lut_$abc$3498$li7_li7_input_0_3 lut_$abc$3498$li7_li7_input_0_4 lut_$abc$3498$li7_li7_output_0_0 
00110 1
00001 1
00101 1
00011 1

.subckt dffre \
    C=dffre_a6.cnt_reg[7]_clock_0_0 \
    D=dffre_a6.cnt_reg[7]_input_0_0 \
    E=dffre_a6.cnt_reg[7]_input_2_0 \
    R=dffre_a6.cnt_reg[7]_input_1_0 \
    Q=dffre_a6.cnt_reg[7]_output_0_0

.names lut_$abc$7707$new_new_n282___input_0_0 lut_$abc$7707$new_new_n282___input_0_1 lut_$abc$7707$new_new_n282___input_0_2 lut_$abc$7707$new_new_n282___input_0_3 lut_$abc$7707$new_new_n282___input_0_4 lut_$abc$7707$new_new_n282___input_0_5 lut_$abc$7707$new_new_n282___output_0_0 
111111 1

.names lut_$abc$3529$li4_li4_input_0_0 lut_$abc$3529$li4_li4_input_0_1 lut_$abc$3529$li4_li4_input_0_2 lut_$abc$3529$li4_li4_input_0_3 lut_$abc$3529$li4_li4_input_0_4 lut_$abc$3529$li4_li4_output_0_0 
00000 0
01000 0
00100 0
01100 0
00010 0
01010 0
00110 0
01110 0
00001 0
01001 0
00101 0
01101 0
00011 0
01011 0
00111 0
11111 0

.subckt dffre \
    C=dffre_a7.cnt_reg[4]_clock_0_0 \
    D=dffre_a7.cnt_reg[4]_input_0_0 \
    E=dffre_a7.cnt_reg[4]_input_2_0 \
    R=dffre_a7.cnt_reg[4]_input_1_0 \
    Q=dffre_a7.cnt_reg[4]_output_0_0

.names __vpr__unconn200 __vpr__unconn201 lut_$abc$3529$li1_li1_input_0_2 __vpr__unconn202 lut_$abc$3529$li1_li1_input_0_4 lut_$abc$3529$li1_li1_output_0_0 
00100 1
00001 1

.subckt dffre \
    C=dffre_a7.cnt_reg[1]_clock_0_0 \
    D=dffre_a7.cnt_reg[1]_input_0_0 \
    E=dffre_a7.cnt_reg[1]_input_2_0 \
    R=dffre_a7.cnt_reg[1]_input_1_0 \
    Q=dffre_a7.cnt_reg[1]_output_0_0

.names lut_$abc$3529$li5_li5_input_0_0 lut_$abc$3529$li5_li5_input_0_1 lut_$abc$3529$li5_li5_input_0_2 lut_$abc$3529$li5_li5_input_0_3 lut_$abc$3529$li5_li5_input_0_4 lut_$abc$3529$li5_li5_input_0_5 lut_$abc$3529$li5_li5_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111111 0

.subckt dffre \
    C=dffre_a7.cnt_reg[5]_clock_0_0 \
    D=dffre_a7.cnt_reg[5]_input_0_0 \
    E=dffre_a7.cnt_reg[5]_input_2_0 \
    R=dffre_a7.cnt_reg[5]_input_1_0 \
    Q=dffre_a7.cnt_reg[5]_output_0_0

.names lut_$abc$3529$li2_li2_input_0_0 lut_$abc$3529$li2_li2_input_0_1 __vpr__unconn203 __vpr__unconn204 lut_$abc$3529$li2_li2_input_0_4 lut_$abc$3529$li2_li2_output_0_0 
01000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_a7.cnt_reg[2]_clock_0_0 \
    D=dffre_a7.cnt_reg[2]_input_0_0 \
    E=dffre_a7.cnt_reg[2]_input_2_0 \
    R=dffre_a7.cnt_reg[2]_input_1_0 \
    Q=dffre_a7.cnt_reg[2]_output_0_0

.names lut_$abc$3529$li3_li3_input_0_0 lut_$abc$3529$li3_li3_input_0_1 __vpr__unconn205 lut_$abc$3529$li3_li3_input_0_3 lut_$abc$3529$li3_li3_input_0_4 lut_$abc$3529$li3_li3_output_0_0 
00010 1
10010 1
01010 1
11010 1
11001 1
00011 1
10011 1
01011 1

.subckt dffre \
    C=dffre_a7.cnt_reg[3]_clock_0_0 \
    D=dffre_a7.cnt_reg[3]_input_0_0 \
    E=dffre_a7.cnt_reg[3]_input_2_0 \
    R=dffre_a7.cnt_reg[3]_input_1_0 \
    Q=dffre_a7.cnt_reg[3]_output_0_0

.names __vpr__unconn206 __vpr__unconn207 lut_$abc$3529$li6_li6_input_0_2 lut_$abc$3529$li6_li6_input_0_3 __vpr__unconn208 lut_$abc$3529$li6_li6_output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_a7.cnt_reg[6]_clock_0_0 \
    D=dffre_a7.cnt_reg[6]_input_0_0 \
    E=dffre_a7.cnt_reg[6]_input_2_0 \
    R=dffre_a7.cnt_reg[6]_input_1_0 \
    Q=dffre_a7.cnt_reg[6]_output_0_0

.names __vpr__unconn209 __vpr__unconn210 __vpr__unconn211 __vpr__unconn212 lut_$abc$3529$li0_li0_input_0_4 lut_$abc$3529$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a7.cnt_reg[0]_clock_0_0 \
    D=dffre_a7.cnt_reg[0]_input_0_0 \
    E=dffre_a7.cnt_reg[0]_input_2_0 \
    R=dffre_a7.cnt_reg[0]_input_1_0 \
    Q=dffre_a7.cnt_reg[0]_output_0_0

.names __vpr__unconn213 __vpr__unconn214 lut_$abc$3529$li7_li7_input_0_2 lut_$abc$3529$li7_li7_input_0_3 lut_$abc$3529$li7_li7_input_0_4 lut_$abc$3529$li7_li7_output_0_0 
00110 1
00001 1
00101 1
00011 1

.subckt dffre \
    C=dffre_a7.cnt_reg[7]_clock_0_0 \
    D=dffre_a7.cnt_reg[7]_input_0_0 \
    E=dffre_a7.cnt_reg[7]_input_2_0 \
    R=dffre_a7.cnt_reg[7]_input_1_0 \
    Q=dffre_a7.cnt_reg[7]_output_0_0

.names lut_$abc$7707$new_new_n274___input_0_0 lut_$abc$7707$new_new_n274___input_0_1 lut_$abc$7707$new_new_n274___input_0_2 lut_$abc$7707$new_new_n274___input_0_3 lut_$abc$7707$new_new_n274___input_0_4 lut_$abc$7707$new_new_n274___input_0_5 lut_$abc$7707$new_new_n274___output_0_0 
111111 1

.names lut_$abc$3560$li3_li3_input_0_0 lut_$abc$3560$li3_li3_input_0_1 __vpr__unconn215 lut_$abc$3560$li3_li3_input_0_3 lut_$abc$3560$li3_li3_input_0_4 lut_$abc$3560$li3_li3_output_0_0 
10000 1
11000 1
10010 1
11010 1
10001 1
11001 1
10011 1
01011 1

.subckt dffre \
    C=dffre_a8.cnt_reg[3]_clock_0_0 \
    D=dffre_a8.cnt_reg[3]_input_0_0 \
    E=dffre_a8.cnt_reg[3]_input_2_0 \
    R=dffre_a8.cnt_reg[3]_input_1_0 \
    Q=dffre_a8.cnt_reg[3]_output_0_0

.names __vpr__unconn216 __vpr__unconn217 __vpr__unconn218 lut_$abc$3560$li1_li1_input_0_3 lut_$abc$3560$li1_li1_input_0_4 lut_$abc$3560$li1_li1_output_0_0 
00010 1
00001 1

.subckt dffre \
    C=dffre_a8.cnt_reg[1]_clock_0_0 \
    D=dffre_a8.cnt_reg[1]_input_0_0 \
    E=dffre_a8.cnt_reg[1]_input_2_0 \
    R=dffre_a8.cnt_reg[1]_input_1_0 \
    Q=dffre_a8.cnt_reg[1]_output_0_0

.names lut_$abc$3560$li5_li5_input_0_0 lut_$abc$3560$li5_li5_input_0_1 lut_$abc$3560$li5_li5_input_0_2 lut_$abc$3560$li5_li5_input_0_3 lut_$abc$3560$li5_li5_input_0_4 lut_$abc$3560$li5_li5_input_0_5 lut_$abc$3560$li5_li5_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111111 0

.subckt dffre \
    C=dffre_a8.cnt_reg[5]_clock_0_0 \
    D=dffre_a8.cnt_reg[5]_input_0_0 \
    E=dffre_a8.cnt_reg[5]_input_2_0 \
    R=dffre_a8.cnt_reg[5]_input_1_0 \
    Q=dffre_a8.cnt_reg[5]_output_0_0

.names __vpr__unconn219 lut_$abc$3560$li2_li2_input_0_1 __vpr__unconn220 lut_$abc$3560$li2_li2_input_0_3 lut_$abc$3560$li2_li2_input_0_4 lut_$abc$3560$li2_li2_output_0_0 
01000 1
01010 1
01001 1
00011 1

.subckt dffre \
    C=dffre_a8.cnt_reg[2]_clock_0_0 \
    D=dffre_a8.cnt_reg[2]_input_0_0 \
    E=dffre_a8.cnt_reg[2]_input_2_0 \
    R=dffre_a8.cnt_reg[2]_input_1_0 \
    Q=dffre_a8.cnt_reg[2]_output_0_0

.names lut_$abc$3560$li4_li4_input_0_0 lut_$abc$3560$li4_li4_input_0_1 lut_$abc$3560$li4_li4_input_0_2 lut_$abc$3560$li4_li4_input_0_3 lut_$abc$3560$li4_li4_input_0_4 lut_$abc$3560$li4_li4_output_0_0 
00000 0
10000 0
01000 0
11000 0
00010 0
10010 0
01010 0
11010 0
00001 0
10001 0
01001 0
11001 0
00011 0
10011 0
01011 0
11111 0

.subckt dffre \
    C=dffre_a8.cnt_reg[4]_clock_0_0 \
    D=dffre_a8.cnt_reg[4]_input_0_0 \
    E=dffre_a8.cnt_reg[4]_input_2_0 \
    R=dffre_a8.cnt_reg[4]_input_1_0 \
    Q=dffre_a8.cnt_reg[4]_output_0_0

.names __vpr__unconn221 __vpr__unconn222 __vpr__unconn223 lut_$auto$rs_design_edit.cc:878:execute$8245_input_0_3 __vpr__unconn224 lut_$auto$rs_design_edit.cc:878:execute$8245_output_0_0 
00010 1

.names __vpr__unconn225 __vpr__unconn226 __vpr__unconn227 lut_$auto$rs_design_edit.cc:878:execute$8248_input_0_3 __vpr__unconn228 lut_$auto$rs_design_edit.cc:878:execute$8248_output_0_0 
00010 1

.names __vpr__unconn229 lut_$auto$rs_design_edit.cc:878:execute$8247_input_0_1 __vpr__unconn230 __vpr__unconn231 __vpr__unconn232 lut_$auto$rs_design_edit.cc:878:execute$8247_output_0_0 
01000 1

.names __vpr__unconn233 lut_$auto$rs_design_edit.cc:878:execute$8243_input_0_1 __vpr__unconn234 __vpr__unconn235 __vpr__unconn236 lut_$auto$rs_design_edit.cc:878:execute$8243_output_0_0 
01000 1

.names lut_$abc$3560$li6_li6_input_0_0 __vpr__unconn237 __vpr__unconn238 lut_$abc$3560$li6_li6_input_0_3 __vpr__unconn239 lut_$abc$3560$li6_li6_output_0_0 
10000 1
00010 1

.subckt dffre \
    C=dffre_a8.cnt_reg[6]_clock_0_0 \
    D=dffre_a8.cnt_reg[6]_input_0_0 \
    E=dffre_a8.cnt_reg[6]_input_2_0 \
    R=dffre_a8.cnt_reg[6]_input_1_0 \
    Q=dffre_a8.cnt_reg[6]_output_0_0

.names __vpr__unconn240 __vpr__unconn241 __vpr__unconn242 __vpr__unconn243 lut_$abc$3560$li0_li0_input_0_4 lut_$abc$3560$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a8.cnt_reg[0]_clock_0_0 \
    D=dffre_a8.cnt_reg[0]_input_0_0 \
    E=dffre_a8.cnt_reg[0]_input_2_0 \
    R=dffre_a8.cnt_reg[0]_input_1_0 \
    Q=dffre_a8.cnt_reg[0]_output_0_0

.names __vpr__unconn244 lut_$auto$rs_design_edit.cc:878:execute$8240_input_0_1 __vpr__unconn245 __vpr__unconn246 __vpr__unconn247 lut_$auto$rs_design_edit.cc:878:execute$8240_output_0_0 
01000 1

.names __vpr__unconn248 __vpr__unconn249 lut_$abc$3560$li7_li7_input_0_2 lut_$abc$3560$li7_li7_input_0_3 lut_$abc$3560$li7_li7_input_0_4 lut_$abc$3560$li7_li7_output_0_0 
00110 1
00001 1
00101 1
00011 1

.subckt dffre \
    C=dffre_a8.cnt_reg[7]_clock_0_0 \
    D=dffre_a8.cnt_reg[7]_input_0_0 \
    E=dffre_a8.cnt_reg[7]_input_2_0 \
    R=dffre_a8.cnt_reg[7]_input_1_0 \
    Q=dffre_a8.cnt_reg[7]_output_0_0

.names lut_$abc$7707$new_new_n266___input_0_0 lut_$abc$7707$new_new_n266___input_0_1 lut_$abc$7707$new_new_n266___input_0_2 lut_$abc$7707$new_new_n266___input_0_3 lut_$abc$7707$new_new_n266___input_0_4 lut_$abc$7707$new_new_n266___input_0_5 lut_$abc$7707$new_new_n266___output_0_0 
111111 1

.names __vpr__unconn250 __vpr__unconn251 __vpr__unconn252 __vpr__unconn253 lut_$auto$rs_design_edit.cc:878:execute$8238_input_0_4 lut_$auto$rs_design_edit.cc:878:execute$8238_output_0_0 
00001 1

.names __vpr__unconn254 __vpr__unconn255 __vpr__unconn256 __vpr__unconn257 lut_$auto$rs_design_edit.cc:878:execute$8241_input_0_4 lut_$auto$rs_design_edit.cc:878:execute$8241_output_0_0 
00001 1

.names __vpr__unconn258 __vpr__unconn259 __vpr__unconn260 __vpr__unconn261 lut_$auto$rs_design_edit.cc:878:execute$8226_input_0_4 lut_$auto$rs_design_edit.cc:878:execute$8226_output_0_0 
00001 1

.names __vpr__unconn262 __vpr__unconn263 __vpr__unconn264 __vpr__unconn265 lut_$auto$rs_design_edit.cc:878:execute$8231_input_0_4 lut_$auto$rs_design_edit.cc:878:execute$8231_output_0_0 
00001 1

.names __vpr__unconn266 lut_$abc$3591$li7_li7_input_0_1 __vpr__unconn267 lut_$abc$3591$li7_li7_input_0_3 lut_$abc$3591$li7_li7_input_0_4 lut_$abc$3591$li7_li7_output_0_0 
01000 1
01010 1
01001 1
00011 1

.subckt dffre \
    C=dffre_a9.cnt_reg[7]_clock_0_0 \
    D=dffre_a9.cnt_reg[7]_input_0_0 \
    E=dffre_a9.cnt_reg[7]_input_2_0 \
    R=dffre_a9.cnt_reg[7]_input_1_0 \
    Q=dffre_a9.cnt_reg[7]_output_0_0

.names lut_$auto$rs_design_edit.cc:878:execute$8246_input_0_0 __vpr__unconn268 __vpr__unconn269 __vpr__unconn270 __vpr__unconn271 lut_$auto$rs_design_edit.cc:878:execute$8246_output_0_0 
10000 1

.names lut_$abc$3591$li3_li3_input_0_0 lut_$abc$3591$li3_li3_input_0_1 __vpr__unconn272 lut_$abc$3591$li3_li3_input_0_3 lut_$abc$3591$li3_li3_input_0_4 lut_$abc$3591$li3_li3_output_0_0 
01000 1
11000 1
01010 1
11010 1
01001 1
11001 1
10011 1
01011 1

.subckt dffre \
    C=dffre_a9.cnt_reg[3]_clock_0_0 \
    D=dffre_a9.cnt_reg[3]_input_0_0 \
    E=dffre_a9.cnt_reg[3]_input_2_0 \
    R=dffre_a9.cnt_reg[3]_input_1_0 \
    Q=dffre_a9.cnt_reg[3]_output_0_0

.names lut_$abc$3591$li4_li4_input_0_0 lut_$abc$3591$li4_li4_input_0_1 lut_$abc$3591$li4_li4_input_0_2 lut_$abc$3591$li4_li4_input_0_3 lut_$abc$3591$li4_li4_input_0_4 lut_$abc$3591$li4_li4_output_0_0 
00000 0
10000 0
01000 0
11000 0
00010 0
10010 0
01010 0
11010 0
00001 0
10001 0
01001 0
11001 0
00011 0
10011 0
01011 0
11111 0

.subckt dffre \
    C=dffre_a9.cnt_reg[4]_clock_0_0 \
    D=dffre_a9.cnt_reg[4]_input_0_0 \
    E=dffre_a9.cnt_reg[4]_input_2_0 \
    R=dffre_a9.cnt_reg[4]_input_1_0 \
    Q=dffre_a9.cnt_reg[4]_output_0_0

.names lut_$abc$3591$li1_li1_input_0_0 __vpr__unconn273 __vpr__unconn274 lut_$abc$3591$li1_li1_input_0_3 __vpr__unconn275 lut_$abc$3591$li1_li1_output_0_0 
10000 1
00010 1

.subckt dffre \
    C=dffre_a9.cnt_reg[1]_clock_0_0 \
    D=dffre_a9.cnt_reg[1]_input_0_0 \
    E=dffre_a9.cnt_reg[1]_input_2_0 \
    R=dffre_a9.cnt_reg[1]_input_1_0 \
    Q=dffre_a9.cnt_reg[1]_output_0_0

.names lut_$abc$3591$li2_li2_input_0_0 __vpr__unconn276 lut_$abc$3591$li2_li2_input_0_2 lut_$abc$3591$li2_li2_input_0_3 __vpr__unconn277 lut_$abc$3591$li2_li2_output_0_0 
00100 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_a9.cnt_reg[2]_clock_0_0 \
    D=dffre_a9.cnt_reg[2]_input_0_0 \
    E=dffre_a9.cnt_reg[2]_input_2_0 \
    R=dffre_a9.cnt_reg[2]_input_1_0 \
    Q=dffre_a9.cnt_reg[2]_output_0_0

.names __vpr__unconn278 __vpr__unconn279 __vpr__unconn280 lut_$abc$3591$li0_li0_input_0_3 __vpr__unconn281 lut_$abc$3591$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_a9.cnt_reg[0]_clock_0_0 \
    D=dffre_a9.cnt_reg[0]_input_0_0 \
    E=dffre_a9.cnt_reg[0]_input_2_0 \
    R=dffre_a9.cnt_reg[0]_input_1_0 \
    Q=dffre_a9.cnt_reg[0]_output_0_0

.names __vpr__unconn282 lut_$abc$3591$li6_li6_input_0_1 __vpr__unconn283 __vpr__unconn284 lut_$abc$3591$li6_li6_input_0_4 lut_$abc$3591$li6_li6_output_0_0 
01000 1
00001 1

.subckt dffre \
    C=dffre_a9.cnt_reg[6]_clock_0_0 \
    D=dffre_a9.cnt_reg[6]_input_0_0 \
    E=dffre_a9.cnt_reg[6]_input_2_0 \
    R=dffre_a9.cnt_reg[6]_input_1_0 \
    Q=dffre_a9.cnt_reg[6]_output_0_0

.names lut_$abc$3591$li5_li5_input_0_0 lut_$abc$3591$li5_li5_input_0_1 lut_$abc$3591$li5_li5_input_0_2 lut_$abc$3591$li5_li5_input_0_3 lut_$abc$3591$li5_li5_input_0_4 lut_$abc$3591$li5_li5_input_0_5 lut_$abc$3591$li5_li5_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111111 0

.subckt dffre \
    C=dffre_a9.cnt_reg[5]_clock_0_0 \
    D=dffre_a9.cnt_reg[5]_input_0_0 \
    E=dffre_a9.cnt_reg[5]_input_2_0 \
    R=dffre_a9.cnt_reg[5]_input_1_0 \
    Q=dffre_a9.cnt_reg[5]_output_0_0

.names lut_$abc$7707$new_new_n258___input_0_0 lut_$abc$7707$new_new_n258___input_0_1 lut_$abc$7707$new_new_n258___input_0_2 lut_$abc$7707$new_new_n258___input_0_3 lut_$abc$7707$new_new_n258___input_0_4 lut_$abc$7707$new_new_n258___input_0_5 lut_$abc$7707$new_new_n258___output_0_0 
111111 1

.names lut_$auto$rs_design_edit.cc:878:execute$8233_input_0_0 __vpr__unconn285 __vpr__unconn286 __vpr__unconn287 __vpr__unconn288 lut_$auto$rs_design_edit.cc:878:execute$8233_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:878:execute$8225_input_0_0 __vpr__unconn289 __vpr__unconn290 __vpr__unconn291 __vpr__unconn292 lut_$auto$rs_design_edit.cc:878:execute$8225_output_0_0 
10000 1

.names __vpr__unconn293 __vpr__unconn294 lut_$auto$rs_design_edit.cc:878:execute$8234_input_0_2 __vpr__unconn295 __vpr__unconn296 lut_$auto$rs_design_edit.cc:878:execute$8234_output_0_0 
00100 1

.names __vpr__unconn297 __vpr__unconn298 lut_$auto$rs_design_edit.cc:878:execute$8221_input_0_2 __vpr__unconn299 __vpr__unconn300 lut_$auto$rs_design_edit.cc:878:execute$8221_output_0_0 
00100 1

.names lut_$auto$rs_design_edit.cc:878:execute$8223_input_0_0 __vpr__unconn301 __vpr__unconn302 __vpr__unconn303 __vpr__unconn304 lut_$auto$rs_design_edit.cc:878:execute$8223_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:878:execute$8222_input_0_0 __vpr__unconn305 __vpr__unconn306 __vpr__unconn307 __vpr__unconn308 lut_$auto$rs_design_edit.cc:878:execute$8222_output_0_0 
10000 1

.names __vpr__unconn309 __vpr__unconn310 __vpr__unconn311 __vpr__unconn312 lut_$auto$rs_design_edit.cc:878:execute$8244_input_0_4 lut_$auto$rs_design_edit.cc:878:execute$8244_output_0_0 
00001 1

.names __vpr__unconn313 __vpr__unconn314 __vpr__unconn315 __vpr__unconn316 lut_$auto$rs_design_edit.cc:878:execute$8232_input_0_4 lut_$auto$rs_design_edit.cc:878:execute$8232_output_0_0 
00001 1

.names __vpr__unconn317 __vpr__unconn318 lut_$auto$rs_design_edit.cc:878:execute$8236_input_0_2 __vpr__unconn319 __vpr__unconn320 lut_$auto$rs_design_edit.cc:878:execute$8236_output_0_0 
00100 1

.names __vpr__unconn321 __vpr__unconn322 lut_$auto$rs_design_edit.cc:878:execute$8227_input_0_2 __vpr__unconn323 __vpr__unconn324 lut_$auto$rs_design_edit.cc:878:execute$8227_output_0_0 
00100 1

.names __vpr__unconn325 __vpr__unconn326 __vpr__unconn327 __vpr__unconn328 lut_$auto$rs_design_edit.cc:878:execute$8228_input_0_4 lut_$auto$rs_design_edit.cc:878:execute$8228_output_0_0 
00001 1

.names __vpr__unconn329 __vpr__unconn330 __vpr__unconn331 __vpr__unconn332 lut_$auto$rs_design_edit.cc:878:execute$8220_input_0_4 lut_$auto$rs_design_edit.cc:878:execute$8220_output_0_0 
00001 1

.names __vpr__unconn333 __vpr__unconn334 __vpr__unconn335 __vpr__unconn336 lut_$auto$rs_design_edit.cc:878:execute$8229_input_0_4 lut_$auto$rs_design_edit.cc:878:execute$8229_output_0_0 
00001 1

.names __vpr__unconn337 __vpr__unconn338 __vpr__unconn339 __vpr__unconn340 lut_$auto$rs_design_edit.cc:878:execute$8230_input_0_4 lut_$auto$rs_design_edit.cc:878:execute$8230_output_0_0 
00001 1

.names __vpr__unconn341 __vpr__unconn342 lut_$auto$rs_design_edit.cc:878:execute$8235_input_0_2 __vpr__unconn343 __vpr__unconn344 lut_$auto$rs_design_edit.cc:878:execute$8235_output_0_0 
00100 1

.names __vpr__unconn345 __vpr__unconn346 lut_$auto$rs_design_edit.cc:878:execute$8224_input_0_2 __vpr__unconn347 __vpr__unconn348 lut_$auto$rs_design_edit.cc:878:execute$8224_output_0_0 
00100 1

.names lut_$auto$rs_design_edit.cc:878:execute$8237_input_0_0 __vpr__unconn349 __vpr__unconn350 __vpr__unconn351 __vpr__unconn352 lut_$auto$rs_design_edit.cc:878:execute$8237_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:878:execute$8250_input_0_0 __vpr__unconn353 __vpr__unconn354 __vpr__unconn355 __vpr__unconn356 lut_$auto$rs_design_edit.cc:878:execute$8250_output_0_0 
10000 1

.names __vpr__unconn357 __vpr__unconn358 lut_$auto$rs_design_edit.cc:878:execute$8242_input_0_2 __vpr__unconn359 __vpr__unconn360 lut_$auto$rs_design_edit.cc:878:execute$8242_output_0_0 
00100 1

.names __vpr__unconn361 __vpr__unconn362 lut_$auto$rs_design_edit.cc:878:execute$8251_input_0_2 __vpr__unconn363 __vpr__unconn364 lut_$auto$rs_design_edit.cc:878:execute$8251_output_0_0 
00100 1

.names lut_$auto$rs_design_edit.cc:878:execute$8249_input_0_0 __vpr__unconn365 __vpr__unconn366 __vpr__unconn367 __vpr__unconn368 lut_$auto$rs_design_edit.cc:878:execute$8249_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:878:execute$8239_input_0_0 __vpr__unconn369 __vpr__unconn370 __vpr__unconn371 __vpr__unconn372 lut_$auto$rs_design_edit.cc:878:execute$8239_output_0_0 
10000 1


.end
