** Name: SimpleTwoStageOpAmp_SimpleOpAmp12_8

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp12_8 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=11e-6
mDiodeTransistorNmos2 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=5e-6 W=25e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=7e-6 W=7e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=1e-6 W=65e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=11e-6
mNormalTransistorNmos6 out inputVoltageBiasXXnXX1 SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=5e-6 W=303e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=17e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=65e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=17e-6
mNormalTransistorNmos10 FirstStageYsourceTransconductance ibias sourceNmos sourceNmos nmos4 L=4e-6 W=11e-6
mNormalTransistorNmos11 SecondStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=600e-6
mNormalTransistorPmos12 inputVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=1e-6 W=132e-6
mNormalTransistorPmos13 out outFirstStage sourcePmos sourcePmos pmos4 L=6e-6 W=412e-6
mNormalTransistorPmos14 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=7e-6 W=71e-6
mNormalTransistorPmos15 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=6e-6 W=6e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=6e-6 W=6e-6
mNormalTransistorPmos17 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=7e-6 W=71e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp12_8

** Expected Performance Values: 
** Gain: 93 dB
** Power consumption: 3.78501 mW
** Area: 8556 (mu_m)^2
** Transit frequency: 3.65101 MHz
** Transit frequency with error factor: 3.64942 MHz
** Slew rate: 4.24922 V/mu_s
** Phase margin: 75.6305Â°
** CMRR: 97 dB
** negPSRR: 97 dB
** posPSRR: 93 dB
** VoutMax: 4.33001 V
** VoutMin: 0.530001 V
** VcmMax: 4.88001 V
** VcmMin: 0.800001 V


** Expected Currents: 
** NormalTransistorNmos: 58.3581 muA
** NormalTransistorNmos: 10.0751 muA
** NormalTransistorPmos: -119.051 muA
** NormalTransistorPmos: -4.93899 muA
** NormalTransistorPmos: -4.93999 muA
** NormalTransistorPmos: -4.93899 muA
** NormalTransistorPmos: -4.93999 muA
** NormalTransistorNmos: 9.87601 muA
** NormalTransistorNmos: 4.93801 muA
** NormalTransistorNmos: 4.93801 muA
** NormalTransistorNmos: 549.572 muA
** NormalTransistorNmos: 549.571 muA
** NormalTransistorPmos: -549.571 muA
** DiodeTransistorNmos: 119.052 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -58.3589 muA
** DiodeTransistorPmos: -10.0759 muA


** Expected Voltages: 
** ibias: 0.612001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 0.938001  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.76601  V
** outVoltageBiasXXpXX0: 4.21101  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.90801  V
** innerTransistorStack1Load1: 4.41501  V
** innerTransistorStack2Load1: 4.41501  V
** sourceTransconductance: 1.90901  V
** innerStageBias: 0.207001  V


.END