# 0 "arch/arm64/boot/dts/mediatek/mt8192-evb.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/mediatek/mt8192-evb.dts"





/dts-v1/;
# 1 "arch/arm64/boot/dts/mediatek/mt8192.dtsi" 1






/dts-v1/;
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 9 "arch/arm64/boot/dts/mediatek/mt8192.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt8192-pinfunc.h" 1
# 11 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt8192-pinfunc.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt65xx.h" 1
# 12 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt8192-pinfunc.h" 2
# 11 "arch/arm64/boot/dts/mediatek/mt8192.dtsi" 2

/ {
 compatible = "mediatek,mt8192";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 clk26m: oscillator0 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <26000000>;
  clock-output-names = "clk26m";
 };

 clk32k: oscillator1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "clk32k";
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x000>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&cpu_sleep_l &cluster_sleep_l>;
   next-level-cache = <&l2_0>;
   performance-domains = <&performance 0>;
   capacity-dmips-mhz = <427>;
  };

  cpu1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x100>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&cpu_sleep_l &cluster_sleep_l>;
   next-level-cache = <&l2_0>;
   performance-domains = <&performance 0>;
   capacity-dmips-mhz = <427>;
  };

  cpu2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x200>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&cpu_sleep_l &cluster_sleep_l>;
   next-level-cache = <&l2_0>;
   performance-domains = <&performance 0>;
   capacity-dmips-mhz = <427>;
  };

  cpu3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x300>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&cpu_sleep_l &cluster_sleep_l>;
   next-level-cache = <&l2_0>;
   performance-domains = <&performance 0>;
   capacity-dmips-mhz = <427>;
  };

  cpu4: cpu@400 {
   device_type = "cpu";
   compatible = "arm,cortex-a76";
   reg = <0x400>;
   enable-method = "psci";
   clock-frequency = <2171000000>;
   cpu-idle-states = <&cpu_sleep_b &cluster_sleep_b>;
   next-level-cache = <&l2_1>;
   performance-domains = <&performance 1>;
   capacity-dmips-mhz = <1024>;
  };

  cpu5: cpu@500 {
   device_type = "cpu";
   compatible = "arm,cortex-a76";
   reg = <0x500>;
   enable-method = "psci";
   clock-frequency = <2171000000>;
   cpu-idle-states = <&cpu_sleep_b &cluster_sleep_b>;
   next-level-cache = <&l2_1>;
   performance-domains = <&performance 1>;
   capacity-dmips-mhz = <1024>;
  };

  cpu6: cpu@600 {
   device_type = "cpu";
   compatible = "arm,cortex-a76";
   reg = <0x600>;
   enable-method = "psci";
   clock-frequency = <2171000000>;
   cpu-idle-states = <&cpu_sleep_b &cluster_sleep_b>;
   next-level-cache = <&l2_1>;
   performance-domains = <&performance 1>;
   capacity-dmips-mhz = <1024>;
  };

  cpu7: cpu@700 {
   device_type = "cpu";
   compatible = "arm,cortex-a76";
   reg = <0x700>;
   enable-method = "psci";
   clock-frequency = <2171000000>;
   cpu-idle-states = <&cpu_sleep_b &cluster_sleep_b>;
   next-level-cache = <&l2_1>;
   performance-domains = <&performance 1>;
   capacity-dmips-mhz = <1024>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
    core2 {
     cpu = <&cpu2>;
    };
    core3 {
     cpu = <&cpu3>;
    };
    core4 {
     cpu = <&cpu4>;
    };
    core5 {
     cpu = <&cpu5>;
    };
    core6 {
     cpu = <&cpu6>;
    };
    core7 {
     cpu = <&cpu7>;
    };
   };
  };

  l2_0: l2-cache0 {
   compatible = "cache";
   next-level-cache = <&l3_0>;
  };

  l2_1: l2-cache1 {
   compatible = "cache";
   next-level-cache = <&l3_0>;
  };

  l3_0: l3-cache {
   compatible = "cache";
  };

  idle-states {
   entry-method = "psci";
   cpu_sleep_l: cpu-sleep-l {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x00010001>;
    local-timer-stop;
    entry-latency-us = <55>;
    exit-latency-us = <140>;
    min-residency-us = <780>;
   };
   cpu_sleep_b: cpu-sleep-b {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x00010001>;
    local-timer-stop;
    entry-latency-us = <35>;
    exit-latency-us = <145>;
    min-residency-us = <720>;
   };
   cluster_sleep_l: cluster-sleep-l {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010002>;
    local-timer-stop;
    entry-latency-us = <60>;
    exit-latency-us = <155>;
    min-residency-us = <860>;
   };
   cluster_sleep_b: cluster-sleep-b {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010002>;
    local-timer-stop;
    entry-latency-us = <40>;
    exit-latency-us = <155>;
    min-residency-us = <780>;
   };
  };
 };

 pmu-a55 {
  compatible = "arm,cortex-a55-pmu";
  interrupt-parent = <&gic>;
  interrupts = <1 7 4 &ppi_cluster0>;
 };

 pmu-a76 {
  compatible = "arm,cortex-a76-pmu";
  interrupt-parent = <&gic>;
  interrupts = <1 7 4 &ppi_cluster1>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 timer: timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13 4 0>,
        <1 14 4 0>,
        <1 11 4 0>,
        <1 10 4 0>;
  clock-frequency = <13000000>;
 };

 soc {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "simple-bus";
  ranges;

  performance: performance-controller@11bc10 {
   compatible = "mediatek,cpufreq-hw";
   reg = <0 0x0011bc10 0 0x120>, <0 0x0011bd30 0 0x120>;
   #performance-domain-cells = <1>;
  };

  gic: interrupt-controller@c000000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <4>;
   #redistributor-regions = <1>;
   interrupt-parent = <&gic>;
   interrupt-controller;
   reg = <0 0x0c000000 0 0x40000>,
         <0 0x0c040000 0 0x200000>;
   interrupts = <1 9 4 0>;

   ppi-partitions {
    ppi_cluster0: interrupt-partition-0 {
     affinity = <&cpu0 &cpu1 &cpu2 &cpu3>;
    };
    ppi_cluster1: interrupt-partition-1 {
     affinity = <&cpu4 &cpu5 &cpu6 &cpu7>;
    };
   };
  };

  pio: pinctrl@10005000 {
   compatible = "mediatek,mt8192-pinctrl";
   reg = <0 0x10005000 0 0x1000>,
         <0 0x11c20000 0 0x1000>,
         <0 0x11d10000 0 0x1000>,
         <0 0x11d30000 0 0x1000>,
         <0 0x11d40000 0 0x1000>,
         <0 0x11e20000 0 0x1000>,
         <0 0x11e70000 0 0x1000>,
         <0 0x11ea0000 0 0x1000>,
         <0 0x11f20000 0 0x1000>,
         <0 0x11f30000 0 0x1000>,
         <0 0x1000b000 0 0x1000>;
   reg-names = "iocfg0", "iocfg_rm", "iocfg_bm",
        "iocfg_bl", "iocfg_br", "iocfg_lm",
        "iocfg_lb", "iocfg_rt", "iocfg_lt",
        "iocfg_tl", "eint";
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pio 0 0 220>;
   interrupt-controller;
   interrupts = <0 212 4 0>;
   #interrupt-cells = <2>;
  };

  systimer: timer@10017000 {
   compatible = "mediatek,mt8192-timer",
         "mediatek,mt6765-timer";
   reg = <0 0x10017000 0 0x1000>;
   interrupts = <0 233 4 0>;
   clocks = <&clk26m>;
   clock-names = "clk13m";
  };

  uart0: serial@11002000 {
   compatible = "mediatek,mt8192-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11002000 0 0x1000>;
   interrupts = <0 109 4 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "baud", "bus";
   status = "disabled";
  };

  uart1: serial@11003000 {
   compatible = "mediatek,mt8192-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11003000 0 0x1000>;
   interrupts = <0 110 4 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "baud", "bus";
   status = "disabled";
  };

  spi0: spi@1100a000 {
   compatible = "mediatek,mt8192-spi",
         "mediatek,mt6765-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x1100a000 0 0x1000>;
   interrupts = <0 159 4 0>;
   clocks = <&clk26m>,
     <&clk26m>,
     <&clk26m>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  spi1: spi@11010000 {
   compatible = "mediatek,mt8192-spi",
         "mediatek,mt6765-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x11010000 0 0x1000>;
   interrupts = <0 160 4 0>;
   clocks = <&clk26m>,
     <&clk26m>,
     <&clk26m>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  spi2: spi@11012000 {
   compatible = "mediatek,mt8192-spi",
         "mediatek,mt6765-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x11012000 0 0x1000>;
   interrupts = <0 161 4 0>;
   clocks = <&clk26m>,
     <&clk26m>,
     <&clk26m>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  spi3: spi@11013000 {
   compatible = "mediatek,mt8192-spi",
         "mediatek,mt6765-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x11013000 0 0x1000>;
   interrupts = <0 162 4 0>;
   clocks = <&clk26m>,
     <&clk26m>,
     <&clk26m>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  spi4: spi@11018000 {
   compatible = "mediatek,mt8192-spi",
         "mediatek,mt6765-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x11018000 0 0x1000>;
   interrupts = <0 163 4 0>;
   clocks = <&clk26m>,
     <&clk26m>,
     <&clk26m>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  spi5: spi@11019000 {
   compatible = "mediatek,mt8192-spi",
         "mediatek,mt6765-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x11019000 0 0x1000>;
   interrupts = <0 164 4 0>;
   clocks = <&clk26m>,
     <&clk26m>,
     <&clk26m>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  spi6: spi@1101d000 {
   compatible = "mediatek,mt8192-spi",
         "mediatek,mt6765-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x1101d000 0 0x1000>;
   interrupts = <0 165 4 0>;
   clocks = <&clk26m>,
     <&clk26m>,
     <&clk26m>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  spi7: spi@1101e000 {
   compatible = "mediatek,mt8192-spi",
         "mediatek,mt6765-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x1101e000 0 0x1000>;
   interrupts = <0 166 4 0>;
   clocks = <&clk26m>,
     <&clk26m>,
     <&clk26m>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  nor_flash: spi@11234000 {
   compatible = "mediatek,mt8192-nor";
   reg = <0 0x11234000 0 0xe0>;
   interrupts = <0 431 4 0>;
   clocks = <&clk26m>,
     <&clk26m>,
     <&clk26m>;
   clock-names = "spi", "sf", "axi";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c3: i2c3@11cb0000 {
   compatible = "mediatek,mt8192-i2c";
   reg = <0 0x11cb0000 0 0x1000>,
         <0 0x10217300 0 0x80>;
   interrupts = <0 115 4 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c7: i2c7@11d00000 {
   compatible = "mediatek,mt8192-i2c";
   reg = <0 0x11d00000 0 0x1000>,
         <0 0x10217600 0 0x180>;
   interrupts = <0 119 4 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c8: i2c8@11d01000 {
   compatible = "mediatek,mt8192-i2c";
   reg = <0 0x11d01000 0 0x1000>,
         <0 0x10217780 0 0x180>;
   interrupts = <0 120 4 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c9: i2c9@11d02000 {
   compatible = "mediatek,mt8192-i2c";
   reg = <0 0x11d02000 0 0x1000>,
         <0 0x10217900 0 0x180>;
   interrupts = <0 121 4 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c1: i2c1@11d20000 {
   compatible = "mediatek,mt8192-i2c";
   reg = <0 0x11d20000 0 0x1000>,
         <0 0x10217100 0 0x80>;
   interrupts = <0 113 4 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c2: i2c2@11d21000 {
   compatible = "mediatek,mt8192-i2c";
   reg = <0 0x11d21000 0 0x1000>,
         <0 0x10217180 0 0x180>;
   interrupts = <0 114 4 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c4: i2c4@11d22000 {
   compatible = "mediatek,mt8192-i2c";
   reg = <0 0x11d22000 0 0x1000>,
         <0 0x10217380 0 0x180>;
   interrupts = <0 116 4 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c5: i2c5@11e00000 {
   compatible = "mediatek,mt8192-i2c";
   reg = <0 0x11e00000 0 0x1000>,
         <0 0x10217500 0 0x80>;
   interrupts = <0 117 4 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c0: i2c0@11f00000 {
   compatible = "mediatek,mt8192-i2c";
   reg = <0 0x11f00000 0 0x1000>,
         <0 0x10217080 0 0x80>;
   interrupts = <0 112 4 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c6: i2c6@11f01000 {
   compatible = "mediatek,mt8192-i2c";
   reg = <0 0x11f01000 0 0x1000>,
         <0 0x10217580 0 0x80>;
   interrupts = <0 118 4 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "main", "dma";
   clock-div = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };
 };
};
# 8 "arch/arm64/boot/dts/mediatek/mt8192-evb.dts" 2

/ {
 model = "MediaTek MT8192 evaluation board";
 compatible = "mediatek,mt8192-evb", "mediatek,mt8192";

 aliases {
  serial0 = &uart0;
 };

 chosen {
  stdout-path = "serial0:921600n8";
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x80000000>;
 };
};

&uart0 {
 status = "okay";
};
