$date
	Thu Nov 21 15:50:31 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! t_P5 $end
$var wire 1 " t_P6 $end
$var wire 1 # t_P8 $end
$var wire 1 $ t_P9 $end
$var integer 32 % cew_Error_Count [31:0] $end
$var integer 32 & cew_Test_Count [31:0] $end
$var reg 1 ' t_P1 $end
$var reg 1 ( t_P10 $end
$var reg 1 ) t_P11 $end
$var reg 1 * t_P12 $end
$var reg 1 + t_P13 $end
$var reg 1 , t_P14 $end
$var reg 1 - t_P2 $end
$var reg 1 . t_P3 $end
$var reg 1 / t_P4 $end
$var reg 1 0 t_P7 $end
$scope module cut $end
$var wire 1 1 P1 $end
$var wire 1 2 P10 $end
$var wire 1 3 P11 $end
$var wire 1 4 P12 $end
$var wire 1 5 P13 $end
$var wire 1 6 P14 $end
$var wire 1 7 P2 $end
$var wire 1 8 P3 $end
$var wire 1 9 P4 $end
$var wire 1 : P7 $end
$var reg 1 ; P5 $end
$var reg 1 < P6 $end
$var reg 1 = P8 $end
$var reg 1 > P9 $end
$upscope $end
$scope task clockTick1 $end
$upscope $end
$scope task clockTick2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x>
x=
0<
1;
0:
09
x8
x7
16
x5
x4
x3
x2
11
00
0/
x.
x-
1,
x+
x*
x)
x(
1'
b1 &
b0 %
x$
x#
0"
1!
$end
#1
1/
19
#2
1<
1"
0;
0!
0'
01
b11 &
#3
1'
11
#4
0=
0#
1>
1$
0(
02
1+
15
b101 &
#5
1(
12
#6
1=
1#
0>
0$
0+
05
b111 &
#7
1+
15
#8
0.
08
1-
17
b1001 &
#11
0<
0"
1;
1!
1.
18
#17
0.
08
#20
0)
03
1*
14
b1011 &
#23
0=
0#
1>
1$
1)
13
#29
0)
03
#32
0-
07
b1101 &
#35
1<
1"
0;
0!
1.
18
#41
0.
08
#44
0*
04
b1111 &
#47
1=
1#
0>
0$
1)
13
#53
0)
03
#56
b10000 &
#57
