
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 391271                       # Simulator instruction rate (inst/s)
host_mem_usage                              134379680                       # Number of bytes of host memory used
host_op_rate                                   460161                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8882.05                       # Real time elapsed on the host
host_tick_rate                              227641905                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3475284790                       # Number of instructions simulated
sim_ops                                    4087168242                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.021926                       # Number of seconds simulated
sim_ticks                                2021925971661                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   102                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2992021                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5984039                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 294266258                       # Number of branches fetched
system.switch_cpus.committedInsts          1475284789                       # Number of instructions committed
system.switch_cpus.committedOps            1743767530                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4848743336                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4848743336                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    505943970                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    475937739                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    228930173                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            50120278                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1573241329                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1573241329                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2264087453                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1269193146                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           350157878                       # Number of load instructions
system.switch_cpus.num_mem_refs             634046895                       # number of memory refs
system.switch_cpus.num_store_insts          283889017                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      56003452                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             56003452                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     37352965                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     18702580                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1047931766     60.10%     60.10% # Class of executed instruction
system.switch_cpus.op_class::IntMult         61684785      3.54%     63.63% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          104186      0.01%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus.op_class::MemRead        350157878     20.08%     83.72% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       283889017     16.28%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1743767632                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3296334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3178982                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6592668                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3178982                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2991916                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2378724                       # Transaction distribution
system.membus.trans_dist::CleanEvict           613297                       # Transaction distribution
system.membus.trans_dist::ReadExReq               102                       # Transaction distribution
system.membus.trans_dist::ReadExResp              102                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2991916                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4524644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4451413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8976057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8976057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    345198464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    342256512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    687454976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               687454976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2992018                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2992018    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2992018                       # Request fanout histogram
system.membus.reqLayer0.occupancy         13845871097                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13786172791                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        28134858680                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3296232                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5058504                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3803675                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             102                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3296232                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9889002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9889002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    764942592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              764942592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5565845                       # Total snoops (count)
system.tol2bus.snoopTraffic                 304476672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8862179                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.358713                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479623                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5683197     64.13%     64.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3178982     35.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8862179                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7219015596                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6872856390                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    193051392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         193051392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    152147072                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      152147072                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1508214                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1508214                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1188649                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1188649                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     95478961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             95478961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      75248587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            75248587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      75248587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     95478961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           170727548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2377298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2962375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000404620912                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       131856                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       131856                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            6138436                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2246032                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1508214                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1188649                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3016428                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2377298                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 54053                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           368116                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           176028                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           283512                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           521805                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           589015                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           410879                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            6512                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           32968                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          208978                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          364562                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           211640                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           176028                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           227906                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           426516                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           520942                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           358111                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            6508                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           32948                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          208298                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          208384                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.04                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 47705692060                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               14811875000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           103250223310                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16103.87                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34853.87                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2156458                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2130955                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                72.79                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.64                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3016428                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2377298                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1482169                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1480206                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                127130                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                127131                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                131849                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                131848                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                131856                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                131856                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                131856                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                131856                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                135424                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                136949                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                133381                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                133425                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                133425                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                131856                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                131856                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                131856                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                131856                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                131856                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1052242                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   324.771161                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   259.695395                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   229.004922                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         7153      0.68%      0.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       394918     37.53%     38.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       257319     24.45%     62.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       141358     13.43%     76.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        97916      9.31%     85.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        74348      7.07%     92.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        29921      2.84%     95.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        23019      2.19%     97.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        26290      2.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1052242                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       131856                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.466714                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.557805                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     6.380934                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11         1081      0.82%      0.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13         6955      5.27%      6.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15        10751      8.15%     14.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17         5491      4.16%     18.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        16652     12.63%     31.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        16423     12.46%     43.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        11673      8.85%     52.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        24530     18.60%     70.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        11201      8.49%     79.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         9235      7.00%     86.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         3151      2.39%     88.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         7138      5.41%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         2621      1.99%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37           71      0.05%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39         3121      2.37%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41         1493      1.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43          268      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::50-51            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       131856                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       131856                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.029373                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.019848                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.587091                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            4727      3.58%      3.58% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          120465     91.36%     94.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     94.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            6663      5.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       131856                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             189592000                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                3459392                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              152145984                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              193051392                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           152147072                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       93.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       75.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    95.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    75.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.32                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2021925644184                       # Total gap between requests
system.mem_ctrls0.avgGap                    749732.43                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    189592000                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    152145984                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 93768022.498000413179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 75248048.708238795400                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3016428                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2377298                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 103250223310                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 46131003039891                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34229.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  19404804.55                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   80.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1213928520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           645218310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4376962800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2381040360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    314314708980                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    511733435520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      994274395050                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       491.746191                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1327287142276                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 627122289385                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6299086500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3348040080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        16774394700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       10028366460                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    688893591930                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    196297967520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1081250547750                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       534.762678                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 504108248206                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1450301183455                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    189926912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         189926912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    152329600                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      152329600                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1483804                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1483804                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1190075                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1190075                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     93933663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             93933663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      75338861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            75338861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      75338861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     93933663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           169272524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2380150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2923132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000184959490                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       131864                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       131864                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            6079416                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2249390                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1483804                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1190075                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2967608                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2380150                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 44476                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           368526                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           175824                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           290985                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           502184                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           628225                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           354342                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           29304                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          209182                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          364560                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           208384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           172568                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           244184                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           462328                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           543923                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           302772                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           29286                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          208302                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          208384                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.48                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 49928634330                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               14615660000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           104737359330                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17080.53                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35830.53                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2107676                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2100366                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                72.10                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               88.25                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2967608                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2380150                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1462378                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1460754                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                126848                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                126848                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                131859                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                131859                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                131864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                131864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                131864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                131864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                136702                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                138043                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                133205                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                133996                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                133996                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                131864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                131864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                131864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                131864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                131864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1095221                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   309.899858                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   247.850563                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   220.885528                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        12197      1.11%      1.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       442766     40.43%     41.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       255685     23.35%     64.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       146121     13.34%     78.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        97234      8.88%     87.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        75725      6.91%     94.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        25918      2.37%     96.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        14964      1.37%     97.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        24611      2.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1095221                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       131864                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.167764                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.314028                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     6.189077                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9             55      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11         3200      2.43%      2.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13         5028      3.81%      6.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         5498      4.17%     10.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         8229      6.24%     16.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        16819     12.75%     29.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        19972     15.15%     44.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        26298     19.94%     64.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        12077      9.16%     73.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         9024      6.84%     80.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        11009      8.35%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         2177      1.65%     90.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         4441      3.37%     93.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         1645      1.25%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37         1530      1.16%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39         3287      2.49%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41         1526      1.16%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::46-47           49      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       131864                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       131864                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.049892                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.038845                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.633771                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            5017      3.80%      3.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          118540     89.90%     93.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     93.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            8306      6.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       131864                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             187080448                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                2846464                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              152328384                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              189926912                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           152329600                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       92.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       75.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    93.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    75.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.31                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2021925112092                       # Total gap between requests
system.mem_ctrls1.avgGap                    756176.74                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    187080448                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    152328384                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 92525864.261150240898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 75338259.726127922535                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2967608                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2380150                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 104737359330                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47946961714271                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35293.53                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  20144512.62                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   79.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1194079320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           634668210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4305748440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2327973840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    322879784910                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    504520023360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      995471378640                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       492.338193                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1308615281596                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 645794150065                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          6625798620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3521695485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        16565414040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       10096309980                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    668943655200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    213098384160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1078460358045                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       533.382712                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 547897169514                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1406512262147                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       304316                       # number of demand (read+write) hits
system.l2.demand_hits::total                   304316                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       304316                       # number of overall hits
system.l2.overall_hits::total                  304316                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2992018                       # number of demand (read+write) misses
system.l2.demand_misses::total                2992018                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2992018                       # number of overall misses
system.l2.overall_misses::total               2992018                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 255135697902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     255135697902                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 255135697902                       # number of overall miss cycles
system.l2.overall_miss_latency::total    255135697902                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3296334                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3296334                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3296334                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3296334                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.907680                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907680                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.907680                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907680                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 85272.113303                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85272.113303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85272.113303                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85272.113303                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2378724                       # number of writebacks
system.l2.writebacks::total                   2378724                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2992018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2992018                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2992018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2992018                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 229568191912                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 229568191912                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 229568191912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 229568191912                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.907680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907680                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.907680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907680                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76726.875277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76726.875277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76726.875277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76726.875277                       # average overall mshr miss latency
system.l2.replacements                        5565845                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2679780                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2679780                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2679780                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2679780                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       605158                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        605158                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 102                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      7770795                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7770795                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76184.264706                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76184.264706                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      6902118                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6902118                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67667.823529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67667.823529                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       304316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            304316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2991916                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2991916                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 255127927107                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 255127927107                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3296232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3296232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.907678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.907678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85272.423125                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85272.423125                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2991916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2991916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 229561289794                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 229561289794                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.907678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.907678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76727.184117                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76727.184117                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     5987785                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5566101                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.075759                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     121.049759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.002805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   134.947436                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.472851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.527138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 111048533                       # Number of tag accesses
system.l2.tags.data_accesses                111048533                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978074028339                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2021925971661                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099769                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1475284892                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3477384661                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099769                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1475284892                       # number of overall hits
system.cpu.icache.overall_hits::total      3477384661                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          788                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            788                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          788                       # number of overall misses
system.cpu.icache.overall_misses::total           788                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1475284892                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3477385449                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1475284892                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3477385449                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          164                       # number of writebacks
system.cpu.icache.writebacks::total               164                       # number of writebacks
system.cpu.icache.replacements                    164                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099769                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1475284892                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3477384661                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          788                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           788                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1475284892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3477385449                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.869142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3477385449                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               788                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4412925.696701                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.869142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      135618033299                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     135618033299                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    777007284                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    602709930                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1379717214                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    777007284                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    602709930                       # number of overall hits
system.cpu.dcache.overall_hits::total      1379717214                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7219219                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3296232                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10515451                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7219219                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3296232                       # number of overall misses
system.cpu.dcache.overall_misses::total      10515451                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 264665899302                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 264665899302                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 264665899302                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 264665899302                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    784226503                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    606006162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1390232665                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    784226503                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    606006162                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1390232665                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009206                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005439                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007564                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009206                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005439                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007564                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80293.468209                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25169.238990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80293.468209                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25169.238990                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9171639                       # number of writebacks
system.cpu.dcache.writebacks::total           9171639                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3296232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3296232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3296232                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3296232                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 261916841814                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 261916841814                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 261916841814                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 261916841814                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005439                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002371                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005439                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002371                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79459.468209                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79459.468209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79459.468209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79459.468209                       # average overall mshr miss latency
system.cpu.dcache.replacements               10515425                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    419518502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    333824132                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       753342634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3685236                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3296130                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6981366                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 264657915837                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 264657915837                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    423203738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    337120262                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    760324000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009182                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 80293.530849                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37909.187949                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3296130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3296130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 261908943417                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 261908943417                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009777                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79459.530849                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79459.530849                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357488782                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    268885798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      626374580                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3533983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3534085                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7983465                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7983465                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361022765                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    268885900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    629908665                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005610                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78269.264706                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.258991                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7898397                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7898397                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77435.264706                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77435.264706                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18661761                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     15003014                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33664775                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          102                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          230                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      7571052                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      7571052                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18661889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     15003116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33665005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        74226                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 32917.617391                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          102                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          102                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      7485984                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      7485984                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        73392                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        73392                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18661888                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     15003117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33665005                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18661888                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     15003117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33665005                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1457562675                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10515681                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            138.608491                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.904220                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   132.095322                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.484001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.515997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       46652521281                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      46652521281                       # Number of data accesses

---------- End Simulation Statistics   ----------
