#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Fri Nov 22 15:05:54 2019
# Process ID: 21878
# Current directory: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr
# Command line: vivado
# Log file: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/vivado.log
# Journal file: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
export_ip_user_files -of_objects  [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/Downloads/ds_image.coe] -no_script -reset -force -quiet
remove_files  /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/Downloads/ds_image.coe
export_ip_user_files -of_objects  [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/Downloads/ds_color_map.coe] -no_script -reset -force -quiet
remove_files  /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/Downloads/ds_color_map.coe
generate_target all [get_files  /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom/image_rom.xci]
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
export_ip_user_files -of_objects  [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom/image_rom.xci] -no_script -reset -force -quiet
remove_files  -fileset image_rom /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom/image_rom.xci
export_ip_user_files -of_objects  [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map/image_rom_map.xci] -no_script -reset -force -quiet
remove_files  -fileset image_rom_map /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map/image_rom_map.xci
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name image_rom
set_property -dict [list CONFIG.Component_Name {image_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Port_A_Write_Rate {0}] [get_ips image_rom]
generate_target {instantiation_template} [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci]
catch { config_ip_cache -export [get_ips -all image_rom] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci]
launch_runs -jobs 4 image_rom_synth_1
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci] -directory /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {55748} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/image.coe}] [get_ips image_rom]
generate_target all [get_files  /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci]
catch { config_ip_cache -export [get_ips -all image_rom] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci] -no_script -sync -force -quiet
reset_run image_rom_synth_1
launch_runs -jobs 4 image_rom_synth_1
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci] -directory /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name image_rom_map
set_property -dict [list CONFIG.Component_Name {image_rom_map} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {55748} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/color_red.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips image_rom_map]
generate_target {instantiation_template} [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map.xci]
generate_target all [get_files  /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map.xci]
catch { config_ip_cache -export [get_ips -all image_rom_map] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map.xci]
launch_runs -jobs 4 image_rom_map_synth_1
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map.xci] -directory /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
