http://dx.doi.org/10.1109/TVLSI.2016.2574642 || Systematic Methodology for the Quantitative Analysis of Pipeline-Register Reliability.
http://dx.doi.org/10.1049/iet-cdt.2016.0024 || Automatic management of Software Programmable Memories in Many-core Architectures.
http://dx.doi.org/10.1109/ASAP.2016.7760774 || Efficient pointer management of stack data for software managed multicores.
http://dx.doi.org/10.1109/ASAP.2016.7760786 || gemV: A validated toolset for the early exploration of system reliability.
http://doi.acm.org/10.1145/2968456.2974012 || Time in cyber-physical systems.
http://doi.acm.org/10.1145/2897937.2898054 || nZDC: a compiler technique for near zero silent data corruption.
http://doi.acm.org/10.1145/2996913.2996942 || Unsupervised annotated city traffic map generation.
http://doi.acm.org/10.1145/2966986.2967075 || Splitting functions in code management on scratchpad memories.
http://dx.doi.org/10.1109/INFOCOM.2016.7524393 || UrbanEye: An outdoor localization system for public transport.
http://doi.acm.org/10.1145/2989081.2989122 || Languages Must Expose Memory Heterogeneity.
http://dx.doi.org/10.1109/VLSID.2016.70 || Software Coherence Management on Non-coherent Cache Multi-cores.
http://doi.acm.org/10.1145/2738039 || Efficient Code Assignment Techniques for Local Memory on Software Managed Multicores.
http://doi.acm.org/10.1145/2638558 || A Software Scheme for Multithreading on CGRAs.
http://dx.doi.org/10.1109/CASES.2015.7324546 || Optimization of multi-channel BCH error decoding for common cases.
http://doi.acm.org/10.1145/2744769.2744846 || Guidelines to design parity protected write-back L1 data cache.
http://dl.acm.org/citation.cfm?id=2755780 || Path selection based acceleration of conditionals in CGRAs.
http://dl.acm.org/citation.cfm?id=2755922 || Enabling multi-threaded applications on hybrid shared memory manycore architectures.
http://dx.doi.org/10.1109/ReConFig.2015.7393352 || Towards a reconfigurable distributed testbed to enable advanced research and development of timing and synchronization in cyber-physical systems.
http://dx.doi.org/10.1109/RTAS.2015.7108455 || A predictable and command-level priority-based DRAM controller for mixed-criticality systems.
http://dx.doi.org/10.1109/TPDS.2013.14 || UnSync-CMP: Multicore CMP Architecture for Energy-Efficient Soft-Error Reliability.
http://doi.acm.org/10.1145/2656106.2656122 || Construction of GCCFG for inter-procedural optimizations in Software Managed Manycore (SMM) architectures.
http://doi.acm.org/10.1145/2593069.2593100 || Branch-Aware Loop Mapping on CGRAs.
http://doi.acm.org/10.1145/2593069.2593195 || Quantitative Analysis of Control Flow Checking Mechanisms for Soft Errors.
http://dx.doi.org/10.1109/RTAS.2014.6926001 || WCET-aware dynamic code management on scratchpads for Software-Managed Multicores.
http://doi.acm.org/10.1145/2501626.2501632 || A software-only scheme for managing heap data on limited local memory(LLM) multicore processors.
http://doi.acm.org/10.1145/2514641.2514648 || Memory performance estimation of CUDA programs.
http://doi.acm.org/10.1145/2536747.2536760 || Software-based register file vulnerability reduction for embedded processors.
http://doi.acm.org/10.1145/2505012 || Enabling energy efficient reliability in embedded systems through smart cache cleaning.
http://dx.doi.org/10.1109/CODES-ISSS.2013.6658998 || CMSM: An efficient and effective Code Management for Software Managed Multicores.
http://doi.acm.org/10.1145/2463209.2488756 || REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs).
