[03/17 14:11:02      0s] 
[03/17 14:11:02      0s] Cadence Innovus(TM) Implementation System.
[03/17 14:11:02      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/17 14:11:02      0s] 
[03/17 14:11:02      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/17 14:11:02      0s] Options:	
[03/17 14:11:02      0s] Date:		Fri Mar 17 14:11:02 2023
[03/17 14:11:02      0s] Host:		ieng6-ece-17.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/17 14:11:02      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/17 14:11:02      0s] 
[03/17 14:11:02      0s] License:
[03/17 14:11:02      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/17 14:11:02      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/17 14:11:19     14s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/17 14:11:19     14s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/17 14:11:19     14s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/17 14:11:19     14s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/17 14:11:19     14s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/17 14:11:19     14s] @(#)CDS: CPE v19.17-s044
[03/17 14:11:19     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/17 14:11:19     14s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/17 14:11:19     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/17 14:11:19     14s] @(#)CDS: RCDB 11.14.18
[03/17 14:11:19     14s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/17 14:11:19     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_15304_ieng6-ece-17.ucsd.edu_helong_US2WCA.

[03/17 14:11:19     14s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/17 14:11:20     15s] 
[03/17 14:11:20     15s] **INFO:  MMMC transition support version v31-84 
[03/17 14:11:20     15s] 
[03/17 14:11:20     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/17 14:11:20     15s] <CMD> suppressMessage ENCEXT-2799
[03/17 14:11:20     15s] <CMD> win
[03/17 14:12:12     23s] <CMD> set init_pwr_net VDD
[03/17 14:12:12     23s] <CMD> set init_gnd_net VSS
[03/17 14:12:12     23s] <CMD> set init_verilog ./netlist/fullchip.out.v
[03/17 14:12:12     23s] <CMD> set init_design_netlisttype Verilog
[03/17 14:12:12     23s] <CMD> set init_design_settop 1
[03/17 14:12:12     23s] <CMD> set init_top_cell fullchip
[03/17 14:12:12     23s] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/17 14:12:12     23s] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/17 14:12:12     23s] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/17 14:12:12     23s] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/17 14:12:12     23s] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/17 14:12:12     23s] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/17 14:12:12     23s] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/17 14:12:12     23s] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/17 14:12:12     23s] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/17 14:12:12     23s] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/17 14:12:12     23s] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/17 14:12:12     23s] 
[03/17 14:12:12     23s] Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/17 14:12:12     23s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/17 14:12:12     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/17 14:12:12     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/17 14:12:12     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/17 14:12:12     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/17 14:12:12     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/17 14:12:12     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/17 14:12:12     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/17 14:12:12     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/17 14:12:12     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/17 14:12:12     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/17 14:12:12     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/17 14:12:12     23s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/17 14:12:12     23s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/17 14:12:12     23s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/17 14:12:12     23s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/17 14:12:12     23s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/17 14:12:12     23s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/17 14:12:12     23s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/17 14:12:12     23s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/17 14:12:12     23s] The LEF parser will ignore this statement.
[03/17 14:12:12     23s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/17 14:12:12     23s] Set DBUPerIGU to M2 pitch 400.
[03/17 14:12:12     23s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/17 14:12:12     23s] Type 'man IMPLF-200' for more detail.
[03/17 14:12:12     23s] 
[03/17 14:12:12     23s] viaInitial starts at Fri Mar 17 14:12:12 2023
viaInitial ends at Fri Mar 17 14:12:12 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/17 14:12:12     23s] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/17 14:12:14     24s] Read 811 cells in library 'tcbn65gpluswc' 
[03/17 14:12:14     24s] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/17 14:12:15     25s] Read 811 cells in library 'tcbn65gplusbc' 
[03/17 14:12:15     25s] Ending "PreSetAnalysisView" (total cpu=0:00:02.6, real=0:00:03.0, peak res=605.6M, current mem=517.4M)
[03/17 14:12:15     25s] *** End library_loading (cpu=0.04min, real=0.05min, mem=29.0M, fe_cpu=0.43min, fe_real=1.22min, fe_mem=743.6M) ***
[03/17 14:12:15     25s] #% Begin Load netlist data ... (date=03/17 14:12:15, mem=517.4M)
[03/17 14:12:15     25s] *** Begin netlist parsing (mem=743.6M) ***
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/17 14:12:15     25s] Type 'man IMPVL-159' for more detail.
[03/17 14:12:15     25s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/17 14:12:15     25s] To increase the message display limit, refer to the product command reference manual.
[03/17 14:12:15     25s] Created 811 new cells from 2 timing libraries.
[03/17 14:12:15     25s] Reading netlist ...
[03/17 14:12:15     25s] Backslashed names will retain backslash and a trailing blank character.
[03/17 14:12:15     26s] Reading verilog netlist './netlist/fullchip.out.v'
[03/17 14:12:15     26s] **WARN: (IMPVL-346):	Module 'fifo_nodirectout' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[03/17 14:12:15     26s] Type 'man IMPVL-346' for more detail.
[03/17 14:12:15     26s] Undeclared bus in in module fifo_nodirectout ... created as [127:0].
[03/17 14:12:15     26s] Undeclared bus out in module fifo_nodirectout ... created as [127:0].
[03/17 14:12:15     26s] **WARN: (IMPVL-346):	Module 'asyn_fifo_128bit' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[03/17 14:12:15     26s] Type 'man IMPVL-346' for more detail.
[03/17 14:12:15     26s] Undeclared bus wr_data in module asyn_fifo_128bit ... created as [127:0].
[03/17 14:12:15     26s] Undeclared bus rd_data in module asyn_fifo_128bit ... created as [127:0].
[03/17 14:12:15     26s] **WARN: (IMPVL-346):	Module 'asyn_fifo' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[03/17 14:12:15     26s] Type 'man IMPVL-346' for more detail.
[03/17 14:12:15     26s] Undeclared bus wr_data in module asyn_fifo ... created as [19:0].
[03/17 14:12:15     26s] Undeclared bus rd_data in module asyn_fifo ... created as [19:0].
[03/17 14:12:15     26s] **WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.out.v', check line 10732 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/17 14:12:15     26s] Type 'man IMPVL-209' for more detail.
[03/17 14:12:15     26s] **WARN: (IMPVL-360):	Number of nets (20) less than bus (in) pin number (128).  The extra upper bus bits will be floating.
[03/17 14:12:15     26s] **WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.out.v', check line 10733 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/17 14:12:15     26s] Type 'man IMPVL-209' for more detail.
[03/17 14:12:15     26s] **WARN: (IMPVL-360):	Number of nets (20) less than bus (out) pin number (128).  The extra upper bus bits will be floating.
[03/17 14:12:15     26s] **WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.out.v', check line 10741 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/17 14:12:15     26s] Type 'man IMPVL-209' for more detail.
[03/17 14:12:15     26s] **WARN: (IMPVL-360):	Number of nets (20) less than bus (in) pin number (128).  The extra upper bus bits will be floating.
[03/17 14:12:15     26s] **WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.out.v', check line 10742 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/17 14:12:15     26s] Type 'man IMPVL-209' for more detail.
[03/17 14:12:15     26s] **WARN: (IMPVL-360):	Number of nets (20) less than bus (out) pin number (128).  The extra upper bus bits will be floating.
[03/17 14:12:15     26s] 
[03/17 14:12:15     26s] *** Memory Usage v#1 (Current mem = 765.559M, initial mem = 283.785M) ***
[03/17 14:12:15     26s] *** End netlist parsing (cpu=0:00:00.5, real=0:00:00.0, mem=765.6M) ***
[03/17 14:12:15     26s] #% End Load netlist data ... (date=03/17 14:12:15, total cpu=0:00:00.5, real=0:00:00.0, peak res=553.2M, current mem=553.2M)
[03/17 14:12:15     26s] Set top cell to fullchip.
[03/17 14:12:16     26s] Hooked 1622 DB cells to tlib cells.
[03/17 14:12:16     26s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=579.0M, current mem=579.0M)
[03/17 14:12:16     26s] **WARN: (IMPDB-2504):	Cell 'asyn_fifo' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[03/17 14:12:16     26s] Type 'man IMPDB-2504' for more detail.
[03/17 14:12:16     26s] **WARN: (IMPDB-2504):	Cell 'asyn_fifo_128bit' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[03/17 14:12:16     26s] Type 'man IMPDB-2504' for more detail.
[03/17 14:12:16     26s] **WARN: (IMPDB-2504):	Cell 'fifo_nodirectout' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[03/17 14:12:16     26s] Type 'man IMPDB-2504' for more detail.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[127]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[127]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[126]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[126]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[125]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[125]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[124]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[124]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[123]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[123]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[122]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[122]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[121]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[121]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[120]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[120]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[119]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[119]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[118]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[118]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[117]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[117]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[116]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[116]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[115]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[115]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[114]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[114]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[113]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[113]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[112]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[112]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[111]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[111]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[110]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[110]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[109]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[109]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[108]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[108]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[107]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[107]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[106]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[106]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[105]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[105]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[104]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[104]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[103]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[103]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[102]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[102]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[101]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[101]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[100]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[100]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[99]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[99]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[98]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[98]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[97]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[97]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[96]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[96]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[95]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[95]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[94]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[94]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[93]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[93]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[92]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[92]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[91]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[91]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[90]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[90]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[89]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[89]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[88]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[88]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[87]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[87]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[86]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[86]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[85]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[85]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[84]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[84]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[83]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[83]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[82]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[82]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[81]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[81]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[80]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[80]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[79]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[79]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[78]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[78]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[77]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[77]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[76]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[76]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[75]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[75]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[74]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[74]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[73]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[73]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[72]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[72]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[71]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[71]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[70]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[70]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[69]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[69]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[68]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[68]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[67]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[67]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[66]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[66]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[65]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[65]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[64]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[64]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[63]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[63]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[62]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[62]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[61]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[61]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[60]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[60]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[59]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[59]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[58]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[58]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[57]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[57]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[56]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[56]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[55]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[55]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[54]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[54]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[53]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[53]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[52]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[52]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[51]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[51]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[50]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[50]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[49]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[49]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[48]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[48]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[47]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[47]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[46]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[46]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[45]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[45]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[44]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[44]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[43]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[43]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[42]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[42]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[41]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[41]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[40]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[40]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[39]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[39]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[38]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[38]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[37]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[37]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[36]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[36]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[35]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[35]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[34]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[34]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[33]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[33]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[32]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[32]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[31]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[31]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[30]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[30]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[29]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[29]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[28]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[28]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[27]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[27]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[26]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[26]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[25]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[25]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[24]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[24]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[23]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[23]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[22]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[22]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[21]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[21]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[20]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[20]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[19]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[19]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[18]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[18]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[17]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[17]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[16]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[16]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[15]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[15]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[14]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[14]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[13]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[13]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[12]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[12]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[11]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[11]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[10]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[10]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[9]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[9]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[8]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[8]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[7]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[7]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[6]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[6]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[5]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[5]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[4]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[4]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[3]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[3]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[2]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[2]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[1]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[1]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[0]' of cell 'asyn_fifo_128bit' as output for net 'out1_final[0]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[127]' of cell 'fifo_nodirectout' as output for net 'out0_final[127]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[126]' of cell 'fifo_nodirectout' as output for net 'out0_final[126]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[125]' of cell 'fifo_nodirectout' as output for net 'out0_final[125]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[124]' of cell 'fifo_nodirectout' as output for net 'out0_final[124]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[123]' of cell 'fifo_nodirectout' as output for net 'out0_final[123]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[122]' of cell 'fifo_nodirectout' as output for net 'out0_final[122]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[121]' of cell 'fifo_nodirectout' as output for net 'out0_final[121]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[120]' of cell 'fifo_nodirectout' as output for net 'out0_final[120]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[119]' of cell 'fifo_nodirectout' as output for net 'out0_final[119]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[118]' of cell 'fifo_nodirectout' as output for net 'out0_final[118]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[117]' of cell 'fifo_nodirectout' as output for net 'out0_final[117]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[116]' of cell 'fifo_nodirectout' as output for net 'out0_final[116]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[115]' of cell 'fifo_nodirectout' as output for net 'out0_final[115]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[114]' of cell 'fifo_nodirectout' as output for net 'out0_final[114]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[113]' of cell 'fifo_nodirectout' as output for net 'out0_final[113]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[112]' of cell 'fifo_nodirectout' as output for net 'out0_final[112]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[111]' of cell 'fifo_nodirectout' as output for net 'out0_final[111]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[110]' of cell 'fifo_nodirectout' as output for net 'out0_final[110]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[109]' of cell 'fifo_nodirectout' as output for net 'out0_final[109]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[108]' of cell 'fifo_nodirectout' as output for net 'out0_final[108]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[107]' of cell 'fifo_nodirectout' as output for net 'out0_final[107]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[106]' of cell 'fifo_nodirectout' as output for net 'out0_final[106]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[105]' of cell 'fifo_nodirectout' as output for net 'out0_final[105]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[104]' of cell 'fifo_nodirectout' as output for net 'out0_final[104]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[103]' of cell 'fifo_nodirectout' as output for net 'out0_final[103]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[102]' of cell 'fifo_nodirectout' as output for net 'out0_final[102]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[101]' of cell 'fifo_nodirectout' as output for net 'out0_final[101]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[100]' of cell 'fifo_nodirectout' as output for net 'out0_final[100]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[99]' of cell 'fifo_nodirectout' as output for net 'out0_final[99]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[98]' of cell 'fifo_nodirectout' as output for net 'out0_final[98]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[97]' of cell 'fifo_nodirectout' as output for net 'out0_final[97]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[96]' of cell 'fifo_nodirectout' as output for net 'out0_final[96]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[95]' of cell 'fifo_nodirectout' as output for net 'out0_final[95]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[94]' of cell 'fifo_nodirectout' as output for net 'out0_final[94]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[93]' of cell 'fifo_nodirectout' as output for net 'out0_final[93]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[92]' of cell 'fifo_nodirectout' as output for net 'out0_final[92]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[91]' of cell 'fifo_nodirectout' as output for net 'out0_final[91]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[90]' of cell 'fifo_nodirectout' as output for net 'out0_final[90]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[89]' of cell 'fifo_nodirectout' as output for net 'out0_final[89]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[88]' of cell 'fifo_nodirectout' as output for net 'out0_final[88]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[87]' of cell 'fifo_nodirectout' as output for net 'out0_final[87]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[86]' of cell 'fifo_nodirectout' as output for net 'out0_final[86]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[85]' of cell 'fifo_nodirectout' as output for net 'out0_final[85]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[84]' of cell 'fifo_nodirectout' as output for net 'out0_final[84]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[83]' of cell 'fifo_nodirectout' as output for net 'out0_final[83]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[82]' of cell 'fifo_nodirectout' as output for net 'out0_final[82]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[81]' of cell 'fifo_nodirectout' as output for net 'out0_final[81]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[80]' of cell 'fifo_nodirectout' as output for net 'out0_final[80]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[79]' of cell 'fifo_nodirectout' as output for net 'out0_final[79]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[78]' of cell 'fifo_nodirectout' as output for net 'out0_final[78]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[77]' of cell 'fifo_nodirectout' as output for net 'out0_final[77]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[76]' of cell 'fifo_nodirectout' as output for net 'out0_final[76]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[75]' of cell 'fifo_nodirectout' as output for net 'out0_final[75]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[74]' of cell 'fifo_nodirectout' as output for net 'out0_final[74]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[73]' of cell 'fifo_nodirectout' as output for net 'out0_final[73]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[72]' of cell 'fifo_nodirectout' as output for net 'out0_final[72]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[71]' of cell 'fifo_nodirectout' as output for net 'out0_final[71]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[70]' of cell 'fifo_nodirectout' as output for net 'out0_final[70]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[69]' of cell 'fifo_nodirectout' as output for net 'out0_final[69]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[68]' of cell 'fifo_nodirectout' as output for net 'out0_final[68]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[67]' of cell 'fifo_nodirectout' as output for net 'out0_final[67]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[66]' of cell 'fifo_nodirectout' as output for net 'out0_final[66]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[65]' of cell 'fifo_nodirectout' as output for net 'out0_final[65]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[64]' of cell 'fifo_nodirectout' as output for net 'out0_final[64]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[63]' of cell 'fifo_nodirectout' as output for net 'out0_final[63]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[62]' of cell 'fifo_nodirectout' as output for net 'out0_final[62]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[61]' of cell 'fifo_nodirectout' as output for net 'out0_final[61]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[60]' of cell 'fifo_nodirectout' as output for net 'out0_final[60]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[59]' of cell 'fifo_nodirectout' as output for net 'out0_final[59]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[58]' of cell 'fifo_nodirectout' as output for net 'out0_final[58]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[57]' of cell 'fifo_nodirectout' as output for net 'out0_final[57]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[56]' of cell 'fifo_nodirectout' as output for net 'out0_final[56]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[55]' of cell 'fifo_nodirectout' as output for net 'out0_final[55]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[54]' of cell 'fifo_nodirectout' as output for net 'out0_final[54]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[53]' of cell 'fifo_nodirectout' as output for net 'out0_final[53]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[52]' of cell 'fifo_nodirectout' as output for net 'out0_final[52]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[51]' of cell 'fifo_nodirectout' as output for net 'out0_final[51]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[50]' of cell 'fifo_nodirectout' as output for net 'out0_final[50]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[49]' of cell 'fifo_nodirectout' as output for net 'out0_final[49]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[48]' of cell 'fifo_nodirectout' as output for net 'out0_final[48]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[47]' of cell 'fifo_nodirectout' as output for net 'out0_final[47]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[46]' of cell 'fifo_nodirectout' as output for net 'out0_final[46]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[45]' of cell 'fifo_nodirectout' as output for net 'out0_final[45]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[44]' of cell 'fifo_nodirectout' as output for net 'out0_final[44]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[43]' of cell 'fifo_nodirectout' as output for net 'out0_final[43]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[42]' of cell 'fifo_nodirectout' as output for net 'out0_final[42]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[41]' of cell 'fifo_nodirectout' as output for net 'out0_final[41]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[40]' of cell 'fifo_nodirectout' as output for net 'out0_final[40]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[39]' of cell 'fifo_nodirectout' as output for net 'out0_final[39]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[38]' of cell 'fifo_nodirectout' as output for net 'out0_final[38]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[37]' of cell 'fifo_nodirectout' as output for net 'out0_final[37]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[36]' of cell 'fifo_nodirectout' as output for net 'out0_final[36]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[35]' of cell 'fifo_nodirectout' as output for net 'out0_final[35]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[34]' of cell 'fifo_nodirectout' as output for net 'out0_final[34]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[33]' of cell 'fifo_nodirectout' as output for net 'out0_final[33]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[32]' of cell 'fifo_nodirectout' as output for net 'out0_final[32]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[31]' of cell 'fifo_nodirectout' as output for net 'out0_final[31]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[30]' of cell 'fifo_nodirectout' as output for net 'out0_final[30]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[29]' of cell 'fifo_nodirectout' as output for net 'out0_final[29]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[28]' of cell 'fifo_nodirectout' as output for net 'out0_final[28]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[27]' of cell 'fifo_nodirectout' as output for net 'out0_final[27]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[26]' of cell 'fifo_nodirectout' as output for net 'out0_final[26]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[25]' of cell 'fifo_nodirectout' as output for net 'out0_final[25]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[24]' of cell 'fifo_nodirectout' as output for net 'out0_final[24]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[23]' of cell 'fifo_nodirectout' as output for net 'out0_final[23]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[22]' of cell 'fifo_nodirectout' as output for net 'out0_final[22]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[21]' of cell 'fifo_nodirectout' as output for net 'out0_final[21]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[20]' of cell 'fifo_nodirectout' as output for net 'out0_final[20]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[19]' of cell 'fifo_nodirectout' as output for net 'out0_final[19]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[18]' of cell 'fifo_nodirectout' as output for net 'out0_final[18]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[17]' of cell 'fifo_nodirectout' as output for net 'out0_final[17]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[16]' of cell 'fifo_nodirectout' as output for net 'out0_final[16]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[15]' of cell 'fifo_nodirectout' as output for net 'out0_final[15]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[14]' of cell 'fifo_nodirectout' as output for net 'out0_final[14]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[13]' of cell 'fifo_nodirectout' as output for net 'out0_final[13]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[12]' of cell 'fifo_nodirectout' as output for net 'out0_final[12]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[11]' of cell 'fifo_nodirectout' as output for net 'out0_final[11]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[10]' of cell 'fifo_nodirectout' as output for net 'out0_final[10]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[9]' of cell 'fifo_nodirectout' as output for net 'out0_final[9]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[8]' of cell 'fifo_nodirectout' as output for net 'out0_final[8]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[7]' of cell 'fifo_nodirectout' as output for net 'out0_final[7]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[6]' of cell 'fifo_nodirectout' as output for net 'out0_final[6]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[5]' of cell 'fifo_nodirectout' as output for net 'out0_final[5]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[4]' of cell 'fifo_nodirectout' as output for net 'out0_final[4]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[3]' of cell 'fifo_nodirectout' as output for net 'out0_final[3]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[2]' of cell 'fifo_nodirectout' as output for net 'out0_final[2]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[1]' of cell 'fifo_nodirectout' as output for net 'out0_final[1]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'out[0]' of cell 'fifo_nodirectout' as output for net 'out0_final[0]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'o_full' of cell 'fifo_nodirectout' as output for net 'o_full_final' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'full' of cell 'asyn_fifo_128bit' as output for net 'full_final' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'fifo_nodirectout' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'o_empty' of cell 'fifo_nodirectout' as output for net 'empty0_final' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo_128bit' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'empty' of cell 'asyn_fifo_128bit' as output for net 'empty1_final' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[19]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[19]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[18]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[18]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[17]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[17]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[16]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[16]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[15]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[15]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[14]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[14]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[13]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[13]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[12]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[12]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[11]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[11]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[10]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[10]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[9]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[9]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[8]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[8]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[7]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[7]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[6]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[6]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[5]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[5]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[4]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[4]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[3]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[3]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[2]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[2]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[1]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[1]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'rd_data[0]' of cell 'asyn_fifo' as output for net 'sum_out1_to0[0]' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'empty' of cell 'asyn_fifo' as output for net 'afifo_empty1' in module 'fullchip'.
[03/17 14:12:16     26s] Cell 'asyn_fifo' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'full' of cell 'asyn_fifo' as output for net 'full0' in module 'fullchip'.
[03/17 14:12:16     26s] 3 empty module found.
[03/17 14:12:16     26s] Starting recursive module instantiation check.
[03/17 14:12:16     26s] No recursion found.
[03/17 14:12:16     26s] Term dir updated for 0 vinsts of 3 cells.
[03/17 14:12:16     26s] Building hierarchical netlist for Cell fullchip ...
[03/17 14:12:16     27s] *** Netlist is unique.
[03/17 14:12:16     27s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/17 14:12:16     27s] ** info: there are 1661 modules.
[03/17 14:12:16     27s] ** info: there are 59116 stdCell insts.
[03/17 14:12:16     27s] 
[03/17 14:12:16     27s] *** Memory Usage v#1 (Current mem = 850.484M, initial mem = 283.785M) ***
[03/17 14:12:16     27s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/17 14:12:16     27s] Type 'man IMPFP-3961' for more detail.
[03/17 14:12:16     27s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/17 14:12:16     27s] Type 'man IMPFP-3961' for more detail.
[03/17 14:12:16     27s] Set Default Net Delay as 1000 ps.
[03/17 14:12:16     27s] Set Default Net Load as 0.5 pF. 
[03/17 14:12:16     27s] Set Default Input Pin Transition as 0.1 ps.
[03/17 14:12:17     27s] Extraction setup Started 
[03/17 14:12:17     27s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/17 14:12:17     27s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/17 14:12:17     27s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 14:12:17     27s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 14:12:17     27s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/17 14:12:17     27s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/17 14:12:17     27s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/17 14:12:17     27s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 14:12:17     27s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/17 14:12:17     27s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/17 14:12:17     27s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/17 14:12:17     27s] Importing multi-corner RC tables ... 
[03/17 14:12:17     27s] Summary of Active RC-Corners : 
[03/17 14:12:17     27s]  
[03/17 14:12:17     27s]  Analysis View: WC_VIEW
[03/17 14:12:17     27s]     RC-Corner Name        : Cmax
[03/17 14:12:17     27s]     RC-Corner Index       : 0
[03/17 14:12:17     27s]     RC-Corner Temperature : 125 Celsius
[03/17 14:12:17     27s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/17 14:12:17     27s]     RC-Corner PreRoute Res Factor         : 1
[03/17 14:12:17     27s]     RC-Corner PreRoute Cap Factor         : 1
[03/17 14:12:17     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/17 14:12:17     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/17 14:12:17     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/17 14:12:17     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/17 14:12:17     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/17 14:12:17     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/17 14:12:17     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/17 14:12:17     27s]  
[03/17 14:12:17     27s]  Analysis View: BC_VIEW
[03/17 14:12:17     27s]     RC-Corner Name        : Cmin
[03/17 14:12:17     27s]     RC-Corner Index       : 1
[03/17 14:12:17     27s]     RC-Corner Temperature : -40 Celsius
[03/17 14:12:17     27s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/17 14:12:17     27s]     RC-Corner PreRoute Res Factor         : 1
[03/17 14:12:17     27s]     RC-Corner PreRoute Cap Factor         : 1
[03/17 14:12:17     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/17 14:12:17     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/17 14:12:17     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/17 14:12:17     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/17 14:12:17     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/17 14:12:17     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/17 14:12:17     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/17 14:12:17     27s] LayerId::1 widthSet size::4
[03/17 14:12:17     27s] LayerId::2 widthSet size::4
[03/17 14:12:17     27s] LayerId::3 widthSet size::4
[03/17 14:12:17     27s] LayerId::4 widthSet size::4
[03/17 14:12:17     27s] LayerId::5 widthSet size::4
[03/17 14:12:17     27s] LayerId::6 widthSet size::4
[03/17 14:12:17     27s] LayerId::7 widthSet size::4
[03/17 14:12:17     27s] LayerId::8 widthSet size::4
[03/17 14:12:17     27s] Updating RC grid for preRoute extraction ...
[03/17 14:12:17     27s] Initializing multi-corner capacitance tables ... 
[03/17 14:12:17     27s] Initializing multi-corner resistance tables ...
[03/17 14:12:17     27s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[03/17 14:12:17     27s] *Info: initialize multi-corner CTS.
[03/17 14:12:17     27s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=787.7M, current mem=608.9M)
[03/17 14:12:17     27s] Reading timing constraints file './constraints/fullchip.sdc' ...
[03/17 14:12:17     27s] Current (total cpu=0:00:27.8, real=0:01:15, peak res=799.8M, current mem=799.8M)
[03/17 14:12:17     27s] **WARN: (TCLCMD-1065):	The clock waveform(s) 'clk0',  previously defined on pin 'clk1' have been overwritten by a new 'create_clock' constraint for clock waveform 'clk1' on the same pin.  Use the '-add' option to retain existing clocks. (File ./constraints/fullchip.sdc, Line 8).
[03/17 14:12:17     27s] 
[03/17 14:12:17     27s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk1' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 15).
[03/17 14:12:17     27s] 
[03/17 14:12:17     27s] INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 2 WARNING
[03/17 14:12:17     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=837.6M, current mem=837.6M)
[03/17 14:12:17     27s] Current (total cpu=0:00:28.0, real=0:01:15, peak res=837.6M, current mem=837.6M)
[03/17 14:12:17     27s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/17 14:12:17     27s] Creating Cell Server ...(0, 1, 1, 1)
[03/17 14:12:17     28s] Summary for sequential cells identification: 
[03/17 14:12:17     28s]   Identified SBFF number: 199
[03/17 14:12:17     28s]   Identified MBFF number: 0
[03/17 14:12:17     28s]   Identified SB Latch number: 0
[03/17 14:12:17     28s]   Identified MB Latch number: 0
[03/17 14:12:17     28s]   Not identified SBFF number: 0
[03/17 14:12:17     28s]   Not identified MBFF number: 0
[03/17 14:12:17     28s]   Not identified SB Latch number: 0
[03/17 14:12:17     28s]   Not identified MB Latch number: 0
[03/17 14:12:17     28s]   Number of sequential cells which are not FFs: 104
[03/17 14:12:17     28s] Total number of combinational cells: 497
[03/17 14:12:17     28s] Total number of sequential cells: 303
[03/17 14:12:17     28s] Total number of tristate cells: 11
[03/17 14:12:17     28s] Total number of level shifter cells: 0
[03/17 14:12:17     28s] Total number of power gating cells: 0
[03/17 14:12:17     28s] Total number of isolation cells: 0
[03/17 14:12:17     28s] Total number of power switch cells: 0
[03/17 14:12:17     28s] Total number of pulse generator cells: 0
[03/17 14:12:17     28s] Total number of always on buffers: 0
[03/17 14:12:17     28s] Total number of retention cells: 0
[03/17 14:12:17     28s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/17 14:12:17     28s] Total number of usable buffers: 18
[03/17 14:12:17     28s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/17 14:12:17     28s] Total number of unusable buffers: 9
[03/17 14:12:17     28s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/17 14:12:17     28s] Total number of usable inverters: 18
[03/17 14:12:17     28s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/17 14:12:17     28s] Total number of unusable inverters: 9
[03/17 14:12:17     28s] List of identified usable delay cells:
[03/17 14:12:17     28s] Total number of identified usable delay cells: 0
[03/17 14:12:17     28s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/17 14:12:17     28s] Total number of identified unusable delay cells: 9
[03/17 14:12:17     28s] Creating Cell Server, finished. 
[03/17 14:12:17     28s] 
[03/17 14:12:17     28s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/17 14:12:17     28s] Deleting Cell Server ...
[03/17 14:12:17     28s] 
[03/17 14:12:17     28s] *** Summary of all messages that are not suppressed in this session:
[03/17 14:12:17     28s] Severity  ID               Count  Summary                                  
[03/17 14:12:17     28s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/17 14:12:17     28s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/17 14:12:17     28s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/17 14:12:17     28s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/17 14:12:17     28s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/17 14:12:17     28s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/17 14:12:17     28s] WARNING   IMPVL-209            4  In Verilog file '%s', check line %d near...
[03/17 14:12:17     28s] WARNING   IMPVL-346            3  Module '%s' is instantiated in the netli...
[03/17 14:12:17     28s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/17 14:12:17     28s] WARNING   IMPVL-360            4  Number of nets (%d) less than bus (%s) p...
[03/17 14:12:17     28s] WARNING   IMPDB-2504           3  Cell '%s' is instantiated in the Verilog...
[03/17 14:12:17     28s] WARNING   TCLCMD-1065          1  The clock waveform(s) %s previously defi...
[03/17 14:12:17     28s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/17 14:12:17     28s] *** Message Summary: 1649 warning(s), 0 error(s)
[03/17 14:12:17     28s] 
[03/17 14:12:17     28s] <CMD> set_interactive_constraint_modes {CON}
[03/17 14:12:17     28s] <CMD> setDesignMode -process 65
[03/17 14:12:18     28s] ##  Process: 65            (User Set)               
[03/17 14:12:18     28s] ##     Node: (not set)                           
[03/17 14:12:18     28s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/17 14:12:18     28s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/17 14:12:18     28s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/17 14:12:18     28s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/17 14:12:18     28s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/17 14:12:18     28s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/17 14:12:22     28s] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/17 14:12:22     29s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/17 14:12:22     29s] Type 'man IMPFP-3961' for more detail.
[03/17 14:12:22     29s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/17 14:12:22     29s] Type 'man IMPFP-3961' for more detail.
[03/17 14:12:23     29s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/17 14:12:23     29s] <CMD> timeDesign -preplace -prefix preplace
[03/17 14:12:23     29s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/17 14:12:23     29s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/17 14:12:23     29s] Set Using Default Delay Limit as 101.
[03/17 14:12:23     29s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/17 14:12:23     29s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/17 14:12:23     29s] Set Default Net Delay as 0 ps.
[03/17 14:12:23     29s] Set Default Net Load as 0 pF. 
[03/17 14:12:23     29s] Effort level <high> specified for reg2reg path_group
[03/17 14:12:25     31s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1154.2M
[03/17 14:12:25     31s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1154.2M
[03/17 14:12:25     31s] Use non-trimmed site array because memory saving is not enough.
[03/17 14:12:25     31s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1158.8M
[03/17 14:12:25     31s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1158.8M
[03/17 14:12:25     31s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.103, MEM:1158.8M
[03/17 14:12:25     31s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.120, MEM:1158.8M
[03/17 14:12:25     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1158.8M
[03/17 14:12:25     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1154.2M
[03/17 14:12:25     31s] Starting delay calculation for Setup views
[03/17 14:12:26     32s] AAE DB initialization (MEM=1186.6 CPU=0:00:00.3 REAL=0:00:01.0) 
[03/17 14:12:26     32s] #################################################################################
[03/17 14:12:26     32s] # Design Stage: PreRoute
[03/17 14:12:26     32s] # Design Name: fullchip
[03/17 14:12:26     32s] # Design Mode: 65nm
[03/17 14:12:26     32s] # Analysis Mode: MMMC Non-OCV 
[03/17 14:12:26     32s] # Parasitics Mode: No SPEF/RCDB
[03/17 14:12:26     32s] # Signoff Settings: SI Off 
[03/17 14:12:26     32s] #################################################################################
[03/17 14:12:26     32s] Calculate delays in BcWc mode...
[03/17 14:12:26     32s] Topological Sorting (REAL = 0:00:00.0, MEM = 1195.6M, InitMEM = 1186.6M)
[03/17 14:12:26     32s] Start delay calculation (fullDC) (1 T). (MEM=1195.63)
[03/17 14:12:27     33s] Start AAE Lib Loading. (MEM=1207.15)
[03/17 14:12:27     33s] End AAE Lib Loading. (MEM=1235.77 CPU=0:00:00.0 Real=0:00:00.0)
[03/17 14:12:27     33s] End AAE Lib Interpolated Model. (MEM=1235.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 14:12:27     33s] First Iteration Infinite Tw... 
[03/17 14:12:34     41s] Total number of fetched objects 63402
[03/17 14:12:35     41s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/17 14:12:35     41s] End delay calculation. (MEM=1352.08 CPU=0:00:07.2 REAL=0:00:07.0)
[03/17 14:12:35     41s] End delay calculation (fullDC). (MEM=1325 CPU=0:00:08.9 REAL=0:00:09.0)
[03/17 14:12:35     41s] *** CDM Built up (cpu=0:00:09.2  real=0:00:09.0  mem= 1325.0M) ***
[03/17 14:12:36     42s] *** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:00:42.5 mem=1325.0M)
[03/17 14:12:36     43s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.113  | -0.090  |
|           TNS (ns):| -7.422  | -7.249  | -1.044  |
|    Violating Paths:|   239   |   227   |   24    |
|          All Paths:|  8778   |  5576   |  6858   |
+--------------------+---------+---------+---------+

Density: 49.986%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/17 14:12:37     43s] Resetting back High Fanout Nets as non-ideal
[03/17 14:12:37     43s] Set Default Net Delay as 1000 ps.
[03/17 14:12:37     43s] Set Default Net Load as 0.5 pF. 
[03/17 14:12:37     43s] Reported timing to dir ./timingReports
[03/17 14:12:37     43s] Total CPU time: 14.3 sec
[03/17 14:12:37     43s] Total Real time: 14.0 sec
[03/17 14:12:37     43s] Total Memory Usage: 1252.480469 Mbytes
[03/17 14:12:37     43s] 
[03/17 14:12:37     43s] =============================================================================================
[03/17 14:12:37     43s]  Final TAT Report for timeDesign
[03/17 14:12:37     43s] =============================================================================================
[03/17 14:12:37     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:12:37     43s] ---------------------------------------------------------------------------------------------
[03/17 14:12:37     43s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   100.8
[03/17 14:12:37     43s] [ TimingUpdate           ]      1   0:00:01.1  (   7.5 % )     0:00:10.8 /  0:00:11.0    1.0
[03/17 14:12:37     43s] [ FullDelayCalc          ]      1   0:00:09.8  (  68.2 % )     0:00:09.8 /  0:00:09.9    1.0
[03/17 14:12:37     43s] [ OptSummaryReport       ]      1   0:00:00.5  (   3.3 % )     0:00:11.9 /  0:00:11.8    1.0
[03/17 14:12:37     43s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:12:37     43s] [ GenerateReports        ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 14:12:37     43s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:12:37     43s] [ MISC                   ]          0:00:02.5  (  17.2 % )     0:00:02.5 /  0:00:02.4    1.0
[03/17 14:12:37     43s] ---------------------------------------------------------------------------------------------
[03/17 14:12:37     43s]  timeDesign TOTAL                   0:00:14.3  ( 100.0 % )     0:00:14.3 /  0:00:14.3    1.0
[03/17 14:12:37     43s] ---------------------------------------------------------------------------------------------
[03/17 14:12:37     43s] 
[03/17 14:12:37     43s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/17 14:12:37     43s] 59116 new pwr-pin connections were made to global net 'VDD'.
[03/17 14:12:37     43s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/17 14:12:37     43s] 59116 new gnd-pin connections were made to global net 'VSS'.
[03/17 14:12:37     43s] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
[03/17 14:12:37     43s] #% Begin addRing (date=03/17 14:12:37, mem=950.1M)
[03/17 14:12:37     43s] 
[03/17 14:12:37     43s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:12:37     43s] Ring generation is complete.
[03/17 14:12:37     43s] vias are now being generated.
[03/17 14:12:37     43s] addRing created 8 wires.
[03/17 14:12:37     43s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/17 14:12:37     43s] +--------+----------------+----------------+
[03/17 14:12:37     43s] |  Layer |     Created    |     Deleted    |
[03/17 14:12:37     43s] +--------+----------------+----------------+
[03/17 14:12:37     43s] |   M1   |        4       |       NA       |
[03/17 14:12:37     43s] |  VIA1  |        8       |        0       |
[03/17 14:12:37     43s] |   M2   |        4       |       NA       |
[03/17 14:12:37     43s] +--------+----------------+----------------+
[03/17 14:12:37     43s] #% End addRing (date=03/17 14:12:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.2M, current mem=952.2M)
[03/17 14:12:37     43s] <CMD> setAddStripeMode -break_At block_ring
[03/17 14:12:37     43s] Stripe will break at block ring.
[03/17 14:12:37     43s] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 5 -start_from left -start 80 -stop 180
[03/17 14:12:37     43s] #% Begin addStripe (date=03/17 14:12:37, mem=952.3M)
[03/17 14:12:37     43s] 
[03/17 14:12:37     43s] Initialize fgc environment(mem: 1252.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:12:37     43s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:12:37     43s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:12:37     43s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1252.5M)
[03/17 14:12:37     43s] Starting stripe generation ...
[03/17 14:12:37     43s] Non-Default Mode Option Settings :
[03/17 14:12:37     43s]   NONE
[03/17 14:12:37     43s] Stripe generation is complete.
[03/17 14:12:37     43s] vias are now being generated.
[03/17 14:12:37     43s] addStripe created 10 wires.
[03/17 14:12:37     43s] ViaGen created 60 vias, deleted 0 via to avoid violation.
[03/17 14:12:37     43s] +--------+----------------+----------------+
[03/17 14:12:37     43s] |  Layer |     Created    |     Deleted    |
[03/17 14:12:37     43s] +--------+----------------+----------------+
[03/17 14:12:37     43s] |  VIA1  |       20       |        0       |
[03/17 14:12:37     43s] |  VIA2  |       20       |        0       |
[03/17 14:12:37     43s] |  VIA3  |       20       |        0       |
[03/17 14:12:37     43s] |   M4   |       10       |       NA       |
[03/17 14:12:37     43s] +--------+----------------+----------------+
[03/17 14:12:37     43s] #% End addStripe (date=03/17 14:12:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=953.1M, current mem=953.1M)
[03/17 14:12:37     43s] <CMD> sroute
[03/17 14:12:37     43s] #% Begin sroute (date=03/17 14:12:37, mem=953.1M)
[03/17 14:12:37     43s] *** Begin SPECIAL ROUTE on Fri Mar 17 14:12:37 2023 ***
[03/17 14:12:37     43s] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/step4_3_16/pnr
[03/17 14:12:37     43s] SPECIAL ROUTE ran on machine: ieng6-ece-17.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.19Ghz)
[03/17 14:12:37     43s] 
[03/17 14:12:37     43s] Begin option processing ...
[03/17 14:12:37     43s] srouteConnectPowerBump set to false
[03/17 14:12:37     43s] routeSpecial set to true
[03/17 14:12:37     43s] srouteConnectConverterPin set to false
[03/17 14:12:37     43s] srouteFollowCorePinEnd set to 3
[03/17 14:12:37     43s] srouteJogControl set to "preferWithChanges differentLayer"
[03/17 14:12:37     43s] sroutePadPinAllPorts set to true
[03/17 14:12:37     43s] sroutePreserveExistingRoutes set to true
[03/17 14:12:37     43s] srouteRoutePowerBarPortOnBothDir set to true
[03/17 14:12:37     43s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2293.00 megs.
[03/17 14:12:37     43s] 
[03/17 14:12:37     43s] Reading DB technology information...
[03/17 14:12:37     43s] Finished reading DB technology information.
[03/17 14:12:37     43s] Reading floorplan and netlist information...
[03/17 14:12:37     43s] Finished reading floorplan and netlist information.
[03/17 14:12:37     43s] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/17 14:12:37     43s] Read in 846 macros, 179 used
[03/17 14:12:37     43s] Read in 179 components
[03/17 14:12:37     43s]   179 core components: 179 unplaced, 0 placed, 0 fixed
[03/17 14:12:37     43s] Read in 316 logical pins
[03/17 14:12:37     43s] Read in 316 nets
[03/17 14:12:37     43s] Read in 2 special nets, 2 routed
[03/17 14:12:37     43s] Read in 358 terminals
[03/17 14:12:37     43s] Begin power routing ...
[03/17 14:12:37     43s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/17 14:12:37     43s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/17 14:12:37     43s] Type 'man IMPSR-1256' for more detail.
[03/17 14:12:37     43s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/17 14:12:37     43s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/17 14:12:37     43s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/17 14:12:37     43s] Type 'man IMPSR-1256' for more detail.
[03/17 14:12:37     43s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/17 14:12:38     44s] CPU time for FollowPin 0 seconds
[03/17 14:12:38     44s] CPU time for FollowPin 0 seconds
[03/17 14:12:38     44s]   Number of IO ports routed: 0
[03/17 14:12:38     44s]   Number of Block ports routed: 0
[03/17 14:12:38     44s]   Number of Stripe ports routed: 0
[03/17 14:12:38     44s]   Number of Core ports routed: 732
[03/17 14:12:38     44s]   Number of Pad ports routed: 0
[03/17 14:12:38     44s]   Number of Power Bump ports routed: 0
[03/17 14:12:38     44s]   Number of Followpin connections: 366
[03/17 14:12:38     44s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2301.00 megs.
[03/17 14:12:38     44s] 
[03/17 14:12:38     44s] 
[03/17 14:12:38     44s] 
[03/17 14:12:38     44s]  Begin updating DB with routing results ...
[03/17 14:12:38     44s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/17 14:12:38     44s] Pin and blockage extraction finished
[03/17 14:12:38     44s] 
[03/17 14:12:38     44s] sroute created 1098 wires.
[03/17 14:12:38     44s] ViaGen created 6222 vias, deleted 0 via to avoid violation.
[03/17 14:12:38     44s] +--------+----------------+----------------+
[03/17 14:12:38     44s] |  Layer |     Created    |     Deleted    |
[03/17 14:12:38     44s] +--------+----------------+----------------+
[03/17 14:12:38     44s] |   M1   |      1098      |       NA       |
[03/17 14:12:38     44s] |  VIA1  |      2562      |        0       |
[03/17 14:12:38     44s] |  VIA2  |      1830      |        0       |
[03/17 14:12:38     44s] |  VIA3  |      1830      |        0       |
[03/17 14:12:38     44s] +--------+----------------+----------------+
[03/17 14:12:38     44s] #% End sroute (date=03/17 14:12:38, total cpu=0:00:00.8, real=0:00:01.0, peak res=965.0M, current mem=965.0M)
[03/17 14:13:17     50s] <CMD> selectWire 10.0000 445.4350 669.2000 445.7650 1 VDD
[03/17 14:13:17     50s] <CMD> fit
[03/17 14:14:23     60s] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/17 14:14:23     60s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/17 14:14:23     60s] Type 'man IMPFP-3961' for more detail.
[03/17 14:14:23     60s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/17 14:14:23     60s] Type 'man IMPFP-3961' for more detail.
[03/17 14:14:23     60s] <CMD> timeDesign -preplace -prefix preplace
[03/17 14:14:23     60s] Set Using Default Delay Limit as 101.
[03/17 14:14:23     60s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/17 14:14:23     60s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/17 14:14:23     60s] Set Default Net Delay as 0 ps.
[03/17 14:14:23     60s] Set Default Net Load as 0 pF. 
[03/17 14:14:23     60s] Effort level <high> specified for reg2reg path_group
[03/17 14:14:25     62s] All LLGs are deleted
[03/17 14:14:25     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1295.1M
[03/17 14:14:25     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1295.1M
[03/17 14:14:25     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1298.1M
[03/17 14:14:25     62s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1298.1M
[03/17 14:14:25     62s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1302.7M
[03/17 14:14:25     62s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.010, MEM:1302.7M
[03/17 14:14:25     62s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.112, MEM:1302.7M
[03/17 14:14:25     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.129, MEM:1302.7M
[03/17 14:14:25     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1302.7M
[03/17 14:14:25     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1298.1M
[03/17 14:14:25     62s] Starting delay calculation for Setup views
[03/17 14:14:25     62s] #################################################################################
[03/17 14:14:25     62s] # Design Stage: PreRoute
[03/17 14:14:25     62s] # Design Name: fullchip
[03/17 14:14:25     62s] # Design Mode: 65nm
[03/17 14:14:25     62s] # Analysis Mode: MMMC Non-OCV 
[03/17 14:14:25     62s] # Parasitics Mode: No SPEF/RCDB
[03/17 14:14:25     62s] # Signoff Settings: SI Off 
[03/17 14:14:25     62s] #################################################################################
[03/17 14:14:25     62s] Calculate delays in BcWc mode...
[03/17 14:14:25     62s] Topological Sorting (REAL = 0:00:00.0, MEM = 1305.1M, InitMEM = 1296.1M)
[03/17 14:14:25     62s] Start delay calculation (fullDC) (1 T). (MEM=1305.14)
[03/17 14:14:26     63s] End AAE Lib Interpolated Model. (MEM=1316.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 14:14:33     71s] Total number of fetched objects 63402
[03/17 14:14:34     71s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/17 14:14:34     71s] End delay calculation. (MEM=1364.35 CPU=0:00:07.0 REAL=0:00:07.0)
[03/17 14:14:34     71s] End delay calculation (fullDC). (MEM=1364.35 CPU=0:00:08.5 REAL=0:00:09.0)
[03/17 14:14:34     71s] *** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 1364.3M) ***
[03/17 14:14:35     72s] *** Done Building Timing Graph (cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=0:01:12 mem=1364.3M)
[03/17 14:14:35     73s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.113  | -0.090  |
|           TNS (ns):| -7.422  | -7.249  | -1.044  |
|    Violating Paths:|   239   |   227   |   24    |
|          All Paths:|  8778   |  5576   |  6858   |
+--------------------+---------+---------+---------+

Density: 49.986%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/17 14:14:36     73s] Resetting back High Fanout Nets as non-ideal
[03/17 14:14:36     73s] Set Default Net Delay as 1000 ps.
[03/17 14:14:36     73s] Set Default Net Load as 0.5 pF. 
[03/17 14:14:36     73s] Reported timing to dir ./timingReports
[03/17 14:14:36     73s] Total CPU time: 13.19 sec
[03/17 14:14:36     73s] Total Real time: 13.0 sec
[03/17 14:14:36     73s] Total Memory Usage: 1274.824219 Mbytes
[03/17 14:14:36     73s] 
[03/17 14:14:36     73s] =============================================================================================
[03/17 14:14:36     73s]  Final TAT Report for timeDesign
[03/17 14:14:36     73s] =============================================================================================
[03/17 14:14:36     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 14:14:36     73s] ---------------------------------------------------------------------------------------------
[03/17 14:14:36     73s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 14:14:36     73s] [ TimingUpdate           ]      1   0:00:01.1  (   8.3 % )     0:00:09.9 /  0:00:10.0    1.0
[03/17 14:14:36     73s] [ FullDelayCalc          ]      1   0:00:08.8  (  66.4 % )     0:00:08.8 /  0:00:08.9    1.0
[03/17 14:14:36     73s] [ OptSummaryReport       ]      1   0:00:00.4  (   3.2 % )     0:00:10.9 /  0:00:10.8    1.0
[03/17 14:14:36     73s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:14:36     73s] [ GenerateReports        ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    0.9
[03/17 14:14:36     73s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 14:14:36     73s] [ MISC                   ]          0:00:02.4  (  18.0 % )     0:00:02.4 /  0:00:02.4    1.0
[03/17 14:14:36     73s] ---------------------------------------------------------------------------------------------
[03/17 14:14:36     73s]  timeDesign TOTAL                   0:00:13.2  ( 100.0 % )     0:00:13.2 /  0:00:13.1    1.0
[03/17 14:14:36     73s] ---------------------------------------------------------------------------------------------
[03/17 14:14:36     73s] 
[03/17 14:14:36     73s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/17 14:14:36     73s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/17 14:14:36     73s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/17 14:14:36     73s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/17 14:14:36     73s] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
[03/17 14:14:36     73s] #% Begin addRing (date=03/17 14:14:36, mem=982.3M)
[03/17 14:14:36     73s] 
[03/17 14:14:36     73s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.8M)
[03/17 14:14:36     73s] Ring generation is complete.
[03/17 14:14:36     73s] #% End addRing (date=03/17 14:14:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=982.3M, current mem=982.3M)
[03/17 14:14:36     73s] <CMD> setAddStripeMode -break_At block_ring
[03/17 14:14:36     73s] Stripe will break at block ring.
[03/17 14:14:36     73s] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 31 -start_from left -start 20 -stop 640
[03/17 14:14:36     73s] #% Begin addStripe (date=03/17 14:14:36, mem=982.3M)
[03/17 14:14:36     73s] 
[03/17 14:14:36     73s] Initialize fgc environment(mem: 1274.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.8M)
[03/17 14:14:36     73s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.8M)
[03/17 14:14:36     73s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.8M)
[03/17 14:14:36     73s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.8M)
[03/17 14:14:36     73s] Starting stripe generation ...
[03/17 14:14:36     73s] Non-Default Mode Option Settings :
[03/17 14:14:36     73s]   NONE
[03/17 14:14:36     73s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.8M)
[03/17 14:14:36     73s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 150.979996 6.000000 150.979996 668.000000 with width 2.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[03/17 14:14:36     73s] Type 'man IMPPP-354' for more detail.
[03/17 14:14:36     73s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.8M)
[03/17 14:14:36     73s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (172.31, 6.00) (172.31, 9.00).
[03/17 14:14:36     73s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (172.31, 668.00) (172.31, 671.00).
[03/17 14:14:36     73s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 171.309998 6.000000 171.309998 668.000000 with width 2.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[03/17 14:14:36     73s] Type 'man IMPPP-354' for more detail.
[03/17 14:14:36     73s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.8M)
[03/17 14:14:36     73s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.8M)
[03/17 14:14:36     73s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.8M)
[03/17 14:14:36     73s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.8M)
[03/17 14:14:36     73s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.8M)
[03/17 14:14:36     73s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.8M)
[03/17 14:14:36     73s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.8M)
[03/17 14:14:36     73s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1274.8M)
[03/17 14:14:36     73s] Stripe generation is complete.
[03/17 14:14:36     73s] vias are now being generated.
[03/17 14:14:37     74s] addStripe created 60 wires.
[03/17 14:14:37     74s] ViaGen created 33300 vias, deleted 2220 vias to avoid violation.
[03/17 14:14:37     74s] +--------+----------------+----------------+
[03/17 14:14:37     74s] |  Layer |     Created    |     Deleted    |
[03/17 14:14:37     74s] +--------+----------------+----------------+
[03/17 14:14:37     74s] |  VIA1  |      11100     |       740      |
[03/17 14:14:37     74s] |  VIA2  |      11100     |       740      |
[03/17 14:14:37     74s] |  VIA3  |      11100     |       740      |
[03/17 14:14:37     74s] |   M4   |       60       |       NA       |
[03/17 14:14:37     74s] +--------+----------------+----------------+
[03/17 14:14:37     74s] #% End addStripe (date=03/17 14:14:37, total cpu=0:00:01.1, real=0:00:01.0, peak res=987.7M, current mem=987.7M)
[03/17 14:14:37     74s] <CMD> sroute
[03/17 14:14:37     74s] #% Begin sroute (date=03/17 14:14:37, mem=987.7M)
[03/17 14:14:37     74s] *** Begin SPECIAL ROUTE on Fri Mar 17 14:14:37 2023 ***
[03/17 14:14:37     74s] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/step4_3_16/pnr
[03/17 14:14:37     74s] SPECIAL ROUTE ran on machine: ieng6-ece-17.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.19Ghz)
[03/17 14:14:37     74s] 
[03/17 14:14:37     74s] Begin option processing ...
[03/17 14:14:37     74s] srouteConnectPowerBump set to false
[03/17 14:14:37     74s] routeSpecial set to true
[03/17 14:14:37     74s] srouteConnectConverterPin set to false
[03/17 14:14:37     74s] srouteFollowCorePinEnd set to 3
[03/17 14:14:37     74s] srouteJogControl set to "preferWithChanges differentLayer"
[03/17 14:14:37     74s] sroutePadPinAllPorts set to true
[03/17 14:14:37     74s] sroutePreserveExistingRoutes set to true
[03/17 14:14:37     74s] srouteRoutePowerBarPortOnBothDir set to true
[03/17 14:14:37     74s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2315.00 megs.
[03/17 14:14:37     74s] 
[03/17 14:14:37     74s] Reading DB technology information...
[03/17 14:14:37     74s] Finished reading DB technology information.
[03/17 14:14:37     74s] Reading floorplan and netlist information...
[03/17 14:14:37     74s] Finished reading floorplan and netlist information.
[03/17 14:14:38     75s] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/17 14:14:38     75s] Read in 846 macros, 179 used
[03/17 14:14:38     75s] Read in 179 components
[03/17 14:14:38     75s]   179 core components: 179 unplaced, 0 placed, 0 fixed
[03/17 14:14:38     75s] Read in 316 logical pins
[03/17 14:14:38     75s] Read in 316 nets
[03/17 14:14:38     75s] Read in 2 special nets, 2 routed
[03/17 14:14:38     75s] Read in 358 terminals
[03/17 14:14:38     75s] Begin power routing ...
[03/17 14:14:38     75s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/17 14:14:38     75s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/17 14:14:38     75s] Type 'man IMPSR-1256' for more detail.
[03/17 14:14:38     75s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/17 14:14:38     75s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/17 14:14:38     75s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/17 14:14:38     75s] Type 'man IMPSR-1256' for more detail.
[03/17 14:14:38     75s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/17 14:14:38     75s] CPU time for FollowPin 0 seconds
[03/17 14:14:38     75s] CPU time for FollowPin 0 seconds
[03/17 14:14:38     75s]   Number of IO ports routed: 0
[03/17 14:14:38     75s]   Number of Block ports routed: 0
[03/17 14:14:38     75s]   Number of Stripe ports routed: 0
[03/17 14:14:38     75s]   Number of Core ports routed: 0
[03/17 14:14:38     75s]   Number of Pad ports routed: 0
[03/17 14:14:38     75s]   Number of Power Bump ports routed: 0
[03/17 14:14:38     75s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2321.00 megs.
[03/17 14:14:38     75s] 
[03/17 14:14:38     75s] 
[03/17 14:14:38     75s] 
[03/17 14:14:38     75s]  Begin updating DB with routing results ...
[03/17 14:14:38     75s]  Updating DB with 0 via definition ...
[03/17 14:14:38     75s] sroute created 0 wire.
[03/17 14:14:38     75s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/17 14:14:38     75s] #% End sroute (date=03/17 14:14:38, total cpu=0:00:00.5, real=0:00:01.0, peak res=992.3M, current mem=992.3M)
[03/17 14:15:03     78s] **INFO (INTERRUPT): The current script will stop before next command.
[03/17 14:15:03     78s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[03/17 14:15:03     78s] Innovus terminated by user interrupt.
[03/17 14:15:03     78s] 
[03/17 14:15:03     78s] *** Memory Usage v#1 (Current mem = 1281.332M, initial mem = 283.785M) ***
[03/17 14:15:03     78s] 
[03/17 14:15:03     78s] *** Summary of all messages that are not suppressed in this session:
[03/17 14:15:03     78s] Severity  ID               Count  Summary                                  
[03/17 14:15:03     78s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/17 14:15:03     78s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/17 14:15:03     78s] WARNING   IMPFP-3961           6  The techSite '%s' has no related standar...
[03/17 14:15:03     78s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/17 14:15:03     78s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/17 14:15:03     78s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/17 14:15:03     78s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/17 14:15:03     78s] WARNING   IMPVL-209            4  In Verilog file '%s', check line %d near...
[03/17 14:15:03     78s] WARNING   IMPVL-346            3  Module '%s' is instantiated in the netli...
[03/17 14:15:03     78s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/17 14:15:03     78s] WARNING   IMPVL-360            4  Number of nets (%d) less than bus (%s) p...
[03/17 14:15:03     78s] WARNING   IMPDB-2504           3  Cell '%s' is instantiated in the Verilog...
[03/17 14:15:03     78s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[03/17 14:15:03     78s] WARNING   IMPPP-531            2  ViaGen Warning: %s rule violation, no vi...
[03/17 14:15:03     78s] WARNING   IMPPP-354            2  The power planner did not generate %s st...
[03/17 14:15:03     78s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[03/17 14:15:03     78s] WARNING   IMPSR-1256           4  Unable to find any CORE class pad pin of...
[03/17 14:15:03     78s] WARNING   TCLCMD-1065          1  The clock waveform(s) %s previously defi...
[03/17 14:15:03     78s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/17 14:15:03     78s] *** Message Summary: 1668 warning(s), 0 error(s)
[03/17 14:15:03     78s] 
[03/17 14:15:03     78s] --- Ending "Innovus" (totcpu=0:01:19, real=0:04:01, mem=1281.3M) ---
