// Seed: 481537128
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  always @(posedge 1) id_1 = 1'd0;
endmodule
module module_2 #(
    parameter id_14 = 32'd20,
    parameter id_15 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    module_1,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = ("");
  generate
    defparam id_14.id_15 = 1'd0;
    assign id_12 = {1 + 1, id_8} === 1;
  endgenerate
  module_0 modCall_1 (
      id_7,
      id_11
  );
endmodule
