// Seed: 3622902316
module module_0 (
    input wire id_0,
    output wor id_1,
    input tri1 id_2,
    input wire id_3,
    input supply1 id_4,
    input tri0 id_5,
    output supply1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input uwire id_9,
    input wire id_10,
    output wand id_11,
    output supply0 id_12,
    output supply0 id_13
);
  wire id_15;
endmodule
module module_1 #(
    parameter id_11 = 32'd37
) (
    input uwire id_0,
    input tri1 id_1,
    input wire id_2,
    output supply1 id_3,
    input wor id_4,
    output logic id_5
    , id_13,
    output supply1 id_6,
    input wor id_7,
    output tri id_8,
    output tri0 id_9,
    output uwire id_10,
    output wor _id_11
);
  always @(negedge 1) begin : LABEL_0
    id_5 = id_13;
  end
  logic [7:0] id_14, id_15, id_16, id_17, id_18, id_19;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_4,
      id_2,
      id_2,
      id_7,
      id_6,
      id_7,
      id_2,
      id_2,
      id_2,
      id_9,
      id_6,
      id_10
  );
  assign modCall_1.id_3 = 0;
  logic id_20;
endmodule
