Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 22 15:30:23 2024
| Host         : LAB-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.812     -210.909                   1133                89046        0.021        0.000                      0                89046        6.250        0.000                       0                 34120  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk         {0.000 7.500}      15.000          66.667          
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.812     -210.909                   1133                81820        0.021        0.000                      0                81820        6.250        0.000                       0                 34119  
clk_fpga_0                                                                                                                                                     17.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      1.798        0.000                      0                 7226        2.447        0.000                      0                 7226  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk           
(none)        clk           clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         1133  Failing Endpoints,  Worst Slack       -0.812ns,  Total Violation     -210.909ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.812ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        15.616ns  (logic 9.564ns (61.243%)  route 6.053ns (38.757%))
  Logic Levels:           65  (CARRY4=61 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 16.496 - 15.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.740     1.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X27Y17         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     2.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/Q
                         net (fo=8, routed)           0.802     2.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_repN_1
    SLICE_X24Y17         LUT3 (Prop_lut3_I2_O)        0.124     3.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9/O
                         net (fo=1, routed)           0.000     3.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9/CO[3]
                         net (fo=1, routed)           0.009     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9/CO[0]
                         net (fo=1280, routed)        1.691     9.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9_n_3
    SLICE_X20Y27         LUT4 (Prop_lut4_I1_O)        0.373     9.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___5/O
                         net (fo=2, routed)           0.861    10.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___5_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    10.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_5__9_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_5__9_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_5__9_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_5__9_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.429    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_5__9_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_5__9/CO[3]
                         net (fo=1, routed)           0.009    11.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_5__9_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_5__9_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.789 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.789    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_5__9_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_5__9_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_5__9_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.140 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.140    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_5__9_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_5__9_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_5__9_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_5__9_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_5__9_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_5__9_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_5__9_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_5__9_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_5__9_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_5__9_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.310 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_5__9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_5__9_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_5__9_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_5__9_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_5__9_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_5__9_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    14.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_5__9_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.251 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_5__9/O[2]
                         net (fo=1, routed)           0.782    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_5__9_n_5
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.301    15.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[242]_i_2__10/O
                         net (fo=1, routed)           1.065    16.400    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito01_in[242]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.124    16.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[242]_i_1__10/O
                         net (fo=2, routed)           0.833    17.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito[242]
    SLICE_X34Y45         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.496    16.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X34Y45         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[242]/C
                         clock pessimism              0.115    16.611    
                         clock uncertainty           -0.035    16.576    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)       -0.031    16.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[242]
  -------------------------------------------------------------------
                         required time                         16.545    
                         arrival time                         -17.357    
  -------------------------------------------------------------------
                         slack                                 -0.812    

Slack (VIOLATED) :        -0.794ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        15.576ns  (logic 9.646ns (61.929%)  route 5.930ns (38.071%))
  Logic Levels:           65  (CARRY4=61 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 16.489 - 15.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.740     1.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X27Y17         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     2.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/Q
                         net (fo=8, routed)           0.802     2.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_repN_1
    SLICE_X24Y17         LUT3 (Prop_lut3_I2_O)        0.124     3.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9/O
                         net (fo=1, routed)           0.000     3.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9/CO[3]
                         net (fo=1, routed)           0.009     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9/CO[0]
                         net (fo=1280, routed)        1.691     9.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9_n_3
    SLICE_X20Y27         LUT4 (Prop_lut4_I1_O)        0.373     9.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___5/O
                         net (fo=2, routed)           0.861    10.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___5_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    10.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_5__9_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_5__9_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_5__9_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_5__9_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.429    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_5__9_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_5__9/CO[3]
                         net (fo=1, routed)           0.009    11.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_5__9_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_5__9_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.789 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.789    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_5__9_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_5__9_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_5__9_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.140 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.140    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_5__9_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_5__9_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_5__9_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_5__9_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_5__9_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_5__9_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_5__9_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_5__9_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_5__9_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_5__9_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.310 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_5__9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_5__9_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_5__9_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_5__9_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_5__9_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_5__9_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    14.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_5__9_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_5__9/O[3]
                         net (fo=1, routed)           1.530    15.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_5__9_n_4
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.307    16.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[243]_i_2__10/O
                         net (fo=1, routed)           0.546    16.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito01_in[243]
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.124    16.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[243]_i_1__10/O
                         net (fo=2, routed)           0.482    17.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito[243]
    SLICE_X45Y35         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.489    16.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X45Y35         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]/C
                         clock pessimism              0.115    16.604    
                         clock uncertainty           -0.035    16.569    
    SLICE_X45Y35         FDRE (Setup_fdre_C_D)       -0.047    16.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]
  -------------------------------------------------------------------
                         required time                         16.522    
                         arrival time                         -17.316    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.782ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/b_msb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[199]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        15.511ns  (logic 8.174ns (52.698%)  route 7.337ns (47.302%))
  Logic Levels:           50  (CARRY4=46 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 16.521 - 15.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.655     1.655    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/clk
    SLICE_X36Y21         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/b_msb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.518     2.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/b_msb_reg_replica/Q
                         net (fo=31, routed)          1.103     3.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/b_msb_repN
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124     3.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___481_i_5__8/O
                         net (fo=1, routed)           0.000     3.400    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___481_i_5__8_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.932 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___481_i_1__8/CO[3]
                         net (fo=1, routed)           0.009     3.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___481_i_1__8_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___473_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___473_i_1__8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___465_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___465_i_1__8_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___457_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___457_i_1__8_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___449_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___449_i_1__8_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___441_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___441_i_1__8_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___433_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___433_i_1__8_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___425_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___425_i_1__8_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___417_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___417_i_1__8_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___409_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___409_i_1__8_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___401_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___401_i_1__8_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___393_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___393_i_1__8_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___385_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___385_i_1__8_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___377_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___377_i_1__8_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___369_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___369_i_1__8_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___361_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___361_i_1__8_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___353_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___353_i_1__8_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___345_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___345_i_1__8_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___337_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___337_i_1__8_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___329_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     6.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___329_i_1__8_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___321_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___321_i_1__8_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___313_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     6.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___313_i_1__8_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___305_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     6.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___305_i_1__8_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___297_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     6.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___297_i_1__8_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___289_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___289_i_1__8_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___281_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     6.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___281_i_1__8_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___273_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     6.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___273_i_1__8_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___265_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     7.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___265_i_1__8_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___257_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     7.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___257_i_1__8_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i__i_2__8/CO[0]
                         net (fo=1280, routed)        2.026     9.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i__i_2__8_n_3
    SLICE_X20Y36         LUT4 (Prop_lut4_I1_O)        0.373     9.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___13/O
                         net (fo=2, routed)           0.991    10.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___13_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[139]_i_5__8/CO[3]
                         net (fo=1, routed)           0.000    11.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[139]_i_5__8_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[143]_i_5__8/CO[3]
                         net (fo=1, routed)           0.000    11.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[143]_i_5__8_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.578 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[147]_i_5__8/CO[3]
                         net (fo=1, routed)           0.001    11.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[147]_i_5__8_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[151]_i_5__8/CO[3]
                         net (fo=1, routed)           0.000    11.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[151]_i_5__8_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[155]_i_5__8/CO[3]
                         net (fo=1, routed)           0.000    11.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[155]_i_5__8_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[159]_i_5__8/CO[3]
                         net (fo=1, routed)           0.000    11.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[159]_i_5__8_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[163]_i_5__8/CO[3]
                         net (fo=1, routed)           0.000    12.047    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[163]_i_5__8_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[167]_i_5__8/CO[3]
                         net (fo=1, routed)           0.000    12.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[167]_i_5__8_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[171]_i_5__8/CO[3]
                         net (fo=1, routed)           0.000    12.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[171]_i_5__8_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[175]_i_5__8/CO[3]
                         net (fo=1, routed)           0.000    12.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[175]_i_5__8_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[179]_i_5__8/CO[3]
                         net (fo=1, routed)           0.000    12.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[179]_i_5__8_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.632 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[183]_i_5__8/CO[3]
                         net (fo=1, routed)           0.000    12.632    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[183]_i_5__8_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.749 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[187]_i_5__8/CO[3]
                         net (fo=1, routed)           0.000    12.749    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[187]_i_5__8_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.866 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[191]_i_5__8/CO[3]
                         net (fo=1, routed)           0.000    12.866    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[191]_i_5__8_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.983 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[195]_i_5__8/CO[3]
                         net (fo=1, routed)           0.000    12.983    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[195]_i_5__8_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[199]_i_5__8/O[3]
                         net (fo=1, routed)           1.594    14.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[199]_i_5__8_n_4
    SLICE_X31Y44         LUT3 (Prop_lut3_I0_O)        0.335    15.227 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg[199]_i_2__9/O
                         net (fo=1, routed)           0.581    15.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/intermediate_result_finito01_in[199]
    SLICE_X28Y48         LUT5 (Prop_lut5_I0_O)        0.326    16.135 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg[199]_i_1__9/O
                         net (fo=2, routed)           1.031    17.166    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/intermediate_result_finito[199]
    SLICE_X27Y55         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.521    16.521    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/clk
    SLICE_X27Y55         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[199]/C
                         clock pessimism              0.000    16.521    
                         clock uncertainty           -0.035    16.485    
    SLICE_X27Y55         FDRE (Setup_fdre_C_D)       -0.101    16.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[199]
  -------------------------------------------------------------------
                         required time                         16.384    
                         arrival time                         -17.166    
  -------------------------------------------------------------------
                         slack                                 -0.782    

Slack (VIOLATED) :        -0.778ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        15.420ns  (logic 9.657ns (62.626%)  route 5.763ns (37.374%))
  Logic Levels:           68  (CARRY4=64 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 16.480 - 15.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.740     1.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X27Y17         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     2.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/Q
                         net (fo=8, routed)           0.802     2.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_repN_1
    SLICE_X24Y17         LUT3 (Prop_lut3_I2_O)        0.124     3.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9/O
                         net (fo=1, routed)           0.000     3.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9/CO[3]
                         net (fo=1, routed)           0.009     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9/CO[0]
                         net (fo=1280, routed)        1.634     9.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9_n_3
    SLICE_X20Y29         LUT4 (Prop_lut4_I1_O)        0.373     9.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___1/O
                         net (fo=2, routed)           1.106    10.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___1_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[131]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    10.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[131]_i_6__9_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.111 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.111    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_6__9_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.225 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_6__9_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_6__9_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.453    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_6__9_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.567    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_6__9_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.681    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_6__9_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_6__9_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_6__9_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_6__9/CO[3]
                         net (fo=1, routed)           0.009    12.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_6__9_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_6__9_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_6__9_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_6__9_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_6__9_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_6__9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_6__9_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.830 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_6__9_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_6__9_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_6__9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.172    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_6__9_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_6__9_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.400    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_6__9_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.514    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_6__9_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_6__9_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.742 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_6__9_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_6__9_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_6__9_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    14.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_6__9_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    14.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_6__9_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    14.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_6__9_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.534 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[251]_i_6__9/O[0]
                         net (fo=1, routed)           0.598    15.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[251]_i_6__9_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I2_O)        0.299    15.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[248]_i_2__10/O
                         net (fo=1, routed)           1.025    16.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito01_in[248]
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.124    16.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[248]_i_1__10/O
                         net (fo=2, routed)           0.580    17.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito[248]
    SLICE_X35Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.480    16.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X35Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[248]/C
                         clock pessimism              0.000    16.480    
                         clock uncertainty           -0.035    16.444    
    SLICE_X35Y53         FDRE (Setup_fdre_C_D)       -0.062    16.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[248]
  -------------------------------------------------------------------
                         required time                         16.382    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                 -0.778    

Slack (VIOLATED) :        -0.777ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[244]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        15.530ns  (logic 9.655ns (62.169%)  route 5.875ns (37.831%))
  Logic Levels:           66  (CARRY4=62 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 16.495 - 15.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.740     1.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X27Y17         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     2.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/Q
                         net (fo=8, routed)           0.802     2.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_repN_1
    SLICE_X24Y17         LUT3 (Prop_lut3_I2_O)        0.124     3.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9/O
                         net (fo=1, routed)           0.000     3.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9/CO[3]
                         net (fo=1, routed)           0.009     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9/CO[0]
                         net (fo=1280, routed)        1.691     9.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9_n_3
    SLICE_X20Y27         LUT4 (Prop_lut4_I1_O)        0.373     9.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___5/O
                         net (fo=2, routed)           0.861    10.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___5_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    10.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_5__9_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_5__9_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_5__9_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_5__9_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.429    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_5__9_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_5__9/CO[3]
                         net (fo=1, routed)           0.009    11.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_5__9_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_5__9_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.789 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.789    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_5__9_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_5__9_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_5__9_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.140 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.140    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_5__9_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_5__9_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_5__9_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_5__9_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_5__9_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_5__9_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_5__9_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_5__9_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_5__9_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_5__9_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.310 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_5__9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_5__9_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_5__9_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_5__9_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_5__9_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_5__9_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    14.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_5__9_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    14.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_5__9_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_5__9/O[0]
                         net (fo=1, routed)           1.490    15.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_5__9_n_7
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.295    16.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[244]_i_2__10/O
                         net (fo=1, routed)           0.670    16.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito01_in[244]
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.124    16.927 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[244]_i_1__10/O
                         net (fo=2, routed)           0.343    17.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito[244]
    SLICE_X41Y43         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[244]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.495    16.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X41Y43         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[244]/C
                         clock pessimism              0.115    16.610    
                         clock uncertainty           -0.035    16.575    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)       -0.081    16.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[244]
  -------------------------------------------------------------------
                         required time                         16.494    
                         arrival time                         -17.270    
  -------------------------------------------------------------------
                         slack                                 -0.777    

Slack (VIOLATED) :        -0.770ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        15.443ns  (logic 9.763ns (63.220%)  route 5.680ns (36.780%))
  Logic Levels:           66  (CARRY4=62 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 16.480 - 15.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.740     1.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X27Y17         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     2.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/Q
                         net (fo=8, routed)           0.802     2.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_repN_1
    SLICE_X24Y17         LUT3 (Prop_lut3_I2_O)        0.124     3.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9/O
                         net (fo=1, routed)           0.000     3.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9/CO[3]
                         net (fo=1, routed)           0.009     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9/CO[0]
                         net (fo=1280, routed)        1.691     9.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9_n_3
    SLICE_X20Y27         LUT4 (Prop_lut4_I1_O)        0.373     9.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___5/O
                         net (fo=2, routed)           0.861    10.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___5_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    10.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_5__9_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_5__9_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_5__9_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_5__9_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.429    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_5__9_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_5__9/CO[3]
                         net (fo=1, routed)           0.009    11.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_5__9_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_5__9_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.789 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.789    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_5__9_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_5__9_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_5__9_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.140 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.140    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_5__9_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_5__9_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_5__9_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_5__9_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_5__9_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_5__9_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_5__9_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_5__9_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_5__9_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_5__9_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.310 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_5__9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_5__9_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_5__9_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_5__9_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_5__9_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_5__9_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    14.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_5__9_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    14.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_5__9_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_5__9/O[3]
                         net (fo=1, routed)           0.589    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_5__9_n_4
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.307    15.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[247]_i_2__10/O
                         net (fo=1, routed)           1.046    16.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito01_in[247]
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.124    16.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[247]_i_1__10/O
                         net (fo=2, routed)           0.673    17.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito[247]
    SLICE_X36Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.480    16.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X36Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[247]/C
                         clock pessimism              0.000    16.480    
                         clock uncertainty           -0.035    16.444    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)       -0.031    16.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[247]
  -------------------------------------------------------------------
                         required time                         16.413    
                         arrival time                         -17.183    
  -------------------------------------------------------------------
                         slack                                 -0.770    

Slack (VIOLATED) :        -0.767ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        15.440ns  (logic 9.763ns (63.233%)  route 5.677ns (36.767%))
  Logic Levels:           66  (CARRY4=62 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 16.479 - 15.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.740     1.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X27Y17         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     2.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/Q
                         net (fo=8, routed)           0.802     2.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_repN_1
    SLICE_X24Y17         LUT3 (Prop_lut3_I2_O)        0.124     3.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9/O
                         net (fo=1, routed)           0.000     3.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9/CO[3]
                         net (fo=1, routed)           0.009     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9/CO[0]
                         net (fo=1280, routed)        1.691     9.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9_n_3
    SLICE_X20Y27         LUT4 (Prop_lut4_I1_O)        0.373     9.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___5/O
                         net (fo=2, routed)           0.861    10.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___5_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    10.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_5__9_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_5__9_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_5__9_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_5__9_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.429    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_5__9_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_5__9/CO[3]
                         net (fo=1, routed)           0.009    11.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_5__9_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_5__9_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.789 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.789    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_5__9_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_5__9_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_5__9_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.140 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.140    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_5__9_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_5__9_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_5__9_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_5__9_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_5__9_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_5__9_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_5__9_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_5__9_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_5__9_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_5__9_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.310 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_5__9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_5__9_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_5__9_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_5__9_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_5__9_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_5__9_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    14.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_5__9_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    14.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_5__9_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_5__9/O[3]
                         net (fo=1, routed)           0.589    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_5__9_n_4
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.307    15.340 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[247]_i_2__10/O
                         net (fo=1, routed)           1.046    16.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito01_in[247]
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.124    16.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[247]_i_1__10/O
                         net (fo=2, routed)           0.670    17.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito[247]
    SLICE_X36Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.479    16.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X36Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]/C
                         clock pessimism              0.000    16.479    
                         clock uncertainty           -0.035    16.443    
    SLICE_X36Y53         FDRE (Setup_fdre_C_D)       -0.031    16.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]
  -------------------------------------------------------------------
                         required time                         16.412    
                         arrival time                         -17.180    
  -------------------------------------------------------------------
                         slack                                 -0.767    

Slack (VIOLATED) :        -0.761ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        15.451ns  (logic 9.773ns (63.252%)  route 5.678ns (36.748%))
  Logic Levels:           68  (CARRY4=64 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 16.479 - 15.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.740     1.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X27Y17         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     2.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/Q
                         net (fo=8, routed)           0.802     2.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_repN_1
    SLICE_X24Y17         LUT3 (Prop_lut3_I2_O)        0.124     3.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9/O
                         net (fo=1, routed)           0.000     3.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9/CO[3]
                         net (fo=1, routed)           0.009     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9/CO[0]
                         net (fo=1280, routed)        1.634     9.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9_n_3
    SLICE_X20Y29         LUT4 (Prop_lut4_I1_O)        0.373     9.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___1/O
                         net (fo=2, routed)           1.106    10.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___1_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[131]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    10.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[131]_i_6__9_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.111 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.111    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_6__9_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.225 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_6__9_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_6__9_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.453    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_6__9_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.567    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_6__9_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.681    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_6__9_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_6__9_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    11.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_6__9_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_6__9/CO[3]
                         net (fo=1, routed)           0.009    12.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_6__9_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_6__9_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_6__9_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_6__9_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_6__9_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_6__9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_6__9_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.830 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_6__9_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    12.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_6__9_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_6__9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.172    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_6__9_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_6__9_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.400    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_6__9_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.514    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_6__9_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_6__9_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.742 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_6__9_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_6__9_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    13.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_6__9_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    14.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_6__9_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    14.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_6__9_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_6__9/CO[3]
                         net (fo=1, routed)           0.000    14.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_6__9_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[251]_i_6__9/O[1]
                         net (fo=1, routed)           0.770    15.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[251]_i_6__9_n_6
    SLICE_X25Y49         LUT3 (Prop_lut3_I2_O)        0.303    15.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[249]_i_2__10/O
                         net (fo=1, routed)           0.840    16.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito01_in[249]
    SLICE_X35Y52         LUT5 (Prop_lut5_I0_O)        0.124    16.684 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[249]_i_1__10/O
                         net (fo=2, routed)           0.507    17.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito[249]
    SLICE_X36Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.479    16.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X36Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[249]/C
                         clock pessimism              0.000    16.479    
                         clock uncertainty           -0.035    16.443    
    SLICE_X36Y53         FDRE (Setup_fdre_C_D)       -0.013    16.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[249]
  -------------------------------------------------------------------
                         required time                         16.430    
                         arrival time                         -17.191    
  -------------------------------------------------------------------
                         slack                                 -0.761    

Slack (VIOLATED) :        -0.756ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[244]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        15.523ns  (logic 9.655ns (62.197%)  route 5.868ns (37.803%))
  Logic Levels:           66  (CARRY4=62 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 16.495 - 15.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.740     1.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X27Y17         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     2.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_reg_replica_1/Q
                         net (fo=8, routed)           0.802     2.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/b_msb_repN_1
    SLICE_X24Y17         LUT3 (Prop_lut3_I2_O)        0.124     3.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9/O
                         net (fo=1, routed)           0.000     3.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_4__9_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___254_i_1__9_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___497_i_1__9_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     3.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___489_i_1__9_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___481_i_1__9_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___473_i_1__9_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___465_i_1__9_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___457_i_1__9_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9/CO[3]
                         net (fo=1, routed)           0.009     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___449_i_1__9_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___441_i_1__9_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___433_i_1__9_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___425_i_1__9_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___417_i_1__9_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___409_i_1__9_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___401_i_1__9_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___393_i_1__9_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___385_i_1__9_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___377_i_1__9_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___369_i_1__9_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___361_i_1__9_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___353_i_1__9_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     5.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___345_i_1__9_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___337_i_1__9_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___329_i_1__9_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___321_i_1__9_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___313_i_1__9_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___305_i_1__9_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___297_i_1__9_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___289_i_1__9_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___281_i_1__9_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     6.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___273_i_1__9_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___265_i_1__9_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___257_i_1__9_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9/CO[0]
                         net (fo=1280, routed)        1.691     9.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i__i_2__9_n_3
    SLICE_X20Y27         LUT4 (Prop_lut4_I1_O)        0.373     9.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___5/O
                         net (fo=2, routed)           0.861    10.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/i___5_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.961 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    10.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_5__9_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_5__9_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_5__9_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_5__9_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.429    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_5__9_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_5__9/CO[3]
                         net (fo=1, routed)           0.009    11.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_5__9_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_5__9_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.789 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.789    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_5__9_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    11.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_5__9_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_5__9_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.140 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.140    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_5__9_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_5__9_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_5__9_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_5__9_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_5__9_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_5__9_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_5__9_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    12.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_5__9_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_5__9_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_5__9_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.310 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_5__9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_5__9_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_5__9_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_5__9_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_5__9_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    13.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_5__9_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    14.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_5__9_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_5__9/CO[3]
                         net (fo=1, routed)           0.000    14.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_5__9_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_5__9/O[0]
                         net (fo=1, routed)           1.490    15.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_5__9_n_7
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.295    16.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[244]_i_2__10/O
                         net (fo=1, routed)           0.670    16.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito01_in[244]
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.124    16.927 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/result_reg[244]_i_1__10/O
                         net (fo=2, routed)           0.336    17.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/intermediate_result_finito[244]
    SLICE_X43Y43         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[244]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.495    16.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X43Y43         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[244]/C
                         clock pessimism              0.115    16.610    
                         clock uncertainty           -0.035    16.575    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)       -0.067    16.508    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[244]
  -------------------------------------------------------------------
                         required time                         16.508    
                         arrival time                         -17.263    
  -------------------------------------------------------------------
                         slack                                 -0.756    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/b_msb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/multiplication_result_reg[231]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        15.454ns  (logic 9.004ns (58.262%)  route 6.450ns (41.738%))
  Logic Levels:           58  (CARRY4=54 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 16.469 - 15.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.655     1.655    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/clk
    SLICE_X36Y21         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/b_msb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.518     2.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/b_msb_reg_replica/Q
                         net (fo=31, routed)          1.103     3.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/b_msb_repN
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124     3.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___481_i_5__8/O
                         net (fo=1, routed)           0.000     3.400    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___481_i_5__8_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.932 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___481_i_1__8/CO[3]
                         net (fo=1, routed)           0.009     3.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___481_i_1__8_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___473_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___473_i_1__8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___465_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___465_i_1__8_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___457_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___457_i_1__8_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___449_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___449_i_1__8_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___441_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___441_i_1__8_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___433_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___433_i_1__8_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___425_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___425_i_1__8_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___417_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___417_i_1__8_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___409_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     4.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___409_i_1__8_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___401_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___401_i_1__8_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___393_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___393_i_1__8_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___385_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___385_i_1__8_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___377_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___377_i_1__8_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___369_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___369_i_1__8_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___361_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___361_i_1__8_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___353_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___353_i_1__8_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___345_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___345_i_1__8_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___337_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     5.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___337_i_1__8_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___329_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     6.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___329_i_1__8_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___321_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___321_i_1__8_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___313_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     6.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___313_i_1__8_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___305_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     6.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___305_i_1__8_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___297_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     6.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___297_i_1__8_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___289_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___289_i_1__8_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___281_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     6.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___281_i_1__8_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___273_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     6.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___273_i_1__8_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___265_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     7.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___265_i_1__8_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___257_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     7.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___257_i_1__8_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i__i_2__8/CO[0]
                         net (fo=1280, routed)        2.026     9.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i__i_2__8_n_3
    SLICE_X20Y36         LUT4 (Prop_lut4_I1_O)        0.373     9.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___13/O
                         net (fo=2, routed)           1.180    10.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/i___13_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[139]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    11.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[139]_i_6__8_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[143]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    11.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[143]_i_6__8_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[147]_i_6__8/CO[3]
                         net (fo=1, routed)           0.001    11.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[147]_i_6__8_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[151]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    11.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[151]_i_6__8_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[155]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    11.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[155]_i_6__8_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[159]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    12.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[159]_i_6__8_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[163]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    12.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[163]_i_6__8_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[167]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    12.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[167]_i_6__8_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[171]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    12.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[171]_i_6__8_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[175]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    12.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[175]_i_6__8_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[179]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    12.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[179]_i_6__8_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[183]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    12.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[183]_i_6__8_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[187]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    12.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[187]_i_6__8_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[191]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    12.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[191]_i_6__8_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[195]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    13.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[195]_i_6__8_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[199]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    13.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[199]_i_6__8_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[203]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    13.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[203]_i_6__8_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[207]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    13.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[207]_i_6__8_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[211]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    13.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[211]_i_6__8_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[215]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    13.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[215]_i_6__8_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[219]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    13.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[219]_i_6__8_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[223]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    13.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[223]_i_6__8_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[227]_i_6__8/CO[3]
                         net (fo=1, routed)           0.000    14.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[227]_i_6__8_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[231]_i_6__8/O[3]
                         net (fo=1, routed)           0.804    15.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg_reg[231]_i_6__8_n_4
    SLICE_X32Y70         LUT3 (Prop_lut3_I2_O)        0.299    15.434 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg[231]_i_2__9/O
                         net (fo=1, routed)           0.550    15.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/intermediate_result_finito01_in[231]
    SLICE_X33Y66         LUT5 (Prop_lut5_I0_O)        0.348    16.332 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/result_reg[231]_i_1__9/O
                         net (fo=2, routed)           0.778    17.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/intermediate_result_finito[231]
    SLICE_X33Y68         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/multiplication_result_reg[231]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.469    16.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/clk
    SLICE_X33Y68         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/multiplication_result_reg[231]/C
                         clock pessimism              0.000    16.469    
                         clock uncertainty           -0.035    16.433    
    SLICE_X33Y68         FDRE (Setup_fdre_C_D)       -0.058    16.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/u_modular_multiplier/multiplication_result_reg[231]
  -------------------------------------------------------------------
                         required time                         16.375    
                         arrival time                         -17.109    
  -------------------------------------------------------------------
                         slack                                 -0.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[212]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/base_reg[212]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.088%)  route 0.180ns (45.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.630     0.630    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X50Y134        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[212]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDRE (Prop_fdre_C_Q)         0.164     0.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier_for_squaring_base/multiplication_result_reg[212]/Q
                         net (fo=1, routed)           0.180     0.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier_for_squaring_base/square_base_result[212]
    SLICE_X49Y133        LUT3 (Prop_lut3_I0_O)        0.048     1.022 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier_for_squaring_base/base[212]_i_1__1/O
                         net (fo=1, routed)           0.000     1.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/base1_in[212]
    SLICE_X49Y133        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/base_reg[212]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.903     0.903    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/clk
    SLICE_X49Y133        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/base_reg[212]/C
                         clock pessimism             -0.009     0.894    
    SLICE_X49Y133        FDCE (Hold_fdce_C_D)         0.107     1.001    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/base_reg[212]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/load_a_reg_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier/a_reg_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.387%)  route 0.294ns (67.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.584     0.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/clk
    SLICE_X83Y99         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/load_a_reg_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/load_a_reg_reg[97]/Q
                         net (fo=1, routed)           0.294     1.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier/a_reg_reg[255]_0[97]
    SLICE_X67Y100        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier/a_reg_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.935     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier/clk
    SLICE_X67Y100        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier/a_reg_reg[97]/C
                         clock pessimism             -0.005     0.930    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.066     0.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier/a_reg_reg[97]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/base_reg[188]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/u_modular_multiplier_for_squaring_base/a_reg_reg[188]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.032%)  route 0.220ns (60.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.548     0.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/clk
    SLICE_X51Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/base_reg[188]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/base_reg[188]/Q
                         net (fo=3, routed)           0.220     0.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/u_modular_multiplier_for_squaring_base/Q[188]
    SLICE_X49Y63         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/u_modular_multiplier_for_squaring_base/a_reg_reg[188]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.819     0.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X49Y63         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/u_modular_multiplier_for_squaring_base/a_reg_reg[188]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.070     0.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/u_modular_multiplier_for_squaring_base/a_reg_reg[188]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier/multiplication_result_reg[194]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/exponentiation_result_reg[194]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.322%)  route 0.191ns (50.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.625     0.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier/clk
    SLICE_X48Y126        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier/multiplication_result_reg[194]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y126        FDRE (Prop_fdre_C_Q)         0.141     0.766 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier/multiplication_result_reg[194]/Q
                         net (fo=1, routed)           0.191     0.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier/multiplication_result[194]
    SLICE_X53Y126        LUT2 (Prop_lut2_I1_O)        0.045     1.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier/exponentiation_result[194]_i_1__1/O
                         net (fo=1, routed)           0.000     1.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier_n_446
    SLICE_X53Y126        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/exponentiation_result_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.891     0.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/clk
    SLICE_X53Y126        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/exponentiation_result_reg[194]/C
                         clock pessimism             -0.009     0.882    
    SLICE_X53Y126        FDCE (Hold_fdce_C_D)         0.091     0.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/exponentiation_result_reg[194]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.773%)  route 0.211ns (56.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.558     0.558    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X50Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0]/Q
                         net (fo=1, routed)           0.211     0.932    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/D[4]
    SLICE_X49Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.830     0.830    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X49Y2          FDRE (Hold_fdre_C_D)         0.078     0.903    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.017%)  route 0.211ns (59.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.561     0.561    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]/Q
                         net (fo=1, routed)           0.211     0.913    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[37]
    SLICE_X50Y6          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.825     0.825    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y6          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X50Y6          FDRE (Hold_fdre_C_D)         0.063     0.883    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/load_a_reg_reg[212]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/u_modular_multiplier/a_reg_reg[212]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.163%)  route 0.219ns (60.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.552     0.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/clk
    SLICE_X49Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/load_a_reg_reg[212]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/load_a_reg_reg[212]/Q
                         net (fo=1, routed)           0.219     0.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/u_modular_multiplier/a_reg_reg[255]_0[212]
    SLICE_X52Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/u_modular_multiplier/a_reg_reg[212]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.816     0.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/u_modular_multiplier/clk
    SLICE_X52Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/u_modular_multiplier/a_reg_reg[212]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.070     0.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[0].core_inst/u_modular_multiplier/a_reg_reg[212]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/base_reg[140]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier_for_squaring_base/a_reg_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.754%)  route 0.214ns (60.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.633     0.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/clk
    SLICE_X53Y108        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/base_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDCE (Prop_fdce_C_Q)         0.141     0.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/base_reg[140]/Q
                         net (fo=3, routed)           0.214     0.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier_for_squaring_base/Q[140]
    SLICE_X45Y109        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier_for_squaring_base/a_reg_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.909     0.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier_for_squaring_base/clk
    SLICE_X45Y109        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier_for_squaring_base/a_reg_reg[140]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.055     0.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/u_modular_multiplier_for_squaring_base/a_reg_reg[140]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.728%)  route 0.214ns (60.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.561     0.561    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[45]/Q
                         net (fo=1, routed)           0.214     0.916    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[38]
    SLICE_X50Y6          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.825     0.825    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y6          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X50Y6          FDRE (Hold_fdre_C_D)         0.060     0.880    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.594     0.594    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X21Y8          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y8          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     0.790    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X20Y8          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.863     0.863    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X20Y8          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.256     0.607    
    SLICE_X20Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.754    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X2Y3  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X2Y3  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X3Y2  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X3Y2  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X77Y3  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X78Y4  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X78Y4  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X77Y4  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X77Y4  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X77Y4  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X2Y17  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[175]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.720ns  (logic 0.580ns (4.560%)  route 12.140ns (95.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 16.682 - 15.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.891     1.891    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456     2.347 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          4.917     7.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.124     7.388 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        7.222    14.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X31Y125        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[175]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.682    16.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X31Y125        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[175]/C
                         clock pessimism              0.167    16.849    
                         clock uncertainty           -0.035    16.814    
    SLICE_X31Y125        FDCE (Recov_fdce_C_CLR)     -0.405    16.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[175]
  -------------------------------------------------------------------
                         required time                         16.409    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[177]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.720ns  (logic 0.580ns (4.560%)  route 12.140ns (95.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 16.682 - 15.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.891     1.891    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456     2.347 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          4.917     7.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.124     7.388 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        7.222    14.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X31Y125        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[177]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.682    16.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X31Y125        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[177]/C
                         clock pessimism              0.167    16.849    
                         clock uncertainty           -0.035    16.814    
    SLICE_X31Y125        FDCE (Recov_fdce_C_CLR)     -0.405    16.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[177]
  -------------------------------------------------------------------
                         required time                         16.409    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[187]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.720ns  (logic 0.580ns (4.560%)  route 12.140ns (95.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 16.682 - 15.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.891     1.891    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456     2.347 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          4.917     7.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.124     7.388 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        7.222    14.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X31Y125        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[187]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.682    16.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X31Y125        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[187]/C
                         clock pessimism              0.167    16.849    
                         clock uncertainty           -0.035    16.814    
    SLICE_X31Y125        FDCE (Recov_fdce_C_CLR)     -0.405    16.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[187]
  -------------------------------------------------------------------
                         required time                         16.409    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[196]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.720ns  (logic 0.580ns (4.560%)  route 12.140ns (95.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 16.682 - 15.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.891     1.891    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456     2.347 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          4.917     7.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.124     7.388 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        7.222    14.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X31Y125        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[196]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.682    16.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X31Y125        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[196]/C
                         clock pessimism              0.167    16.849    
                         clock uncertainty           -0.035    16.814    
    SLICE_X31Y125        FDCE (Recov_fdce_C_CLR)     -0.405    16.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[196]
  -------------------------------------------------------------------
                         required time                         16.409    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[204]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.688ns  (logic 0.580ns (4.571%)  route 12.108ns (95.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 16.688 - 15.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.891     1.891    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456     2.347 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          4.917     7.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.124     7.388 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        7.191    14.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X31Y130        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[204]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.688    16.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X31Y130        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[204]/C
                         clock pessimism              0.167    16.855    
                         clock uncertainty           -0.035    16.820    
    SLICE_X31Y130        FDCE (Recov_fdce_C_CLR)     -0.405    16.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[204]
  -------------------------------------------------------------------
                         required time                         16.415    
                         arrival time                         -14.579    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[214]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.688ns  (logic 0.580ns (4.571%)  route 12.108ns (95.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 16.688 - 15.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.891     1.891    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456     2.347 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          4.917     7.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.124     7.388 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        7.191    14.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X31Y130        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[214]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.688    16.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X31Y130        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[214]/C
                         clock pessimism              0.167    16.855    
                         clock uncertainty           -0.035    16.820    
    SLICE_X31Y130        FDCE (Recov_fdce_C_CLR)     -0.405    16.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[214]
  -------------------------------------------------------------------
                         required time                         16.415    
                         arrival time                         -14.579    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[215]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.688ns  (logic 0.580ns (4.571%)  route 12.108ns (95.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 16.688 - 15.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.891     1.891    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456     2.347 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          4.917     7.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.124     7.388 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        7.191    14.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X31Y130        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[215]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.688    16.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X31Y130        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[215]/C
                         clock pessimism              0.167    16.855    
                         clock uncertainty           -0.035    16.820    
    SLICE_X31Y130        FDCE (Recov_fdce_C_CLR)     -0.405    16.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[215]
  -------------------------------------------------------------------
                         required time                         16.415    
                         arrival time                         -14.579    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[219]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.688ns  (logic 0.580ns (4.571%)  route 12.108ns (95.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 16.688 - 15.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.891     1.891    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456     2.347 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          4.917     7.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.124     7.388 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        7.191    14.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X31Y130        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[219]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.688    16.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X31Y130        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[219]/C
                         clock pessimism              0.167    16.855    
                         clock uncertainty           -0.035    16.820    
    SLICE_X31Y130        FDCE (Recov_fdce_C_CLR)     -0.405    16.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[219]
  -------------------------------------------------------------------
                         required time                         16.415    
                         arrival time                         -14.579    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/exponentiation_result_reg[251]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.643ns  (logic 0.580ns (4.588%)  route 12.063ns (95.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 16.652 - 15.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.891     1.891    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456     2.347 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          4.917     7.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.124     7.388 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        7.146    14.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/modulus_val_reg[0]_0
    SLICE_X38Y142        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/exponentiation_result_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.652    16.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/clk
    SLICE_X38Y142        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/exponentiation_result_reg[251]/C
                         clock pessimism              0.132    16.784    
                         clock uncertainty           -0.035    16.749    
    SLICE_X38Y142        FDCE (Recov_fdce_C_CLR)     -0.361    16.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/exponentiation_result_reg[251]
  -------------------------------------------------------------------
                         required time                         16.388    
                         arrival time                         -14.534    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/exponentiation_result_reg[253]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.643ns  (logic 0.580ns (4.588%)  route 12.063ns (95.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 16.652 - 15.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.891     1.891    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456     2.347 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          4.917     7.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.124     7.388 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        7.146    14.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/modulus_val_reg[0]_0
    SLICE_X38Y142        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/exponentiation_result_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.652    16.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/clk
    SLICE_X38Y142        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/exponentiation_result_reg[253]/C
                         clock pessimism              0.132    16.784    
                         clock uncertainty           -0.035    16.749    
    SLICE_X38Y142        FDCE (Recov_fdce_C_CLR)     -0.361    16.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[2].core_inst/exponentiation_result_reg[253]
  -------------------------------------------------------------------
                         required time                         16.388    
                         arrival time                         -14.534    
  -------------------------------------------------------------------
                         slack                                  1.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.186ns (7.230%)  route 2.387ns (92.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.658     0.658    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.953     2.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.045     2.797 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        0.433     3.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X86Y16         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.851     0.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X86Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg/C
                         clock pessimism              0.000     0.851    
    SLICE_X86Y16         FDCE (Remov_fdce_C_CLR)     -0.067     0.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.186ns (7.230%)  route 2.387ns (92.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.658     0.658    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.953     2.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.045     2.797 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        0.433     3.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X86Y16         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.851     0.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X86Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]/C
                         clock pessimism              0.000     0.851    
    SLICE_X86Y16         FDCE (Remov_fdce_C_CLR)     -0.067     0.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.186ns (7.230%)  route 2.387ns (92.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.658     0.658    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.953     2.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.045     2.797 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        0.433     3.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X86Y16         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.851     0.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X86Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
                         clock pessimism              0.000     0.851    
    SLICE_X86Y16         FDCE (Remov_fdce_C_CLR)     -0.067     0.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.186ns (7.230%)  route 2.387ns (92.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.658     0.658    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.953     2.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.045     2.797 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        0.433     3.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X86Y16         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.851     0.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X86Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[7]/C
                         clock pessimism              0.000     0.851    
    SLICE_X86Y16         FDCE (Remov_fdce_C_CLR)     -0.067     0.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[107]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.186ns (7.308%)  route 2.359ns (92.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.658     0.658    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.953     2.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.045     2.797 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        0.406     3.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n_0
    SLICE_X73Y16         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[107]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.848     0.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/clk
    SLICE_X73Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[107]/C
                         clock pessimism              0.000     0.848    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092     0.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[107]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[109]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.186ns (7.308%)  route 2.359ns (92.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.658     0.658    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.953     2.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.045     2.797 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        0.406     3.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n_0
    SLICE_X73Y16         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[109]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.848     0.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/clk
    SLICE_X73Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[109]/C
                         clock pessimism              0.000     0.848    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092     0.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[109]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[110]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.186ns (7.308%)  route 2.359ns (92.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.658     0.658    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.953     2.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.045     2.797 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        0.406     3.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n_0
    SLICE_X73Y16         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[110]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.848     0.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/clk
    SLICE_X73Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[110]/C
                         clock pessimism              0.000     0.848    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092     0.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[110]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[99]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.186ns (7.308%)  route 2.359ns (92.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.658     0.658    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.953     2.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.045     2.797 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        0.406     3.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n_0
    SLICE_X73Y16         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[99]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.848     0.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/clk
    SLICE_X73Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[99]/C
                         clock pessimism              0.000     0.848    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092     0.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[99]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.452ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[100]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.186ns (7.296%)  route 2.363ns (92.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.658     0.658    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.953     2.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.045     2.797 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        0.410     3.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n_0
    SLICE_X72Y16         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[100]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.848     0.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/clk
    SLICE_X72Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[100]/C
                         clock pessimism              0.000     0.848    
    SLICE_X72Y16         FDCE (Remov_fdce_C_CLR)     -0.092     0.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.452ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[102]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.186ns (7.296%)  route 2.363ns (92.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.658     0.658    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          1.953     2.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.045     2.797 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/axi_awready_i_1/O
                         net (fo=8301, routed)        0.410     3.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/reset_n_0
    SLICE_X72Y16         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.848     0.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/clk
    SLICE_X72Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[102]/C
                         clock pessimism              0.000     0.848    
    SLICE_X72Y16         FDCE (Remov_fdce_C_CLR)     -0.092     0.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_multicore_handler/gen_cores[5].core_inst/exponent_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  2.452    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.045ns  (logic 0.124ns (4.073%)  route 2.921ns (95.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.921     2.921    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y143        LUT1 (Prop_lut1_I0_O)        0.124     3.045 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.045    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.695     1.695    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.045ns (3.861%)  route 1.121ns (96.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.121     1.121    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y143        LUT1 (Prop_lut1_I0_O)        0.045     1.166 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.166    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.929     0.929    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.437ns  (logic 0.456ns (5.405%)  route 7.981ns (94.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.891     1.891    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456     2.347 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          7.981    10.328    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X41Y3          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.495     1.495    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X41Y3          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.694ns  (logic 0.610ns (10.713%)  route 5.084ns (89.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.735     1.735    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.456     2.191 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.552     6.743    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.154     6.897 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.429    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y15          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.652     1.652    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y15          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.694ns  (logic 0.610ns (10.713%)  route 5.084ns (89.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.735     1.735    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.456     2.191 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.552     6.743    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.154     6.897 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.429    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y15          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.652     1.652    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y15          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.694ns  (logic 0.610ns (10.713%)  route 5.084ns (89.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.735     1.735    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.456     2.191 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.552     6.743    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.154     6.897 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.429    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y15          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.652     1.652    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y15          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 0.580ns (10.224%)  route 5.093ns (89.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.735     1.735    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.456     2.191 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.552     6.743    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.124     6.867 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.540     7.408    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y22          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.644     1.644    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y22          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 0.580ns (10.224%)  route 5.093ns (89.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.735     1.735    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.456     2.191 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.552     6.743    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.124     6.867 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.540     7.408    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y22          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.644     1.644    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y22          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 0.580ns (10.224%)  route 5.093ns (89.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.735     1.735    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.456     2.191 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.552     6.743    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.124     6.867 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.540     7.408    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y22          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.644     1.644    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y22          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.491ns  (logic 0.574ns (10.453%)  route 4.917ns (89.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.891     1.891    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456     2.347 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          4.917     7.264    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X77Y4          LUT1 (Prop_lut1_I0_O)        0.118     7.382 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     7.382    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X77Y4          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.561     1.561    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X77Y4          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.392ns  (logic 0.610ns (11.313%)  route 4.782ns (88.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.735     1.735    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.456     2.191 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.250     6.441    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.154     6.595 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.127    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y14          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.654     1.654    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y14          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.392ns  (logic 0.610ns (11.313%)  route 4.782ns (88.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.735     1.735    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.456     2.191 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.250     6.441    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.154     6.595 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.127    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y14          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       1.654     1.654    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y14          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.510%)  route 0.191ns (57.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.658     0.658    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y143        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.191     0.990    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X31Y143        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.930     0.930    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X31Y143        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.186ns (18.331%)  route 0.829ns (81.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.588     0.588    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.649     1.378    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.602    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X45Y1          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.830     0.830    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X45Y1          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.186ns (18.331%)  route 0.829ns (81.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.588     0.588    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.649     1.378    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.602    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X45Y1          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.830     0.830    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X45Y1          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.186ns (18.331%)  route 0.829ns (81.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.588     0.588    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.649     1.378    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.602    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X45Y1          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.830     0.830    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X45Y1          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.087ns  (logic 0.186ns (17.116%)  route 0.901ns (82.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.588     0.588    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.724     1.452    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.497 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.674    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X48Y5          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.829     0.829    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X48Y5          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.087ns  (logic 0.186ns (17.116%)  route 0.901ns (82.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.588     0.588    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.724     1.452    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.497 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.674    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X48Y5          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.829     0.829    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X48Y5          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.087ns  (logic 0.186ns (17.116%)  route 0.901ns (82.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.588     0.588    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.724     1.452    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.497 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.674    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X48Y5          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.829     0.829    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X48Y5          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.186ns (16.314%)  route 0.954ns (83.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.588     0.588    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.649     1.378    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.305     1.728    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y2          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.830     0.830    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y2          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.186ns (16.314%)  route 0.954ns (83.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.588     0.588    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.649     1.378    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.305     1.728    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y2          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.830     0.830    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y2          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.186ns (16.314%)  route 0.954ns (83.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.588     0.588    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X77Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.649     1.378    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.305     1.728    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y2          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34121, routed)       0.830     0.830    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y2          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





