
Acceleration With MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006088  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000830  08006194  08006194  00007194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069c4  080069c4  00008064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080069c4  080069c4  00008064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080069c4  080069c4  00008064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069c4  080069c4  000079c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080069c8  080069c8  000079c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080069cc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005d0  20000064  08006a30  00008064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000634  08006a30  00008634  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000096e1  00000000  00000000  0000808d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fca  00000000  00000000  0001176e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000900  00000000  00000000  00013738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006d3  00000000  00000000  00014038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017cf8  00000000  00000000  0001470b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d38d  00000000  00000000  0002c403  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083788  00000000  00000000  00039790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bcf18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a18  00000000  00000000  000bcf5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  000bf974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	0800617c 	.word	0x0800617c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	0800617c 	.word	0x0800617c

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpun>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000700:	d102      	bne.n	8000708 <__aeabi_fcmpun+0x14>
 8000702:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000706:	d108      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000708:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800070c:	d102      	bne.n	8000714 <__aeabi_fcmpun+0x20>
 800070e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000712:	d102      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	4770      	bx	lr
 800071a:	f04f 0001 	mov.w	r0, #1
 800071e:	4770      	bx	lr

08000720 <__aeabi_f2iz>:
 8000720:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000724:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000728:	d30f      	bcc.n	800074a <__aeabi_f2iz+0x2a>
 800072a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800072e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000732:	d90d      	bls.n	8000750 <__aeabi_f2iz+0x30>
 8000734:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800073c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000740:	fa23 f002 	lsr.w	r0, r3, r2
 8000744:	bf18      	it	ne
 8000746:	4240      	negne	r0, r0
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr
 8000750:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000754:	d101      	bne.n	800075a <__aeabi_f2iz+0x3a>
 8000756:	0242      	lsls	r2, r0, #9
 8000758:	d105      	bne.n	8000766 <__aeabi_f2iz+0x46>
 800075a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800075e:	bf08      	it	eq
 8000760:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr

0800076c <float_to_str>:

extern I2C_HandleTypeDef hi2c1;

// Helper: convert float -> string with 'decimals' digits, no %f used
static void float_to_str(float v, char *out, size_t out_len, int decimals)
{
 800076c:	b590      	push	{r4, r7, lr}
 800076e:	b08d      	sub	sp, #52	@ 0x34
 8000770:	af02      	add	r7, sp, #8
 8000772:	60f8      	str	r0, [r7, #12]
 8000774:	60b9      	str	r1, [r7, #8]
 8000776:	607a      	str	r2, [r7, #4]
 8000778:	603b      	str	r3, [r7, #0]
    if (out_len == 0) return;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	2b00      	cmp	r3, #0
 800077e:	f000 8087 	beq.w	8000890 <float_to_str+0x124>
    if (decimals < 0) decimals = 0;
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	2b00      	cmp	r3, #0
 8000786:	da01      	bge.n	800078c <float_to_str+0x20>
 8000788:	2300      	movs	r3, #0
 800078a:	603b      	str	r3, [r7, #0]
    if (decimals > 5) decimals = 5; // limit
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	2b05      	cmp	r3, #5
 8000790:	dd01      	ble.n	8000796 <float_to_str+0x2a>
 8000792:	2305      	movs	r3, #5
 8000794:	603b      	str	r3, [r7, #0]

    int sign = 0;
 8000796:	2300      	movs	r3, #0
 8000798:	627b      	str	r3, [r7, #36]	@ 0x24
    if (v < 0.0f) { sign = 1; v = -v; }
 800079a:	f04f 0100 	mov.w	r1, #0
 800079e:	68f8      	ldr	r0, [r7, #12]
 80007a0:	f7ff ff80 	bl	80006a4 <__aeabi_fcmplt>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d005      	beq.n	80007b6 <float_to_str+0x4a>
 80007aa:	2301      	movs	r3, #1
 80007ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80007b4:	60fb      	str	r3, [r7, #12]

    int mult = 1;
 80007b6:	2301      	movs	r3, #1
 80007b8:	623b      	str	r3, [r7, #32]
    for (int i = 0; i < decimals; ++i) mult *= 10;
 80007ba:	2300      	movs	r3, #0
 80007bc:	61fb      	str	r3, [r7, #28]
 80007be:	e008      	b.n	80007d2 <float_to_str+0x66>
 80007c0:	6a3a      	ldr	r2, [r7, #32]
 80007c2:	4613      	mov	r3, r2
 80007c4:	009b      	lsls	r3, r3, #2
 80007c6:	4413      	add	r3, r2
 80007c8:	005b      	lsls	r3, r3, #1
 80007ca:	623b      	str	r3, [r7, #32]
 80007cc:	69fb      	ldr	r3, [r7, #28]
 80007ce:	3301      	adds	r3, #1
 80007d0:	61fb      	str	r3, [r7, #28]
 80007d2:	69fa      	ldr	r2, [r7, #28]
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	429a      	cmp	r2, r3
 80007d8:	dbf2      	blt.n	80007c0 <float_to_str+0x54>

    int whole = (int)v;
 80007da:	68f8      	ldr	r0, [r7, #12]
 80007dc:	f7ff ffa0 	bl	8000720 <__aeabi_f2iz>
 80007e0:	4603      	mov	r3, r0
 80007e2:	61bb      	str	r3, [r7, #24]
    int frac = (int)((v - (float)whole) * (float)mult + 0.5f); // round
 80007e4:	69b8      	ldr	r0, [r7, #24]
 80007e6:	f7ff fd6b 	bl	80002c0 <__aeabi_i2f>
 80007ea:	4603      	mov	r3, r0
 80007ec:	4619      	mov	r1, r3
 80007ee:	68f8      	ldr	r0, [r7, #12]
 80007f0:	f7ff fcb0 	bl	8000154 <__aeabi_fsub>
 80007f4:	4603      	mov	r3, r0
 80007f6:	461c      	mov	r4, r3
 80007f8:	6a38      	ldr	r0, [r7, #32]
 80007fa:	f7ff fd61 	bl	80002c0 <__aeabi_i2f>
 80007fe:	4603      	mov	r3, r0
 8000800:	4619      	mov	r1, r3
 8000802:	4620      	mov	r0, r4
 8000804:	f7ff fdb0 	bl	8000368 <__aeabi_fmul>
 8000808:	4603      	mov	r3, r0
 800080a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800080e:	4618      	mov	r0, r3
 8000810:	f7ff fca2 	bl	8000158 <__addsf3>
 8000814:	4603      	mov	r3, r0
 8000816:	4618      	mov	r0, r3
 8000818:	f7ff ff82 	bl	8000720 <__aeabi_f2iz>
 800081c:	4603      	mov	r3, r0
 800081e:	617b      	str	r3, [r7, #20]

    if (frac >= mult) { whole += 1; frac -= mult; }
 8000820:	697a      	ldr	r2, [r7, #20]
 8000822:	6a3b      	ldr	r3, [r7, #32]
 8000824:	429a      	cmp	r2, r3
 8000826:	db06      	blt.n	8000836 <float_to_str+0xca>
 8000828:	69bb      	ldr	r3, [r7, #24]
 800082a:	3301      	adds	r3, #1
 800082c:	61bb      	str	r3, [r7, #24]
 800082e:	697a      	ldr	r2, [r7, #20]
 8000830:	6a3b      	ldr	r3, [r7, #32]
 8000832:	1ad3      	subs	r3, r2, r3
 8000834:	617b      	str	r3, [r7, #20]

    if (sign) {
 8000836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000838:	2b00      	cmp	r3, #0
 800083a:	d014      	beq.n	8000866 <float_to_str+0xfa>
        if (decimals == 0)
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d106      	bne.n	8000850 <float_to_str+0xe4>
            snprintf(out, out_len, "-%d", whole);
 8000842:	69bb      	ldr	r3, [r7, #24]
 8000844:	4a14      	ldr	r2, [pc, #80]	@ (8000898 <float_to_str+0x12c>)
 8000846:	6879      	ldr	r1, [r7, #4]
 8000848:	68b8      	ldr	r0, [r7, #8]
 800084a:	f004 ff49 	bl	80056e0 <sniprintf>
 800084e:	e020      	b.n	8000892 <float_to_str+0x126>
        else
            snprintf(out, out_len, "-%d.%0*d", whole, decimals, frac);
 8000850:	697b      	ldr	r3, [r7, #20]
 8000852:	9301      	str	r3, [sp, #4]
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	9300      	str	r3, [sp, #0]
 8000858:	69bb      	ldr	r3, [r7, #24]
 800085a:	4a10      	ldr	r2, [pc, #64]	@ (800089c <float_to_str+0x130>)
 800085c:	6879      	ldr	r1, [r7, #4]
 800085e:	68b8      	ldr	r0, [r7, #8]
 8000860:	f004 ff3e 	bl	80056e0 <sniprintf>
 8000864:	e015      	b.n	8000892 <float_to_str+0x126>
    } else {
        if (decimals == 0)
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d106      	bne.n	800087a <float_to_str+0x10e>
            snprintf(out, out_len, "%d", whole);
 800086c:	69bb      	ldr	r3, [r7, #24]
 800086e:	4a0c      	ldr	r2, [pc, #48]	@ (80008a0 <float_to_str+0x134>)
 8000870:	6879      	ldr	r1, [r7, #4]
 8000872:	68b8      	ldr	r0, [r7, #8]
 8000874:	f004 ff34 	bl	80056e0 <sniprintf>
 8000878:	e00b      	b.n	8000892 <float_to_str+0x126>
        else
            snprintf(out, out_len, "%d.%0*d", whole, decimals, frac);
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	9301      	str	r3, [sp, #4]
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	9300      	str	r3, [sp, #0]
 8000882:	69bb      	ldr	r3, [r7, #24]
 8000884:	4a07      	ldr	r2, [pc, #28]	@ (80008a4 <float_to_str+0x138>)
 8000886:	6879      	ldr	r1, [r7, #4]
 8000888:	68b8      	ldr	r0, [r7, #8]
 800088a:	f004 ff29 	bl	80056e0 <sniprintf>
 800088e:	e000      	b.n	8000892 <float_to_str+0x126>
    if (out_len == 0) return;
 8000890:	bf00      	nop
    }
}
 8000892:	372c      	adds	r7, #44	@ 0x2c
 8000894:	46bd      	mov	sp, r7
 8000896:	bd90      	pop	{r4, r7, pc}
 8000898:	08006194 	.word	0x08006194
 800089c:	08006198 	.word	0x08006198
 80008a0:	080061a4 	.word	0x080061a4
 80008a4:	080061a8 	.word	0x080061a8

080008a8 <General_Run>:

void General_Run(void) {
 80008a8:	b590      	push	{r4, r7, lr}
 80008aa:	b0af      	sub	sp, #188	@ 0xbc
 80008ac:	af02      	add	r7, sp, #8
    OLED_Init(&hi2c1);
 80008ae:	48b1      	ldr	r0, [pc, #708]	@ (8000b74 <General_Run+0x2cc>)
 80008b0:	f000 fb7a 	bl	8000fa8 <OLED_Init>
    MPU6050_Init(&hi2c1);
 80008b4:	48af      	ldr	r0, [pc, #700]	@ (8000b74 <General_Run+0x2cc>)
 80008b6:	f000 faad 	bl	8000e14 <MPU6050_Init>
    float ax, ay, az, gx, gy, gz;

    char line[32];
    char fstr[16];

    OLED_Clear();   // clear only once at start
 80008ba:	f000 fb85 	bl	8000fc8 <OLED_Clear>
    OLED_Print(39, 0, "MPU6050");
 80008be:	4aae      	ldr	r2, [pc, #696]	@ (8000b78 <General_Run+0x2d0>)
 80008c0:	2100      	movs	r1, #0
 80008c2:	2027      	movs	r0, #39	@ 0x27
 80008c4:	f000 fb8a 	bl	8000fdc <OLED_Print>
    OLED_Rectangle(0, 12, 128, 1);
 80008c8:	2301      	movs	r3, #1
 80008ca:	2280      	movs	r2, #128	@ 0x80
 80008cc:	210c      	movs	r1, #12
 80008ce:	2000      	movs	r0, #0
 80008d0:	f000 fbc5 	bl	800105e <OLED_Rectangle>
    OLED_Print(0, 16, "ACC:");
 80008d4:	4aa9      	ldr	r2, [pc, #676]	@ (8000b7c <General_Run+0x2d4>)
 80008d6:	2110      	movs	r1, #16
 80008d8:	2000      	movs	r0, #0
 80008da:	f000 fb7f 	bl	8000fdc <OLED_Print>
    OLED_Rectangle(0, 38, 128, 1);
 80008de:	2301      	movs	r3, #1
 80008e0:	2280      	movs	r2, #128	@ 0x80
 80008e2:	2126      	movs	r1, #38	@ 0x26
 80008e4:	2000      	movs	r0, #0
 80008e6:	f000 fbba 	bl	800105e <OLED_Rectangle>
    OLED_Print(0, 42, "GYR:");
 80008ea:	4aa5      	ldr	r2, [pc, #660]	@ (8000b80 <General_Run+0x2d8>)
 80008ec:	212a      	movs	r1, #42	@ 0x2a
 80008ee:	2000      	movs	r0, #0
 80008f0:	f000 fb74 	bl	8000fdc <OLED_Print>
    OLED_Update();
 80008f4:	f000 fb8e 	bl	8001014 <OLED_Update>

    while (1) {
    	// Read Sensors
        MPU6050_ReadAccelGyro(&ax, &ay, &az, &gx, &gy, &gz);
 80008f8:	f107 0480 	add.w	r4, r7, #128	@ 0x80
 80008fc:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 8000900:	f107 0188 	add.w	r1, r7, #136	@ 0x88
 8000904:	f107 008c 	add.w	r0, r7, #140	@ 0x8c
 8000908:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 800090c:	9301      	str	r3, [sp, #4]
 800090e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000912:	9300      	str	r3, [sp, #0]
 8000914:	4623      	mov	r3, r4
 8000916:	f000 fa97 	bl	8000e48 <MPU6050_ReadAccelGyro>
        // calculate magnitude here
        float accMag = sqrtf(ax*ax + ay*ay + az*az);
 800091a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800091e:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8000922:	4611      	mov	r1, r2
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff fd1f 	bl	8000368 <__aeabi_fmul>
 800092a:	4603      	mov	r3, r0
 800092c:	461c      	mov	r4, r3
 800092e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000932:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8000936:	4611      	mov	r1, r2
 8000938:	4618      	mov	r0, r3
 800093a:	f7ff fd15 	bl	8000368 <__aeabi_fmul>
 800093e:	4603      	mov	r3, r0
 8000940:	4619      	mov	r1, r3
 8000942:	4620      	mov	r0, r4
 8000944:	f7ff fc08 	bl	8000158 <__addsf3>
 8000948:	4603      	mov	r3, r0
 800094a:	461c      	mov	r4, r3
 800094c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000950:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000954:	4611      	mov	r1, r2
 8000956:	4618      	mov	r0, r3
 8000958:	f7ff fd06 	bl	8000368 <__aeabi_fmul>
 800095c:	4603      	mov	r3, r0
 800095e:	4619      	mov	r1, r3
 8000960:	4620      	mov	r0, r4
 8000962:	f7ff fbf9 	bl	8000158 <__addsf3>
 8000966:	4603      	mov	r3, r0
 8000968:	4618      	mov	r0, r3
 800096a:	f005 fb7d 	bl	8006068 <sqrtf>
 800096e:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
        float gyrMag = sqrtf(gx*gx + gy*gy + gz*gz);
 8000972:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000976:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800097a:	4611      	mov	r1, r2
 800097c:	4618      	mov	r0, r3
 800097e:	f7ff fcf3 	bl	8000368 <__aeabi_fmul>
 8000982:	4603      	mov	r3, r0
 8000984:	461c      	mov	r4, r3
 8000986:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000988:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800098a:	4611      	mov	r1, r2
 800098c:	4618      	mov	r0, r3
 800098e:	f7ff fceb 	bl	8000368 <__aeabi_fmul>
 8000992:	4603      	mov	r3, r0
 8000994:	4619      	mov	r1, r3
 8000996:	4620      	mov	r0, r4
 8000998:	f7ff fbde 	bl	8000158 <__addsf3>
 800099c:	4603      	mov	r3, r0
 800099e:	461c      	mov	r4, r3
 80009a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80009a2:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80009a4:	4611      	mov	r1, r2
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff fcde 	bl	8000368 <__aeabi_fmul>
 80009ac:	4603      	mov	r3, r0
 80009ae:	4619      	mov	r1, r3
 80009b0:	4620      	mov	r0, r4
 80009b2:	f7ff fbd1 	bl	8000158 <__addsf3>
 80009b6:	4603      	mov	r3, r0
 80009b8:	4618      	mov	r0, r3
 80009ba:	f005 fb55 	bl	8006068 <sqrtf>
 80009be:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8


        // ------------------ ACCELERATION ------------------
        // Acceleration magnitude
        float_to_str(accMag, fstr, sizeof(fstr), 2);
 80009c2:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 80009c6:	2302      	movs	r3, #2
 80009c8:	2210      	movs	r2, #16
 80009ca:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 80009ce:	f7ff fecd 	bl	800076c <float_to_str>
        snprintf(line, sizeof(line), "%s g", fstr);
 80009d2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80009d6:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 80009da:	4a6a      	ldr	r2, [pc, #424]	@ (8000b84 <General_Run+0x2dc>)
 80009dc:	2120      	movs	r1, #32
 80009de:	f004 fe7f 	bl	80056e0 <sniprintf>
        OLED_ClearArea(30, 16, 98, 10);
 80009e2:	230a      	movs	r3, #10
 80009e4:	2262      	movs	r2, #98	@ 0x62
 80009e6:	2110      	movs	r1, #16
 80009e8:	201e      	movs	r0, #30
 80009ea:	f000 fb19 	bl	8001020 <OLED_ClearArea>
        OLED_Print(30, 16, line);
 80009ee:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80009f2:	461a      	mov	r2, r3
 80009f4:	2110      	movs	r1, #16
 80009f6:	201e      	movs	r0, #30
 80009f8:	f000 faf0 	bl	8000fdc <OLED_Print>

        //Acceleration raw values
        float ax_dps = ax / 16384.0f;
 80009fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000a00:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff fd63 	bl	80004d0 <__aeabi_fdiv>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        float ay_dps = ay / 16384.0f;
 8000a10:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000a14:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f7ff fd59 	bl	80004d0 <__aeabi_fdiv>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        float az_dps = az / 16384.0f;
 8000a24:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000a28:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f7ff fd4f 	bl	80004d0 <__aeabi_fdiv>
 8000a32:	4603      	mov	r3, r0
 8000a34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        char ax_str[12], ay_str[12], az_str[12];

        float_to_str(ax_dps, ax_str, sizeof(ax_str), 1);
 8000a38:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	220c      	movs	r2, #12
 8000a40:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8000a44:	f7ff fe92 	bl	800076c <float_to_str>
        float_to_str(ay_dps, ay_str, sizeof(ay_str), 1);
 8000a48:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	220c      	movs	r2, #12
 8000a50:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8000a54:	f7ff fe8a 	bl	800076c <float_to_str>
        float_to_str(az_dps, az_str, sizeof(az_str), 1);
 8000a58:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	220c      	movs	r2, #12
 8000a60:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8000a64:	f7ff fe82 	bl	800076c <float_to_str>

        OLED_ClearArea(0, 27, 128, 10);
 8000a68:	230a      	movs	r3, #10
 8000a6a:	2280      	movs	r2, #128	@ 0x80
 8000a6c:	211b      	movs	r1, #27
 8000a6e:	2000      	movs	r0, #0
 8000a70:	f000 fad6 	bl	8001020 <OLED_ClearArea>

        // Print accRaw
        OLED_Print(0, 27, ax_str);   // AX
 8000a74:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000a78:	461a      	mov	r2, r3
 8000a7a:	211b      	movs	r1, #27
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	f000 faad 	bl	8000fdc <OLED_Print>
        OLED_Print(42, 27, ay_str);   // AY
 8000a82:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a86:	461a      	mov	r2, r3
 8000a88:	211b      	movs	r1, #27
 8000a8a:	202a      	movs	r0, #42	@ 0x2a
 8000a8c:	f000 faa6 	bl	8000fdc <OLED_Print>
        OLED_Print(84, 27, az_str);   // AZ
 8000a90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a94:	461a      	mov	r2, r3
 8000a96:	211b      	movs	r1, #27
 8000a98:	2054      	movs	r0, #84	@ 0x54
 8000a9a:	f000 fa9f 	bl	8000fdc <OLED_Print>


        // ------------------ ANGULAR VELOCITY ------------------
        //Gyroscope magnitude
        float_to_str(gyrMag, fstr, sizeof(fstr), 2);
 8000a9e:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8000aa2:	2302      	movs	r3, #2
 8000aa4:	2210      	movs	r2, #16
 8000aa6:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8000aaa:	f7ff fe5f 	bl	800076c <float_to_str>
		snprintf(line, sizeof(line), "%s dec/s", fstr);
 8000aae:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000ab2:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 8000ab6:	4a34      	ldr	r2, [pc, #208]	@ (8000b88 <General_Run+0x2e0>)
 8000ab8:	2120      	movs	r1, #32
 8000aba:	f004 fe11 	bl	80056e0 <sniprintf>
		OLED_ClearArea(30, 42, 128, 10);
 8000abe:	230a      	movs	r3, #10
 8000ac0:	2280      	movs	r2, #128	@ 0x80
 8000ac2:	212a      	movs	r1, #42	@ 0x2a
 8000ac4:	201e      	movs	r0, #30
 8000ac6:	f000 faab 	bl	8001020 <OLED_ClearArea>
		OLED_Print(30, 42, line);
 8000aca:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ace:	461a      	mov	r2, r3
 8000ad0:	212a      	movs	r1, #42	@ 0x2a
 8000ad2:	201e      	movs	r0, #30
 8000ad4:	f000 fa82 	bl	8000fdc <OLED_Print>

		//Gyroscope raw values
        float gx_dps = gx / 131.0f;
 8000ad8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000adc:	492b      	ldr	r1, [pc, #172]	@ (8000b8c <General_Run+0x2e4>)
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff fcf6 	bl	80004d0 <__aeabi_fdiv>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        float gy_dps = gy / 131.0f;
 8000aea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000aec:	4927      	ldr	r1, [pc, #156]	@ (8000b8c <General_Run+0x2e4>)
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff fcee 	bl	80004d0 <__aeabi_fdiv>
 8000af4:	4603      	mov	r3, r0
 8000af6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        float gz_dps = gz / 131.0f;
 8000afa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000afc:	4923      	ldr	r1, [pc, #140]	@ (8000b8c <General_Run+0x2e4>)
 8000afe:	4618      	mov	r0, r3
 8000b00:	f7ff fce6 	bl	80004d0 <__aeabi_fdiv>
 8000b04:	4603      	mov	r3, r0
 8000b06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

        char gx_str[12], gy_str[12], gz_str[12];

        float_to_str(gx_dps, gx_str, sizeof(gx_str), 1);
 8000b0a:	f107 0118 	add.w	r1, r7, #24
 8000b0e:	2301      	movs	r3, #1
 8000b10:	220c      	movs	r2, #12
 8000b12:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8000b16:	f7ff fe29 	bl	800076c <float_to_str>
        float_to_str(gy_dps, gy_str, sizeof(gy_str), 1);
 8000b1a:	f107 010c 	add.w	r1, r7, #12
 8000b1e:	2301      	movs	r3, #1
 8000b20:	220c      	movs	r2, #12
 8000b22:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8000b26:	f7ff fe21 	bl	800076c <float_to_str>
        float_to_str(gz_dps, gz_str, sizeof(gz_str), 1);
 8000b2a:	4639      	mov	r1, r7
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	220c      	movs	r2, #12
 8000b30:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8000b34:	f7ff fe1a 	bl	800076c <float_to_str>

        OLED_ClearArea(0, 53, 128, 10);
 8000b38:	230a      	movs	r3, #10
 8000b3a:	2280      	movs	r2, #128	@ 0x80
 8000b3c:	2135      	movs	r1, #53	@ 0x35
 8000b3e:	2000      	movs	r0, #0
 8000b40:	f000 fa6e 	bl	8001020 <OLED_ClearArea>

        // Print gyroRaw
        OLED_Print(0, 53, gx_str);   // GX
 8000b44:	f107 0318 	add.w	r3, r7, #24
 8000b48:	461a      	mov	r2, r3
 8000b4a:	2135      	movs	r1, #53	@ 0x35
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	f000 fa45 	bl	8000fdc <OLED_Print>
        OLED_Print(42, 53, gy_str);   // GY
 8000b52:	f107 030c 	add.w	r3, r7, #12
 8000b56:	461a      	mov	r2, r3
 8000b58:	2135      	movs	r1, #53	@ 0x35
 8000b5a:	202a      	movs	r0, #42	@ 0x2a
 8000b5c:	f000 fa3e 	bl	8000fdc <OLED_Print>
        OLED_Print(84, 53, gz_str);   // GZ */
 8000b60:	463b      	mov	r3, r7
 8000b62:	461a      	mov	r2, r3
 8000b64:	2135      	movs	r1, #53	@ 0x35
 8000b66:	2054      	movs	r0, #84	@ 0x54
 8000b68:	f000 fa38 	bl	8000fdc <OLED_Print>

        OLED_Update();   // refresh once per loop
 8000b6c:	f000 fa52 	bl	8001014 <OLED_Update>
    while (1) {
 8000b70:	bf00      	nop
 8000b72:	e6c1      	b.n	80008f8 <General_Run+0x50>
 8000b74:	20000080 	.word	0x20000080
 8000b78:	080061b0 	.word	0x080061b0
 8000b7c:	080061b8 	.word	0x080061b8
 8000b80:	080061c0 	.word	0x080061c0
 8000b84:	080061c8 	.word	0x080061c8
 8000b88:	080061d0 	.word	0x080061d0
 8000b8c:	43030000 	.word	0x43030000

08000b90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b94:	f000 ffa6 	bl	8001ae4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b98:	f000 f80a 	bl	8000bb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b9c:	f000 f8b2 	bl	8000d04 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ba0:	f000 f87a 	bl	8000c98 <MX_DMA_Init>
  MX_I2C1_Init();
 8000ba4:	f000 f84a 	bl	8000c3c <MX_I2C1_Init>

  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  General_Run(); //main logic
 8000ba8:	f7ff fe7e 	bl	80008a8 <General_Run>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bac:	bf00      	nop
 8000bae:	e7fd      	b.n	8000bac <main+0x1c>

08000bb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b090      	sub	sp, #64	@ 0x40
 8000bb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bb6:	f107 0318 	add.w	r3, r7, #24
 8000bba:	2228      	movs	r2, #40	@ 0x28
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f004 fdc4 	bl	800574c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc4:	1d3b      	adds	r3, r7, #4
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
 8000bca:	605a      	str	r2, [r3, #4]
 8000bcc:	609a      	str	r2, [r3, #8]
 8000bce:	60da      	str	r2, [r3, #12]
 8000bd0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bd6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000bda:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000be0:	2301      	movs	r3, #1
 8000be2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000be4:	2302      	movs	r3, #2
 8000be6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000be8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000bec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000bee:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bf4:	f107 0318 	add.w	r3, r7, #24
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f004 f975 	bl	8004ee8 <HAL_RCC_OscConfig>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000c04:	f000 f900 	bl	8000e08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c08:	230f      	movs	r3, #15
 8000c0a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c10:	2300      	movs	r3, #0
 8000c12:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c1e:	1d3b      	adds	r3, r7, #4
 8000c20:	2102      	movs	r1, #2
 8000c22:	4618      	mov	r0, r3
 8000c24:	f004 fbe2 	bl	80053ec <HAL_RCC_ClockConfig>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000c2e:	f000 f8eb 	bl	8000e08 <Error_Handler>
  }
}
 8000c32:	bf00      	nop
 8000c34:	3740      	adds	r7, #64	@ 0x40
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
	...

08000c3c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c40:	4b12      	ldr	r3, [pc, #72]	@ (8000c8c <MX_I2C1_Init+0x50>)
 8000c42:	4a13      	ldr	r2, [pc, #76]	@ (8000c90 <MX_I2C1_Init+0x54>)
 8000c44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000c46:	4b11      	ldr	r3, [pc, #68]	@ (8000c8c <MX_I2C1_Init+0x50>)
 8000c48:	4a12      	ldr	r2, [pc, #72]	@ (8000c94 <MX_I2C1_Init+0x58>)
 8000c4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c8c <MX_I2C1_Init+0x50>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000c52:	4b0e      	ldr	r3, [pc, #56]	@ (8000c8c <MX_I2C1_Init+0x50>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c58:	4b0c      	ldr	r3, [pc, #48]	@ (8000c8c <MX_I2C1_Init+0x50>)
 8000c5a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c5e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c60:	4b0a      	ldr	r3, [pc, #40]	@ (8000c8c <MX_I2C1_Init+0x50>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000c66:	4b09      	ldr	r3, [pc, #36]	@ (8000c8c <MX_I2C1_Init+0x50>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c6c:	4b07      	ldr	r3, [pc, #28]	@ (8000c8c <MX_I2C1_Init+0x50>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c72:	4b06      	ldr	r3, [pc, #24]	@ (8000c8c <MX_I2C1_Init+0x50>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c78:	4804      	ldr	r0, [pc, #16]	@ (8000c8c <MX_I2C1_Init+0x50>)
 8000c7a:	f001 fac5 	bl	8002208 <HAL_I2C_Init>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c84:	f000 f8c0 	bl	8000e08 <Error_Handler>
  /* USER CODE BEGIN I2C1_Init 2 */


  /* USER CODE END I2C1_Init 2 */

}
 8000c88:	bf00      	nop
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	20000080 	.word	0x20000080
 8000c90:	40005400 	.word	0x40005400
 8000c94:	00061a80 	.word	0x00061a80

08000c98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c9e:	4b18      	ldr	r3, [pc, #96]	@ (8000d00 <MX_DMA_Init+0x68>)
 8000ca0:	695b      	ldr	r3, [r3, #20]
 8000ca2:	4a17      	ldr	r2, [pc, #92]	@ (8000d00 <MX_DMA_Init+0x68>)
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	6153      	str	r3, [r2, #20]
 8000caa:	4b15      	ldr	r3, [pc, #84]	@ (8000d00 <MX_DMA_Init+0x68>)
 8000cac:	695b      	ldr	r3, [r3, #20]
 8000cae:	f003 0301 	and.w	r3, r3, #1
 8000cb2:	607b      	str	r3, [r7, #4]
 8000cb4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	2100      	movs	r1, #0
 8000cba:	200e      	movs	r0, #14
 8000cbc:	f001 f84b 	bl	8001d56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000cc0:	200e      	movs	r0, #14
 8000cc2:	f001 f864 	bl	8001d8e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	2100      	movs	r1, #0
 8000cca:	200f      	movs	r0, #15
 8000ccc:	f001 f843 	bl	8001d56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000cd0:	200f      	movs	r0, #15
 8000cd2:	f001 f85c 	bl	8001d8e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	2100      	movs	r1, #0
 8000cda:	2010      	movs	r0, #16
 8000cdc:	f001 f83b 	bl	8001d56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000ce0:	2010      	movs	r0, #16
 8000ce2:	f001 f854 	bl	8001d8e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	2100      	movs	r1, #0
 8000cea:	2011      	movs	r0, #17
 8000cec:	f001 f833 	bl	8001d56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000cf0:	2011      	movs	r0, #17
 8000cf2:	f001 f84c 	bl	8001d8e <HAL_NVIC_EnableIRQ>

}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40021000 	.word	0x40021000

08000d04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b088      	sub	sp, #32
 8000d08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0a:	f107 0310 	add.w	r3, r7, #16
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	605a      	str	r2, [r3, #4]
 8000d14:	609a      	str	r2, [r3, #8]
 8000d16:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d18:	4b38      	ldr	r3, [pc, #224]	@ (8000dfc <MX_GPIO_Init+0xf8>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	4a37      	ldr	r2, [pc, #220]	@ (8000dfc <MX_GPIO_Init+0xf8>)
 8000d1e:	f043 0320 	orr.w	r3, r3, #32
 8000d22:	6193      	str	r3, [r2, #24]
 8000d24:	4b35      	ldr	r3, [pc, #212]	@ (8000dfc <MX_GPIO_Init+0xf8>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	f003 0320 	and.w	r3, r3, #32
 8000d2c:	60fb      	str	r3, [r7, #12]
 8000d2e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d30:	4b32      	ldr	r3, [pc, #200]	@ (8000dfc <MX_GPIO_Init+0xf8>)
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	4a31      	ldr	r2, [pc, #196]	@ (8000dfc <MX_GPIO_Init+0xf8>)
 8000d36:	f043 0304 	orr.w	r3, r3, #4
 8000d3a:	6193      	str	r3, [r2, #24]
 8000d3c:	4b2f      	ldr	r3, [pc, #188]	@ (8000dfc <MX_GPIO_Init+0xf8>)
 8000d3e:	699b      	ldr	r3, [r3, #24]
 8000d40:	f003 0304 	and.w	r3, r3, #4
 8000d44:	60bb      	str	r3, [r7, #8]
 8000d46:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d48:	4b2c      	ldr	r3, [pc, #176]	@ (8000dfc <MX_GPIO_Init+0xf8>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8000dfc <MX_GPIO_Init+0xf8>)
 8000d4e:	f043 0308 	orr.w	r3, r3, #8
 8000d52:	6193      	str	r3, [r2, #24]
 8000d54:	4b29      	ldr	r3, [pc, #164]	@ (8000dfc <MX_GPIO_Init+0xf8>)
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	f003 0308 	and.w	r3, r3, #8
 8000d5c:	607b      	str	r3, [r7, #4]
 8000d5e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SIM900_PWRKEY_GPIO_Port, SIM900_PWRKEY_Pin, GPIO_PIN_RESET);
 8000d60:	2200      	movs	r2, #0
 8000d62:	2101      	movs	r1, #1
 8000d64:	4826      	ldr	r0, [pc, #152]	@ (8000e00 <MX_GPIO_Init+0xfc>)
 8000d66:	f001 fa37 	bl	80021d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SIM900_PWRKEY_Pin */
  GPIO_InitStruct.Pin = SIM900_PWRKEY_Pin; //PB0
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d76:	2302      	movs	r3, #2
 8000d78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SIM900_PWRKEY_GPIO_Port, &GPIO_InitStruct);
 8000d7a:	f107 0310 	add.w	r3, r7, #16
 8000d7e:	4619      	mov	r1, r3
 8000d80:	481f      	ldr	r0, [pc, #124]	@ (8000e00 <MX_GPIO_Init+0xfc>)
 8000d82:	f001 f8a5 	bl	8001ed0 <HAL_GPIO_Init>


  /*Configure GPIO pins : SIM900_STATUS_Pin GPS_PPS_Pin MPU_INT_Pin */
  GPIO_InitStruct.Pin = SIM900_STATUS_Pin|GPS_PPS_Pin|MPU_INT_Pin; //PB1
 8000d86:	f44f 7391 	mov.w	r3, #290	@ 0x122
 8000d8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d90:	2301      	movs	r3, #1
 8000d92:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d94:	f107 0310 	add.w	r3, r7, #16
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4819      	ldr	r0, [pc, #100]	@ (8000e00 <MX_GPIO_Init+0xfc>)
 8000d9c:	f001 f898 	bl	8001ed0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* Configure GPIO pins for 74HC595 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;  // PA0 -> DS
 8000da0:	2301      	movs	r3, #1
 8000da2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da4:	2301      	movs	r3, #1
 8000da6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dac:	2302      	movs	r3, #2
 8000dae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db0:	f107 0310 	add.w	r3, r7, #16
 8000db4:	4619      	mov	r1, r3
 8000db6:	4813      	ldr	r0, [pc, #76]	@ (8000e04 <MX_GPIO_Init+0x100>)
 8000db8:	f001 f88a 	bl	8001ed0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14; // PB13 -> SH_CP, PB14 -> ST_CP
 8000dbc:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000dc0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dce:	f107 0310 	add.w	r3, r7, #16
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	480a      	ldr	r0, [pc, #40]	@ (8000e00 <MX_GPIO_Init+0xfc>)
 8000dd6:	f001 f87b 	bl	8001ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SIM900_STATUS_Pin GPS_PPS_Pin MPU_INT_Pin PB15 */
  GPIO_InitStruct.Pin = SIM900_STATUS_Pin
 8000dda:	f248 1322 	movw	r3, #33058	@ 0x8122
 8000dde:	613b      	str	r3, [r7, #16]
                      | GPS_PPS_Pin
                      | MPU_INT_Pin
                      | GPIO_PIN_15;       // <-- PB15 Manual SMS Button
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000de0:	2300      	movs	r3, #0
 8000de2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;       // <-- Recommended for button
 8000de4:	2301      	movs	r3, #1
 8000de6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de8:	f107 0310 	add.w	r3, r7, #16
 8000dec:	4619      	mov	r1, r3
 8000dee:	4804      	ldr	r0, [pc, #16]	@ (8000e00 <MX_GPIO_Init+0xfc>)
 8000df0:	f001 f86e 	bl	8001ed0 <HAL_GPIO_Init>


  /* USER CODE END MX_GPIO_Init_2 */
}
 8000df4:	bf00      	nop
 8000df6:	3720      	adds	r7, #32
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	40021000 	.word	0x40021000
 8000e00:	40010c00 	.word	0x40010c00
 8000e04:	40010800 	.word	0x40010800

08000e08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e0c:	b672      	cpsid	i
}
 8000e0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e10:	bf00      	nop
 8000e12:	e7fd      	b.n	8000e10 <Error_Handler+0x8>

08000e14 <MPU6050_Init>:
int16_t raw_gx, raw_gy, raw_gz;
float ax, ay, az;
float gx, gy, gz;
AccidentLevel accidentLevel;

void MPU6050_Init(I2C_HandleTypeDef *hi2c) {
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b086      	sub	sp, #24
 8000e18:	af02      	add	r7, sp, #8
 8000e1a:	6078      	str	r0, [r7, #4]
    mpu_i2c = hi2c;
 8000e1c:	4a09      	ldr	r2, [pc, #36]	@ (8000e44 <MPU6050_Init+0x30>)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	6013      	str	r3, [r2, #0]
    uint8_t data[2] = {0x6B, 0x00}; // PWR_MGMT_1 = 0
 8000e22:	236b      	movs	r3, #107	@ 0x6b
 8000e24:	81bb      	strh	r3, [r7, #12]
    HAL_I2C_Master_Transmit(mpu_i2c, MPU6050_ADDR, data, 2, 100);
 8000e26:	4b07      	ldr	r3, [pc, #28]	@ (8000e44 <MPU6050_Init+0x30>)
 8000e28:	6818      	ldr	r0, [r3, #0]
 8000e2a:	f107 020c 	add.w	r2, r7, #12
 8000e2e:	2364      	movs	r3, #100	@ 0x64
 8000e30:	9300      	str	r3, [sp, #0]
 8000e32:	2302      	movs	r3, #2
 8000e34:	21d0      	movs	r1, #208	@ 0xd0
 8000e36:	f001 fb3f 	bl	80024b8 <HAL_I2C_Master_Transmit>
}
 8000e3a:	bf00      	nop
 8000e3c:	3710      	adds	r7, #16
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	200000d4 	.word	0x200000d4

08000e48 <MPU6050_ReadAccelGyro>:

void MPU6050_ReadAccelGyro(float *ax, float *ay, float *az, float *gx, float *gy, float *gz) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b08e      	sub	sp, #56	@ 0x38
 8000e4c:	af02      	add	r7, sp, #8
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
 8000e54:	603b      	str	r3, [r7, #0]
    uint8_t reg = 0x3B;
 8000e56:	233b      	movs	r3, #59	@ 0x3b
 8000e58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    uint8_t buf[14];
    HAL_I2C_Master_Transmit(mpu_i2c, MPU6050_ADDR, &reg, 1, 100);
 8000e5c:	4b50      	ldr	r3, [pc, #320]	@ (8000fa0 <MPU6050_ReadAccelGyro+0x158>)
 8000e5e:	6818      	ldr	r0, [r3, #0]
 8000e60:	f107 0223 	add.w	r2, r7, #35	@ 0x23
 8000e64:	2364      	movs	r3, #100	@ 0x64
 8000e66:	9300      	str	r3, [sp, #0]
 8000e68:	2301      	movs	r3, #1
 8000e6a:	21d0      	movs	r1, #208	@ 0xd0
 8000e6c:	f001 fb24 	bl	80024b8 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(mpu_i2c, MPU6050_ADDR, buf, 14, 100);
 8000e70:	4b4b      	ldr	r3, [pc, #300]	@ (8000fa0 <MPU6050_ReadAccelGyro+0x158>)
 8000e72:	6818      	ldr	r0, [r3, #0]
 8000e74:	f107 0214 	add.w	r2, r7, #20
 8000e78:	2364      	movs	r3, #100	@ 0x64
 8000e7a:	9300      	str	r3, [sp, #0]
 8000e7c:	230e      	movs	r3, #14
 8000e7e:	21d0      	movs	r1, #208	@ 0xd0
 8000e80:	f001 fc18 	bl	80026b4 <HAL_I2C_Master_Receive>

    int16_t raw_ax = (buf[0]<<8)|buf[1];
 8000e84:	7d3b      	ldrb	r3, [r7, #20]
 8000e86:	b21b      	sxth	r3, r3
 8000e88:	021b      	lsls	r3, r3, #8
 8000e8a:	b21a      	sxth	r2, r3
 8000e8c:	7d7b      	ldrb	r3, [r7, #21]
 8000e8e:	b21b      	sxth	r3, r3
 8000e90:	4313      	orrs	r3, r2
 8000e92:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    int16_t raw_ay = (buf[2]<<8)|buf[3];
 8000e94:	7dbb      	ldrb	r3, [r7, #22]
 8000e96:	b21b      	sxth	r3, r3
 8000e98:	021b      	lsls	r3, r3, #8
 8000e9a:	b21a      	sxth	r2, r3
 8000e9c:	7dfb      	ldrb	r3, [r7, #23]
 8000e9e:	b21b      	sxth	r3, r3
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    int16_t raw_az = (buf[4]<<8)|buf[5];
 8000ea4:	7e3b      	ldrb	r3, [r7, #24]
 8000ea6:	b21b      	sxth	r3, r3
 8000ea8:	021b      	lsls	r3, r3, #8
 8000eaa:	b21a      	sxth	r2, r3
 8000eac:	7e7b      	ldrb	r3, [r7, #25]
 8000eae:	b21b      	sxth	r3, r3
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	857b      	strh	r3, [r7, #42]	@ 0x2a
    int16_t raw_gx = (buf[8]<<8)|buf[9];
 8000eb4:	7f3b      	ldrb	r3, [r7, #28]
 8000eb6:	b21b      	sxth	r3, r3
 8000eb8:	021b      	lsls	r3, r3, #8
 8000eba:	b21a      	sxth	r2, r3
 8000ebc:	7f7b      	ldrb	r3, [r7, #29]
 8000ebe:	b21b      	sxth	r3, r3
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	853b      	strh	r3, [r7, #40]	@ 0x28
    int16_t raw_gy = (buf[10]<<8)|buf[11];
 8000ec4:	7fbb      	ldrb	r3, [r7, #30]
 8000ec6:	b21b      	sxth	r3, r3
 8000ec8:	021b      	lsls	r3, r3, #8
 8000eca:	b21a      	sxth	r2, r3
 8000ecc:	7ffb      	ldrb	r3, [r7, #31]
 8000ece:	b21b      	sxth	r3, r3
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	84fb      	strh	r3, [r7, #38]	@ 0x26
    int16_t raw_gz = (buf[12]<<8)|buf[13];
 8000ed4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ed8:	b21b      	sxth	r3, r3
 8000eda:	021b      	lsls	r3, r3, #8
 8000edc:	b21a      	sxth	r2, r3
 8000ede:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000ee2:	b21b      	sxth	r3, r3
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	84bb      	strh	r3, [r7, #36]	@ 0x24

    *ax = raw_ax / 16384.0f; // g
 8000ee8:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff f9e7 	bl	80002c0 <__aeabi_i2f>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff fae9 	bl	80004d0 <__aeabi_fdiv>
 8000efe:	4603      	mov	r3, r0
 8000f00:	461a      	mov	r2, r3
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	601a      	str	r2, [r3, #0]
    *ay = raw_ay / 16384.0f;
 8000f06:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f7ff f9d8 	bl	80002c0 <__aeabi_i2f>
 8000f10:	4603      	mov	r3, r0
 8000f12:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff fada 	bl	80004d0 <__aeabi_fdiv>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	461a      	mov	r2, r3
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	601a      	str	r2, [r3, #0]
    *az = raw_az / 16384.0f;
 8000f24:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff f9c9 	bl	80002c0 <__aeabi_i2f>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff facb 	bl	80004d0 <__aeabi_fdiv>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	601a      	str	r2, [r3, #0]
    *gx = raw_gx / 131.0f;   // deg/s
 8000f42:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff f9ba 	bl	80002c0 <__aeabi_i2f>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	4915      	ldr	r1, [pc, #84]	@ (8000fa4 <MPU6050_ReadAccelGyro+0x15c>)
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff fabd 	bl	80004d0 <__aeabi_fdiv>
 8000f56:	4603      	mov	r3, r0
 8000f58:	461a      	mov	r2, r3
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	601a      	str	r2, [r3, #0]
    *gy = raw_gy / 131.0f;
 8000f5e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff f9ac 	bl	80002c0 <__aeabi_i2f>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	490e      	ldr	r1, [pc, #56]	@ (8000fa4 <MPU6050_ReadAccelGyro+0x15c>)
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff faaf 	bl	80004d0 <__aeabi_fdiv>
 8000f72:	4603      	mov	r3, r0
 8000f74:	461a      	mov	r2, r3
 8000f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f78:	601a      	str	r2, [r3, #0]
    *gz = raw_gz / 131.0f;
 8000f7a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f7ff f99e 	bl	80002c0 <__aeabi_i2f>
 8000f84:	4603      	mov	r3, r0
 8000f86:	4907      	ldr	r1, [pc, #28]	@ (8000fa4 <MPU6050_ReadAccelGyro+0x15c>)
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f7ff faa1 	bl	80004d0 <__aeabi_fdiv>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	461a      	mov	r2, r3
 8000f92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f94:	601a      	str	r2, [r3, #0]
}
 8000f96:	bf00      	nop
 8000f98:	3730      	adds	r7, #48	@ 0x30
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	200000d4 	.word	0x200000d4
 8000fa4:	43030000 	.word	0x43030000

08000fa8 <OLED_Init>:
#include "ssd1306.h"   // use an existing SSD1306 library
#include "fonts.h"

static I2C_HandleTypeDef *oled_i2c;

void OLED_Init(I2C_HandleTypeDef *hi2c) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
    oled_i2c = hi2c;
 8000fb0:	4a04      	ldr	r2, [pc, #16]	@ (8000fc4 <OLED_Init+0x1c>)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6013      	str	r3, [r2, #0]
    SSD1306_Init();
 8000fb6:	f000 f993 	bl	80012e0 <SSD1306_Init>
}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	200000d8 	.word	0x200000d8

08000fc8 <OLED_Clear>:

void OLED_Clear(void) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
    SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000fcc:	2000      	movs	r0, #0
 8000fce:	f000 fa79 	bl	80014c4 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8000fd2:	f000 fa49 	bl	8001468 <SSD1306_UpdateScreen>
}
 8000fd6:	bf00      	nop
 8000fd8:	bd80      	pop	{r7, pc}
	...

08000fdc <OLED_Print>:

//Draw text into the buffer only (no immediate update)
void OLED_Print(uint8_t x, uint8_t y, const char *str) {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	603a      	str	r2, [r7, #0]
 8000fe6:	71fb      	strb	r3, [r7, #7]
 8000fe8:	460b      	mov	r3, r1
 8000fea:	71bb      	strb	r3, [r7, #6]
	SSD1306_GotoXY(x, y);
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	79ba      	ldrb	r2, [r7, #6]
 8000ff2:	b292      	uxth	r2, r2
 8000ff4:	4611      	mov	r1, r2
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f000 fada 	bl	80015b0 <SSD1306_GotoXY>
	SSD1306_Puts((char*)str, &Font_7x10, SSD1306_COLOR_WHITE);
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	4904      	ldr	r1, [pc, #16]	@ (8001010 <OLED_Print+0x34>)
 8001000:	6838      	ldr	r0, [r7, #0]
 8001002:	f000 fb69 	bl	80016d8 <SSD1306_Puts>
}
 8001006:	bf00      	nop
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20000004 	.word	0x20000004

08001014 <OLED_Update>:

// New: update onece after all drawing
void OLED_Update(void){
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
	SSD1306_UpdateScreen();
 8001018:	f000 fa26 	bl	8001468 <SSD1306_UpdateScreen>
}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}

08001020 <OLED_ClearArea>:

// New: clear a small area (erase a line/field without clearing whole screen)
void OLED_ClearArea(uint8_t x, uint8_t y, uint8_t w, uint8_t h) {
 8001020:	b590      	push	{r4, r7, lr}
 8001022:	b085      	sub	sp, #20
 8001024:	af02      	add	r7, sp, #8
 8001026:	4604      	mov	r4, r0
 8001028:	4608      	mov	r0, r1
 800102a:	4611      	mov	r1, r2
 800102c:	461a      	mov	r2, r3
 800102e:	4623      	mov	r3, r4
 8001030:	71fb      	strb	r3, [r7, #7]
 8001032:	4603      	mov	r3, r0
 8001034:	71bb      	strb	r3, [r7, #6]
 8001036:	460b      	mov	r3, r1
 8001038:	717b      	strb	r3, [r7, #5]
 800103a:	4613      	mov	r3, r2
 800103c:	713b      	strb	r3, [r7, #4]
    SSD1306_DrawFilledRectangle(x, y, w, h, SSD1306_COLOR_BLACK);
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	b298      	uxth	r0, r3
 8001042:	79bb      	ldrb	r3, [r7, #6]
 8001044:	b299      	uxth	r1, r3
 8001046:	797b      	ldrb	r3, [r7, #5]
 8001048:	b29a      	uxth	r2, r3
 800104a:	793b      	ldrb	r3, [r7, #4]
 800104c:	b29b      	uxth	r3, r3
 800104e:	2400      	movs	r4, #0
 8001050:	9400      	str	r4, [sp, #0]
 8001052:	f000 fc61 	bl	8001918 <SSD1306_DrawFilledRectangle>
}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	bd90      	pop	{r4, r7, pc}

0800105e <OLED_Rectangle>:

void OLED_Rectangle(uint8_t x, uint8_t y, uint8_t w, uint8_t h) {
 800105e:	b590      	push	{r4, r7, lr}
 8001060:	b085      	sub	sp, #20
 8001062:	af02      	add	r7, sp, #8
 8001064:	4604      	mov	r4, r0
 8001066:	4608      	mov	r0, r1
 8001068:	4611      	mov	r1, r2
 800106a:	461a      	mov	r2, r3
 800106c:	4623      	mov	r3, r4
 800106e:	71fb      	strb	r3, [r7, #7]
 8001070:	4603      	mov	r3, r0
 8001072:	71bb      	strb	r3, [r7, #6]
 8001074:	460b      	mov	r3, r1
 8001076:	717b      	strb	r3, [r7, #5]
 8001078:	4613      	mov	r3, r2
 800107a:	713b      	strb	r3, [r7, #4]
    SSD1306_DrawFilledRectangle(x, y, w, h, SSD1306_COLOR_WHITE);
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	b298      	uxth	r0, r3
 8001080:	79bb      	ldrb	r3, [r7, #6]
 8001082:	b299      	uxth	r1, r3
 8001084:	797b      	ldrb	r3, [r7, #5]
 8001086:	b29a      	uxth	r2, r3
 8001088:	793b      	ldrb	r3, [r7, #4]
 800108a:	b29b      	uxth	r3, r3
 800108c:	2401      	movs	r4, #1
 800108e:	9400      	str	r4, [sp, #0]
 8001090:	f000 fc42 	bl	8001918 <SSD1306_DrawFilledRectangle>
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	bd90      	pop	{r4, r7, pc}

0800109c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800109c:	b480      	push	{r7}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010a2:	4b15      	ldr	r3, [pc, #84]	@ (80010f8 <HAL_MspInit+0x5c>)
 80010a4:	699b      	ldr	r3, [r3, #24]
 80010a6:	4a14      	ldr	r2, [pc, #80]	@ (80010f8 <HAL_MspInit+0x5c>)
 80010a8:	f043 0301 	orr.w	r3, r3, #1
 80010ac:	6193      	str	r3, [r2, #24]
 80010ae:	4b12      	ldr	r3, [pc, #72]	@ (80010f8 <HAL_MspInit+0x5c>)
 80010b0:	699b      	ldr	r3, [r3, #24]
 80010b2:	f003 0301 	and.w	r3, r3, #1
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ba:	4b0f      	ldr	r3, [pc, #60]	@ (80010f8 <HAL_MspInit+0x5c>)
 80010bc:	69db      	ldr	r3, [r3, #28]
 80010be:	4a0e      	ldr	r2, [pc, #56]	@ (80010f8 <HAL_MspInit+0x5c>)
 80010c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010c4:	61d3      	str	r3, [r2, #28]
 80010c6:	4b0c      	ldr	r3, [pc, #48]	@ (80010f8 <HAL_MspInit+0x5c>)
 80010c8:	69db      	ldr	r3, [r3, #28]
 80010ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010d2:	4b0a      	ldr	r3, [pc, #40]	@ (80010fc <HAL_MspInit+0x60>)
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	4a04      	ldr	r2, [pc, #16]	@ (80010fc <HAL_MspInit+0x60>)
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ee:	bf00      	nop
 80010f0:	3714      	adds	r7, #20
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bc80      	pop	{r7}
 80010f6:	4770      	bx	lr
 80010f8:	40021000 	.word	0x40021000
 80010fc:	40010000 	.word	0x40010000

08001100 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b088      	sub	sp, #32
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001108:	f107 0310 	add.w	r3, r7, #16
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a1d      	ldr	r2, [pc, #116]	@ (8001190 <HAL_I2C_MspInit+0x90>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d133      	bne.n	8001188 <HAL_I2C_MspInit+0x88>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001120:	4b1c      	ldr	r3, [pc, #112]	@ (8001194 <HAL_I2C_MspInit+0x94>)
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	4a1b      	ldr	r2, [pc, #108]	@ (8001194 <HAL_I2C_MspInit+0x94>)
 8001126:	f043 0308 	orr.w	r3, r3, #8
 800112a:	6193      	str	r3, [r2, #24]
 800112c:	4b19      	ldr	r3, [pc, #100]	@ (8001194 <HAL_I2C_MspInit+0x94>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	f003 0308 	and.w	r3, r3, #8
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001138:	23c0      	movs	r3, #192	@ 0xc0
 800113a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800113c:	2312      	movs	r3, #18
 800113e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001140:	2303      	movs	r3, #3
 8001142:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001144:	f107 0310 	add.w	r3, r7, #16
 8001148:	4619      	mov	r1, r3
 800114a:	4813      	ldr	r0, [pc, #76]	@ (8001198 <HAL_I2C_MspInit+0x98>)
 800114c:	f000 fec0 	bl	8001ed0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001150:	4b10      	ldr	r3, [pc, #64]	@ (8001194 <HAL_I2C_MspInit+0x94>)
 8001152:	69db      	ldr	r3, [r3, #28]
 8001154:	4a0f      	ldr	r2, [pc, #60]	@ (8001194 <HAL_I2C_MspInit+0x94>)
 8001156:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800115a:	61d3      	str	r3, [r2, #28]
 800115c:	4b0d      	ldr	r3, [pc, #52]	@ (8001194 <HAL_I2C_MspInit+0x94>)
 800115e:	69db      	ldr	r3, [r3, #28]
 8001160:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001164:	60bb      	str	r3, [r7, #8]
 8001166:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001168:	2200      	movs	r2, #0
 800116a:	2100      	movs	r1, #0
 800116c:	201f      	movs	r0, #31
 800116e:	f000 fdf2 	bl	8001d56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001172:	201f      	movs	r0, #31
 8001174:	f000 fe0b 	bl	8001d8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001178:	2200      	movs	r2, #0
 800117a:	2100      	movs	r1, #0
 800117c:	2020      	movs	r0, #32
 800117e:	f000 fdea 	bl	8001d56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001182:	2020      	movs	r0, #32
 8001184:	f000 fe03 	bl	8001d8e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001188:	bf00      	nop
 800118a:	3720      	adds	r7, #32
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40005400 	.word	0x40005400
 8001194:	40021000 	.word	0x40021000
 8001198:	40010c00 	.word	0x40010c00

0800119c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011a0:	bf00      	nop
 80011a2:	e7fd      	b.n	80011a0 <NMI_Handler+0x4>

080011a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011a8:	bf00      	nop
 80011aa:	e7fd      	b.n	80011a8 <HardFault_Handler+0x4>

080011ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b0:	bf00      	nop
 80011b2:	e7fd      	b.n	80011b0 <MemManage_Handler+0x4>

080011b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011b8:	bf00      	nop
 80011ba:	e7fd      	b.n	80011b8 <BusFault_Handler+0x4>

080011bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011c0:	bf00      	nop
 80011c2:	e7fd      	b.n	80011c0 <UsageFault_Handler+0x4>

080011c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr

080011d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bc80      	pop	{r7}
 80011da:	4770      	bx	lr

080011dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr

080011e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ec:	f000 fcc0 	bl	8001b70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80011f8:	4802      	ldr	r0, [pc, #8]	@ (8001204 <I2C1_EV_IRQHandler+0x10>)
 80011fa:	f001 fdf5 	bl	8002de8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000080 	.word	0x20000080

08001208 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800120c:	4802      	ldr	r0, [pc, #8]	@ (8001218 <I2C1_ER_IRQHandler+0x10>)
 800120e:	f001 ff5c 	bl	80030ca <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	20000080 	.word	0x20000080

0800121c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001224:	4a14      	ldr	r2, [pc, #80]	@ (8001278 <_sbrk+0x5c>)
 8001226:	4b15      	ldr	r3, [pc, #84]	@ (800127c <_sbrk+0x60>)
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001230:	4b13      	ldr	r3, [pc, #76]	@ (8001280 <_sbrk+0x64>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d102      	bne.n	800123e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001238:	4b11      	ldr	r3, [pc, #68]	@ (8001280 <_sbrk+0x64>)
 800123a:	4a12      	ldr	r2, [pc, #72]	@ (8001284 <_sbrk+0x68>)
 800123c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800123e:	4b10      	ldr	r3, [pc, #64]	@ (8001280 <_sbrk+0x64>)
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4413      	add	r3, r2
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	429a      	cmp	r2, r3
 800124a:	d207      	bcs.n	800125c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800124c:	f004 fa86 	bl	800575c <__errno>
 8001250:	4603      	mov	r3, r0
 8001252:	220c      	movs	r2, #12
 8001254:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001256:	f04f 33ff 	mov.w	r3, #4294967295
 800125a:	e009      	b.n	8001270 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800125c:	4b08      	ldr	r3, [pc, #32]	@ (8001280 <_sbrk+0x64>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001262:	4b07      	ldr	r3, [pc, #28]	@ (8001280 <_sbrk+0x64>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4413      	add	r3, r2
 800126a:	4a05      	ldr	r2, [pc, #20]	@ (8001280 <_sbrk+0x64>)
 800126c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800126e:	68fb      	ldr	r3, [r7, #12]
}
 8001270:	4618      	mov	r0, r3
 8001272:	3718      	adds	r7, #24
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	20005000 	.word	0x20005000
 800127c:	00000400 	.word	0x00000400
 8001280:	200000dc 	.word	0x200000dc
 8001284:	20000638 	.word	0x20000638

08001288 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800128c:	bf00      	nop
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr

08001294 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001294:	f7ff fff8 	bl	8001288 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001298:	480b      	ldr	r0, [pc, #44]	@ (80012c8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800129a:	490c      	ldr	r1, [pc, #48]	@ (80012cc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800129c:	4a0c      	ldr	r2, [pc, #48]	@ (80012d0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800129e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012a0:	e002      	b.n	80012a8 <LoopCopyDataInit>

080012a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012a6:	3304      	adds	r3, #4

080012a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012ac:	d3f9      	bcc.n	80012a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ae:	4a09      	ldr	r2, [pc, #36]	@ (80012d4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80012b0:	4c09      	ldr	r4, [pc, #36]	@ (80012d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012b4:	e001      	b.n	80012ba <LoopFillZerobss>

080012b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012b8:	3204      	adds	r2, #4

080012ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012bc:	d3fb      	bcc.n	80012b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012be:	f004 fa53 	bl	8005768 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012c2:	f7ff fc65 	bl	8000b90 <main>
  bx lr
 80012c6:	4770      	bx	lr
  ldr r0, =_sdata
 80012c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012cc:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80012d0:	080069cc 	.word	0x080069cc
  ldr r2, =_sbss
 80012d4:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80012d8:	20000634 	.word	0x20000634

080012dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012dc:	e7fe      	b.n	80012dc <ADC1_2_IRQHandler>
	...

080012e0 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80012e6:	f000 fb65 	bl	80019b4 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80012ea:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80012ee:	2201      	movs	r2, #1
 80012f0:	2178      	movs	r1, #120	@ 0x78
 80012f2:	485b      	ldr	r0, [pc, #364]	@ (8001460 <SSD1306_Init+0x180>)
 80012f4:	f001 fc4a 	bl	8002b8c <HAL_I2C_IsDeviceReady>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80012fe:	2300      	movs	r3, #0
 8001300:	e0a9      	b.n	8001456 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8001302:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8001306:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001308:	e002      	b.n	8001310 <SSD1306_Init+0x30>
		p--;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	3b01      	subs	r3, #1
 800130e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d1f9      	bne.n	800130a <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001316:	22ae      	movs	r2, #174	@ 0xae
 8001318:	2100      	movs	r1, #0
 800131a:	2078      	movs	r0, #120	@ 0x78
 800131c:	f000 fbc4 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8001320:	2220      	movs	r2, #32
 8001322:	2100      	movs	r1, #0
 8001324:	2078      	movs	r0, #120	@ 0x78
 8001326:	f000 fbbf 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800132a:	2210      	movs	r2, #16
 800132c:	2100      	movs	r1, #0
 800132e:	2078      	movs	r0, #120	@ 0x78
 8001330:	f000 fbba 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001334:	22b0      	movs	r2, #176	@ 0xb0
 8001336:	2100      	movs	r1, #0
 8001338:	2078      	movs	r0, #120	@ 0x78
 800133a:	f000 fbb5 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800133e:	22c8      	movs	r2, #200	@ 0xc8
 8001340:	2100      	movs	r1, #0
 8001342:	2078      	movs	r0, #120	@ 0x78
 8001344:	f000 fbb0 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001348:	2200      	movs	r2, #0
 800134a:	2100      	movs	r1, #0
 800134c:	2078      	movs	r0, #120	@ 0x78
 800134e:	f000 fbab 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001352:	2210      	movs	r2, #16
 8001354:	2100      	movs	r1, #0
 8001356:	2078      	movs	r0, #120	@ 0x78
 8001358:	f000 fba6 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 800135c:	2240      	movs	r2, #64	@ 0x40
 800135e:	2100      	movs	r1, #0
 8001360:	2078      	movs	r0, #120	@ 0x78
 8001362:	f000 fba1 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001366:	2281      	movs	r2, #129	@ 0x81
 8001368:	2100      	movs	r1, #0
 800136a:	2078      	movs	r0, #120	@ 0x78
 800136c:	f000 fb9c 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001370:	22ff      	movs	r2, #255	@ 0xff
 8001372:	2100      	movs	r1, #0
 8001374:	2078      	movs	r0, #120	@ 0x78
 8001376:	f000 fb97 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800137a:	22a1      	movs	r2, #161	@ 0xa1
 800137c:	2100      	movs	r1, #0
 800137e:	2078      	movs	r0, #120	@ 0x78
 8001380:	f000 fb92 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001384:	22a6      	movs	r2, #166	@ 0xa6
 8001386:	2100      	movs	r1, #0
 8001388:	2078      	movs	r0, #120	@ 0x78
 800138a:	f000 fb8d 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800138e:	22a8      	movs	r2, #168	@ 0xa8
 8001390:	2100      	movs	r1, #0
 8001392:	2078      	movs	r0, #120	@ 0x78
 8001394:	f000 fb88 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001398:	223f      	movs	r2, #63	@ 0x3f
 800139a:	2100      	movs	r1, #0
 800139c:	2078      	movs	r0, #120	@ 0x78
 800139e:	f000 fb83 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80013a2:	22a4      	movs	r2, #164	@ 0xa4
 80013a4:	2100      	movs	r1, #0
 80013a6:	2078      	movs	r0, #120	@ 0x78
 80013a8:	f000 fb7e 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80013ac:	22d3      	movs	r2, #211	@ 0xd3
 80013ae:	2100      	movs	r1, #0
 80013b0:	2078      	movs	r0, #120	@ 0x78
 80013b2:	f000 fb79 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80013b6:	2200      	movs	r2, #0
 80013b8:	2100      	movs	r1, #0
 80013ba:	2078      	movs	r0, #120	@ 0x78
 80013bc:	f000 fb74 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80013c0:	22d5      	movs	r2, #213	@ 0xd5
 80013c2:	2100      	movs	r1, #0
 80013c4:	2078      	movs	r0, #120	@ 0x78
 80013c6:	f000 fb6f 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80013ca:	22f0      	movs	r2, #240	@ 0xf0
 80013cc:	2100      	movs	r1, #0
 80013ce:	2078      	movs	r0, #120	@ 0x78
 80013d0:	f000 fb6a 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80013d4:	22d9      	movs	r2, #217	@ 0xd9
 80013d6:	2100      	movs	r1, #0
 80013d8:	2078      	movs	r0, #120	@ 0x78
 80013da:	f000 fb65 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80013de:	2222      	movs	r2, #34	@ 0x22
 80013e0:	2100      	movs	r1, #0
 80013e2:	2078      	movs	r0, #120	@ 0x78
 80013e4:	f000 fb60 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80013e8:	22da      	movs	r2, #218	@ 0xda
 80013ea:	2100      	movs	r1, #0
 80013ec:	2078      	movs	r0, #120	@ 0x78
 80013ee:	f000 fb5b 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80013f2:	2212      	movs	r2, #18
 80013f4:	2100      	movs	r1, #0
 80013f6:	2078      	movs	r0, #120	@ 0x78
 80013f8:	f000 fb56 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80013fc:	22db      	movs	r2, #219	@ 0xdb
 80013fe:	2100      	movs	r1, #0
 8001400:	2078      	movs	r0, #120	@ 0x78
 8001402:	f000 fb51 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001406:	2220      	movs	r2, #32
 8001408:	2100      	movs	r1, #0
 800140a:	2078      	movs	r0, #120	@ 0x78
 800140c:	f000 fb4c 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001410:	228d      	movs	r2, #141	@ 0x8d
 8001412:	2100      	movs	r1, #0
 8001414:	2078      	movs	r0, #120	@ 0x78
 8001416:	f000 fb47 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800141a:	2214      	movs	r2, #20
 800141c:	2100      	movs	r1, #0
 800141e:	2078      	movs	r0, #120	@ 0x78
 8001420:	f000 fb42 	bl	8001aa8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001424:	22af      	movs	r2, #175	@ 0xaf
 8001426:	2100      	movs	r1, #0
 8001428:	2078      	movs	r0, #120	@ 0x78
 800142a:	f000 fb3d 	bl	8001aa8 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800142e:	222e      	movs	r2, #46	@ 0x2e
 8001430:	2100      	movs	r1, #0
 8001432:	2078      	movs	r0, #120	@ 0x78
 8001434:	f000 fb38 	bl	8001aa8 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001438:	2000      	movs	r0, #0
 800143a:	f000 f843 	bl	80014c4 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 800143e:	f000 f813 	bl	8001468 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8001442:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <SSD1306_Init+0x184>)
 8001444:	2200      	movs	r2, #0
 8001446:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001448:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <SSD1306_Init+0x184>)
 800144a:	2200      	movs	r2, #0
 800144c:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 800144e:	4b05      	ldr	r3, [pc, #20]	@ (8001464 <SSD1306_Init+0x184>)
 8001450:	2201      	movs	r2, #1
 8001452:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8001454:	2301      	movs	r3, #1
}
 8001456:	4618      	mov	r0, r3
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000080 	.word	0x20000080
 8001464:	200004e0 	.word	0x200004e0

08001468 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 800146e:	2300      	movs	r3, #0
 8001470:	71fb      	strb	r3, [r7, #7]
 8001472:	e01d      	b.n	80014b0 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001474:	79fb      	ldrb	r3, [r7, #7]
 8001476:	3b50      	subs	r3, #80	@ 0x50
 8001478:	b2db      	uxtb	r3, r3
 800147a:	461a      	mov	r2, r3
 800147c:	2100      	movs	r1, #0
 800147e:	2078      	movs	r0, #120	@ 0x78
 8001480:	f000 fb12 	bl	8001aa8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001484:	2200      	movs	r2, #0
 8001486:	2100      	movs	r1, #0
 8001488:	2078      	movs	r0, #120	@ 0x78
 800148a:	f000 fb0d 	bl	8001aa8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800148e:	2210      	movs	r2, #16
 8001490:	2100      	movs	r1, #0
 8001492:	2078      	movs	r0, #120	@ 0x78
 8001494:	f000 fb08 	bl	8001aa8 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	01db      	lsls	r3, r3, #7
 800149c:	4a08      	ldr	r2, [pc, #32]	@ (80014c0 <SSD1306_UpdateScreen+0x58>)
 800149e:	441a      	add	r2, r3
 80014a0:	2380      	movs	r3, #128	@ 0x80
 80014a2:	2140      	movs	r1, #64	@ 0x40
 80014a4:	2078      	movs	r0, #120	@ 0x78
 80014a6:	f000 fa99 	bl	80019dc <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80014aa:	79fb      	ldrb	r3, [r7, #7]
 80014ac:	3301      	adds	r3, #1
 80014ae:	71fb      	strb	r3, [r7, #7]
 80014b0:	79fb      	ldrb	r3, [r7, #7]
 80014b2:	2b07      	cmp	r3, #7
 80014b4:	d9de      	bls.n	8001474 <SSD1306_UpdateScreen+0xc>
	}
}
 80014b6:	bf00      	nop
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	200000e0 	.word	0x200000e0

080014c4 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d101      	bne.n	80014d8 <SSD1306_Fill+0x14>
 80014d4:	2300      	movs	r3, #0
 80014d6:	e000      	b.n	80014da <SSD1306_Fill+0x16>
 80014d8:	23ff      	movs	r3, #255	@ 0xff
 80014da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014de:	4619      	mov	r1, r3
 80014e0:	4803      	ldr	r0, [pc, #12]	@ (80014f0 <SSD1306_Fill+0x2c>)
 80014e2:	f004 f933 	bl	800574c <memset>
}
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	200000e0 	.word	0x200000e0

080014f4 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	80fb      	strh	r3, [r7, #6]
 80014fe:	460b      	mov	r3, r1
 8001500:	80bb      	strh	r3, [r7, #4]
 8001502:	4613      	mov	r3, r2
 8001504:	70fb      	strb	r3, [r7, #3]
	if (
 8001506:	88fb      	ldrh	r3, [r7, #6]
 8001508:	2b7f      	cmp	r3, #127	@ 0x7f
 800150a:	d848      	bhi.n	800159e <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 800150c:	88bb      	ldrh	r3, [r7, #4]
 800150e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001510:	d845      	bhi.n	800159e <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001512:	4b25      	ldr	r3, [pc, #148]	@ (80015a8 <SSD1306_DrawPixel+0xb4>)
 8001514:	791b      	ldrb	r3, [r3, #4]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d006      	beq.n	8001528 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800151a:	78fb      	ldrb	r3, [r7, #3]
 800151c:	2b00      	cmp	r3, #0
 800151e:	bf0c      	ite	eq
 8001520:	2301      	moveq	r3, #1
 8001522:	2300      	movne	r3, #0
 8001524:	b2db      	uxtb	r3, r3
 8001526:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001528:	78fb      	ldrb	r3, [r7, #3]
 800152a:	2b01      	cmp	r3, #1
 800152c:	d11a      	bne.n	8001564 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800152e:	88fa      	ldrh	r2, [r7, #6]
 8001530:	88bb      	ldrh	r3, [r7, #4]
 8001532:	08db      	lsrs	r3, r3, #3
 8001534:	b298      	uxth	r0, r3
 8001536:	4603      	mov	r3, r0
 8001538:	01db      	lsls	r3, r3, #7
 800153a:	4413      	add	r3, r2
 800153c:	4a1b      	ldr	r2, [pc, #108]	@ (80015ac <SSD1306_DrawPixel+0xb8>)
 800153e:	5cd3      	ldrb	r3, [r2, r3]
 8001540:	b25a      	sxtb	r2, r3
 8001542:	88bb      	ldrh	r3, [r7, #4]
 8001544:	f003 0307 	and.w	r3, r3, #7
 8001548:	2101      	movs	r1, #1
 800154a:	fa01 f303 	lsl.w	r3, r1, r3
 800154e:	b25b      	sxtb	r3, r3
 8001550:	4313      	orrs	r3, r2
 8001552:	b259      	sxtb	r1, r3
 8001554:	88fa      	ldrh	r2, [r7, #6]
 8001556:	4603      	mov	r3, r0
 8001558:	01db      	lsls	r3, r3, #7
 800155a:	4413      	add	r3, r2
 800155c:	b2c9      	uxtb	r1, r1
 800155e:	4a13      	ldr	r2, [pc, #76]	@ (80015ac <SSD1306_DrawPixel+0xb8>)
 8001560:	54d1      	strb	r1, [r2, r3]
 8001562:	e01d      	b.n	80015a0 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001564:	88fa      	ldrh	r2, [r7, #6]
 8001566:	88bb      	ldrh	r3, [r7, #4]
 8001568:	08db      	lsrs	r3, r3, #3
 800156a:	b298      	uxth	r0, r3
 800156c:	4603      	mov	r3, r0
 800156e:	01db      	lsls	r3, r3, #7
 8001570:	4413      	add	r3, r2
 8001572:	4a0e      	ldr	r2, [pc, #56]	@ (80015ac <SSD1306_DrawPixel+0xb8>)
 8001574:	5cd3      	ldrb	r3, [r2, r3]
 8001576:	b25a      	sxtb	r2, r3
 8001578:	88bb      	ldrh	r3, [r7, #4]
 800157a:	f003 0307 	and.w	r3, r3, #7
 800157e:	2101      	movs	r1, #1
 8001580:	fa01 f303 	lsl.w	r3, r1, r3
 8001584:	b25b      	sxtb	r3, r3
 8001586:	43db      	mvns	r3, r3
 8001588:	b25b      	sxtb	r3, r3
 800158a:	4013      	ands	r3, r2
 800158c:	b259      	sxtb	r1, r3
 800158e:	88fa      	ldrh	r2, [r7, #6]
 8001590:	4603      	mov	r3, r0
 8001592:	01db      	lsls	r3, r3, #7
 8001594:	4413      	add	r3, r2
 8001596:	b2c9      	uxtb	r1, r1
 8001598:	4a04      	ldr	r2, [pc, #16]	@ (80015ac <SSD1306_DrawPixel+0xb8>)
 800159a:	54d1      	strb	r1, [r2, r3]
 800159c:	e000      	b.n	80015a0 <SSD1306_DrawPixel+0xac>
		return;
 800159e:	bf00      	nop
	}
}
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bc80      	pop	{r7}
 80015a6:	4770      	bx	lr
 80015a8:	200004e0 	.word	0x200004e0
 80015ac:	200000e0 	.word	0x200000e0

080015b0 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	460a      	mov	r2, r1
 80015ba:	80fb      	strh	r3, [r7, #6]
 80015bc:	4613      	mov	r3, r2
 80015be:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80015c0:	4a05      	ldr	r2, [pc, #20]	@ (80015d8 <SSD1306_GotoXY+0x28>)
 80015c2:	88fb      	ldrh	r3, [r7, #6]
 80015c4:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80015c6:	4a04      	ldr	r2, [pc, #16]	@ (80015d8 <SSD1306_GotoXY+0x28>)
 80015c8:	88bb      	ldrh	r3, [r7, #4]
 80015ca:	8053      	strh	r3, [r2, #2]
}
 80015cc:	bf00      	nop
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bc80      	pop	{r7}
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	200004e0 	.word	0x200004e0

080015dc <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	6039      	str	r1, [r7, #0]
 80015e6:	71fb      	strb	r3, [r7, #7]
 80015e8:	4613      	mov	r3, r2
 80015ea:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80015ec:	4b39      	ldr	r3, [pc, #228]	@ (80016d4 <SSD1306_Putc+0xf8>)
 80015ee:	881b      	ldrh	r3, [r3, #0]
 80015f0:	461a      	mov	r2, r3
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	4413      	add	r3, r2
	if (
 80015f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80015fa:	dc07      	bgt.n	800160c <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80015fc:	4b35      	ldr	r3, [pc, #212]	@ (80016d4 <SSD1306_Putc+0xf8>)
 80015fe:	885b      	ldrh	r3, [r3, #2]
 8001600:	461a      	mov	r2, r3
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	785b      	ldrb	r3, [r3, #1]
 8001606:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001608:	2b3f      	cmp	r3, #63	@ 0x3f
 800160a:	dd01      	ble.n	8001610 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 800160c:	2300      	movs	r3, #0
 800160e:	e05d      	b.n	80016cc <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
 8001614:	e04b      	b.n	80016ae <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685a      	ldr	r2, [r3, #4]
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	3b20      	subs	r3, #32
 800161e:	6839      	ldr	r1, [r7, #0]
 8001620:	7849      	ldrb	r1, [r1, #1]
 8001622:	fb01 f303 	mul.w	r3, r1, r3
 8001626:	4619      	mov	r1, r3
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	440b      	add	r3, r1
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	4413      	add	r3, r2
 8001630:	881b      	ldrh	r3, [r3, #0]
 8001632:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001634:	2300      	movs	r3, #0
 8001636:	613b      	str	r3, [r7, #16]
 8001638:	e030      	b.n	800169c <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	fa02 f303 	lsl.w	r3, r2, r3
 8001642:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001646:	2b00      	cmp	r3, #0
 8001648:	d010      	beq.n	800166c <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800164a:	4b22      	ldr	r3, [pc, #136]	@ (80016d4 <SSD1306_Putc+0xf8>)
 800164c:	881a      	ldrh	r2, [r3, #0]
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	b29b      	uxth	r3, r3
 8001652:	4413      	add	r3, r2
 8001654:	b298      	uxth	r0, r3
 8001656:	4b1f      	ldr	r3, [pc, #124]	@ (80016d4 <SSD1306_Putc+0xf8>)
 8001658:	885a      	ldrh	r2, [r3, #2]
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	b29b      	uxth	r3, r3
 800165e:	4413      	add	r3, r2
 8001660:	b29b      	uxth	r3, r3
 8001662:	79ba      	ldrb	r2, [r7, #6]
 8001664:	4619      	mov	r1, r3
 8001666:	f7ff ff45 	bl	80014f4 <SSD1306_DrawPixel>
 800166a:	e014      	b.n	8001696 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 800166c:	4b19      	ldr	r3, [pc, #100]	@ (80016d4 <SSD1306_Putc+0xf8>)
 800166e:	881a      	ldrh	r2, [r3, #0]
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	b29b      	uxth	r3, r3
 8001674:	4413      	add	r3, r2
 8001676:	b298      	uxth	r0, r3
 8001678:	4b16      	ldr	r3, [pc, #88]	@ (80016d4 <SSD1306_Putc+0xf8>)
 800167a:	885a      	ldrh	r2, [r3, #2]
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	b29b      	uxth	r3, r3
 8001680:	4413      	add	r3, r2
 8001682:	b299      	uxth	r1, r3
 8001684:	79bb      	ldrb	r3, [r7, #6]
 8001686:	2b00      	cmp	r3, #0
 8001688:	bf0c      	ite	eq
 800168a:	2301      	moveq	r3, #1
 800168c:	2300      	movne	r3, #0
 800168e:	b2db      	uxtb	r3, r3
 8001690:	461a      	mov	r2, r3
 8001692:	f7ff ff2f 	bl	80014f4 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	3301      	adds	r3, #1
 800169a:	613b      	str	r3, [r7, #16]
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	461a      	mov	r2, r3
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d3c8      	bcc.n	800163a <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	3301      	adds	r3, #1
 80016ac:	617b      	str	r3, [r7, #20]
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	785b      	ldrb	r3, [r3, #1]
 80016b2:	461a      	mov	r2, r3
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d3ad      	bcc.n	8001616 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80016ba:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <SSD1306_Putc+0xf8>)
 80016bc:	881b      	ldrh	r3, [r3, #0]
 80016be:	683a      	ldr	r2, [r7, #0]
 80016c0:	7812      	ldrb	r2, [r2, #0]
 80016c2:	4413      	add	r3, r2
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	4b03      	ldr	r3, [pc, #12]	@ (80016d4 <SSD1306_Putc+0xf8>)
 80016c8:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80016ca:	79fb      	ldrb	r3, [r7, #7]
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3718      	adds	r7, #24
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	200004e0 	.word	0x200004e0

080016d8 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	4613      	mov	r3, r2
 80016e4:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80016e6:	e012      	b.n	800170e <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	79fa      	ldrb	r2, [r7, #7]
 80016ee:	68b9      	ldr	r1, [r7, #8]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff ff73 	bl	80015dc <SSD1306_Putc>
 80016f6:	4603      	mov	r3, r0
 80016f8:	461a      	mov	r2, r3
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d002      	beq.n	8001708 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	e008      	b.n	800171a <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	3301      	adds	r3, #1
 800170c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1e8      	bne.n	80016e8 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	781b      	ldrb	r3, [r3, #0]
}
 800171a:	4618      	mov	r0, r3
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <SSD1306_DrawLine>:


void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8001722:	b590      	push	{r4, r7, lr}
 8001724:	b087      	sub	sp, #28
 8001726:	af00      	add	r7, sp, #0
 8001728:	4604      	mov	r4, r0
 800172a:	4608      	mov	r0, r1
 800172c:	4611      	mov	r1, r2
 800172e:	461a      	mov	r2, r3
 8001730:	4623      	mov	r3, r4
 8001732:	80fb      	strh	r3, [r7, #6]
 8001734:	4603      	mov	r3, r0
 8001736:	80bb      	strh	r3, [r7, #4]
 8001738:	460b      	mov	r3, r1
 800173a:	807b      	strh	r3, [r7, #2]
 800173c:	4613      	mov	r3, r2
 800173e:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8001740:	88fb      	ldrh	r3, [r7, #6]
 8001742:	2b7f      	cmp	r3, #127	@ 0x7f
 8001744:	d901      	bls.n	800174a <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 8001746:	237f      	movs	r3, #127	@ 0x7f
 8001748:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 800174a:	887b      	ldrh	r3, [r7, #2]
 800174c:	2b7f      	cmp	r3, #127	@ 0x7f
 800174e:	d901      	bls.n	8001754 <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8001750:	237f      	movs	r3, #127	@ 0x7f
 8001752:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 8001754:	88bb      	ldrh	r3, [r7, #4]
 8001756:	2b3f      	cmp	r3, #63	@ 0x3f
 8001758:	d901      	bls.n	800175e <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 800175a:	233f      	movs	r3, #63	@ 0x3f
 800175c:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 800175e:	883b      	ldrh	r3, [r7, #0]
 8001760:	2b3f      	cmp	r3, #63	@ 0x3f
 8001762:	d901      	bls.n	8001768 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 8001764:	233f      	movs	r3, #63	@ 0x3f
 8001766:	803b      	strh	r3, [r7, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 8001768:	88fa      	ldrh	r2, [r7, #6]
 800176a:	887b      	ldrh	r3, [r7, #2]
 800176c:	429a      	cmp	r2, r3
 800176e:	d205      	bcs.n	800177c <SSD1306_DrawLine+0x5a>
 8001770:	887a      	ldrh	r2, [r7, #2]
 8001772:	88fb      	ldrh	r3, [r7, #6]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	b29b      	uxth	r3, r3
 8001778:	b21b      	sxth	r3, r3
 800177a:	e004      	b.n	8001786 <SSD1306_DrawLine+0x64>
 800177c:	88fa      	ldrh	r2, [r7, #6]
 800177e:	887b      	ldrh	r3, [r7, #2]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	b29b      	uxth	r3, r3
 8001784:	b21b      	sxth	r3, r3
 8001786:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8001788:	88ba      	ldrh	r2, [r7, #4]
 800178a:	883b      	ldrh	r3, [r7, #0]
 800178c:	429a      	cmp	r2, r3
 800178e:	d205      	bcs.n	800179c <SSD1306_DrawLine+0x7a>
 8001790:	883a      	ldrh	r2, [r7, #0]
 8001792:	88bb      	ldrh	r3, [r7, #4]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	b29b      	uxth	r3, r3
 8001798:	b21b      	sxth	r3, r3
 800179a:	e004      	b.n	80017a6 <SSD1306_DrawLine+0x84>
 800179c:	88ba      	ldrh	r2, [r7, #4]
 800179e:	883b      	ldrh	r3, [r7, #0]
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	b21b      	sxth	r3, r3
 80017a6:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1;
 80017a8:	88fa      	ldrh	r2, [r7, #6]
 80017aa:	887b      	ldrh	r3, [r7, #2]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d201      	bcs.n	80017b4 <SSD1306_DrawLine+0x92>
 80017b0:	2301      	movs	r3, #1
 80017b2:	e001      	b.n	80017b8 <SSD1306_DrawLine+0x96>
 80017b4:	f04f 33ff 	mov.w	r3, #4294967295
 80017b8:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1;
 80017ba:	88ba      	ldrh	r2, [r7, #4]
 80017bc:	883b      	ldrh	r3, [r7, #0]
 80017be:	429a      	cmp	r2, r3
 80017c0:	d201      	bcs.n	80017c6 <SSD1306_DrawLine+0xa4>
 80017c2:	2301      	movs	r3, #1
 80017c4:	e001      	b.n	80017ca <SSD1306_DrawLine+0xa8>
 80017c6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ca:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2;
 80017cc:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80017d0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	dd06      	ble.n	80017e6 <SSD1306_DrawLine+0xc4>
 80017d8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80017dc:	0fda      	lsrs	r2, r3, #31
 80017de:	4413      	add	r3, r2
 80017e0:	105b      	asrs	r3, r3, #1
 80017e2:	b21b      	sxth	r3, r3
 80017e4:	e006      	b.n	80017f4 <SSD1306_DrawLine+0xd2>
 80017e6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80017ea:	0fda      	lsrs	r2, r3, #31
 80017ec:	4413      	add	r3, r2
 80017ee:	105b      	asrs	r3, r3, #1
 80017f0:	425b      	negs	r3, r3
 80017f2:	b21b      	sxth	r3, r3
 80017f4:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 80017f6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d129      	bne.n	8001852 <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 80017fe:	883a      	ldrh	r2, [r7, #0]
 8001800:	88bb      	ldrh	r3, [r7, #4]
 8001802:	429a      	cmp	r2, r3
 8001804:	d205      	bcs.n	8001812 <SSD1306_DrawLine+0xf0>
			tmp = y1;
 8001806:	883b      	ldrh	r3, [r7, #0]
 8001808:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 800180a:	88bb      	ldrh	r3, [r7, #4]
 800180c:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 800180e:	893b      	ldrh	r3, [r7, #8]
 8001810:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8001812:	887a      	ldrh	r2, [r7, #2]
 8001814:	88fb      	ldrh	r3, [r7, #6]
 8001816:	429a      	cmp	r2, r3
 8001818:	d205      	bcs.n	8001826 <SSD1306_DrawLine+0x104>
			tmp = x1;
 800181a:	887b      	ldrh	r3, [r7, #2]
 800181c:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 800181e:	88fb      	ldrh	r3, [r7, #6]
 8001820:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001822:	893b      	ldrh	r3, [r7, #8]
 8001824:	80fb      	strh	r3, [r7, #6]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8001826:	88bb      	ldrh	r3, [r7, #4]
 8001828:	82bb      	strh	r3, [r7, #20]
 800182a:	e00c      	b.n	8001846 <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 800182c:	8ab9      	ldrh	r1, [r7, #20]
 800182e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001832:	88fb      	ldrh	r3, [r7, #6]
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff fe5d 	bl	80014f4 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 800183a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800183e:	b29b      	uxth	r3, r3
 8001840:	3301      	adds	r3, #1
 8001842:	b29b      	uxth	r3, r3
 8001844:	82bb      	strh	r3, [r7, #20]
 8001846:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800184a:	883b      	ldrh	r3, [r7, #0]
 800184c:	429a      	cmp	r2, r3
 800184e:	dded      	ble.n	800182c <SSD1306_DrawLine+0x10a>
		}

		/* Return from function */
		return;
 8001850:	e05f      	b.n	8001912 <SSD1306_DrawLine+0x1f0>
	}

	if (dy == 0) {
 8001852:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d129      	bne.n	80018ae <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 800185a:	883a      	ldrh	r2, [r7, #0]
 800185c:	88bb      	ldrh	r3, [r7, #4]
 800185e:	429a      	cmp	r2, r3
 8001860:	d205      	bcs.n	800186e <SSD1306_DrawLine+0x14c>
			tmp = y1;
 8001862:	883b      	ldrh	r3, [r7, #0]
 8001864:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001866:	88bb      	ldrh	r3, [r7, #4]
 8001868:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 800186a:	893b      	ldrh	r3, [r7, #8]
 800186c:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 800186e:	887a      	ldrh	r2, [r7, #2]
 8001870:	88fb      	ldrh	r3, [r7, #6]
 8001872:	429a      	cmp	r2, r3
 8001874:	d205      	bcs.n	8001882 <SSD1306_DrawLine+0x160>
			tmp = x1;
 8001876:	887b      	ldrh	r3, [r7, #2]
 8001878:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 800187a:	88fb      	ldrh	r3, [r7, #6]
 800187c:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 800187e:	893b      	ldrh	r3, [r7, #8]
 8001880:	80fb      	strh	r3, [r7, #6]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8001882:	88fb      	ldrh	r3, [r7, #6]
 8001884:	82bb      	strh	r3, [r7, #20]
 8001886:	e00c      	b.n	80018a2 <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8001888:	8abb      	ldrh	r3, [r7, #20]
 800188a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800188e:	88b9      	ldrh	r1, [r7, #4]
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff fe2f 	bl	80014f4 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8001896:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800189a:	b29b      	uxth	r3, r3
 800189c:	3301      	adds	r3, #1
 800189e:	b29b      	uxth	r3, r3
 80018a0:	82bb      	strh	r3, [r7, #20]
 80018a2:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80018a6:	887b      	ldrh	r3, [r7, #2]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	dded      	ble.n	8001888 <SSD1306_DrawLine+0x166>
		}

		/* Return from function */
		return;
 80018ac:	e031      	b.n	8001912 <SSD1306_DrawLine+0x1f0>
	}

	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 80018ae:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80018b2:	88b9      	ldrh	r1, [r7, #4]
 80018b4:	88fb      	ldrh	r3, [r7, #6]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f7ff fe1c 	bl	80014f4 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 80018bc:	88fa      	ldrh	r2, [r7, #6]
 80018be:	887b      	ldrh	r3, [r7, #2]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d103      	bne.n	80018cc <SSD1306_DrawLine+0x1aa>
 80018c4:	88ba      	ldrh	r2, [r7, #4]
 80018c6:	883b      	ldrh	r3, [r7, #0]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d021      	beq.n	8001910 <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err;
 80018cc:	8afb      	ldrh	r3, [r7, #22]
 80018ce:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 80018d0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80018d4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80018d8:	425b      	negs	r3, r3
 80018da:	429a      	cmp	r2, r3
 80018dc:	dd08      	ble.n	80018f0 <SSD1306_DrawLine+0x1ce>
			err -= dy;
 80018de:	8afa      	ldrh	r2, [r7, #22]
 80018e0:	8a3b      	ldrh	r3, [r7, #16]
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 80018e8:	89fa      	ldrh	r2, [r7, #14]
 80018ea:	88fb      	ldrh	r3, [r7, #6]
 80018ec:	4413      	add	r3, r2
 80018ee:	80fb      	strh	r3, [r7, #6]
		}
		if (e2 < dy) {
 80018f0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80018f4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	dad8      	bge.n	80018ae <SSD1306_DrawLine+0x18c>
			err += dx;
 80018fc:	8afa      	ldrh	r2, [r7, #22]
 80018fe:	8a7b      	ldrh	r3, [r7, #18]
 8001900:	4413      	add	r3, r2
 8001902:	b29b      	uxth	r3, r3
 8001904:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8001906:	89ba      	ldrh	r2, [r7, #12]
 8001908:	88bb      	ldrh	r3, [r7, #4]
 800190a:	4413      	add	r3, r2
 800190c:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 800190e:	e7ce      	b.n	80018ae <SSD1306_DrawLine+0x18c>
			break;
 8001910:	bf00      	nop
		}
	}
}
 8001912:	371c      	adds	r7, #28
 8001914:	46bd      	mov	sp, r7
 8001916:	bd90      	pop	{r4, r7, pc}

08001918 <SSD1306_DrawFilledRectangle>:
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
}

void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8001918:	b590      	push	{r4, r7, lr}
 800191a:	b087      	sub	sp, #28
 800191c:	af02      	add	r7, sp, #8
 800191e:	4604      	mov	r4, r0
 8001920:	4608      	mov	r0, r1
 8001922:	4611      	mov	r1, r2
 8001924:	461a      	mov	r2, r3
 8001926:	4623      	mov	r3, r4
 8001928:	80fb      	strh	r3, [r7, #6]
 800192a:	4603      	mov	r3, r0
 800192c:	80bb      	strh	r3, [r7, #4]
 800192e:	460b      	mov	r3, r1
 8001930:	807b      	strh	r3, [r7, #2]
 8001932:	4613      	mov	r3, r2
 8001934:	803b      	strh	r3, [r7, #0]
	uint8_t i;

	/* Check input parameters */
	if (
 8001936:	88fb      	ldrh	r3, [r7, #6]
 8001938:	2b7f      	cmp	r3, #127	@ 0x7f
 800193a:	d836      	bhi.n	80019aa <SSD1306_DrawFilledRectangle+0x92>
		x >= SSD1306_WIDTH ||
 800193c:	88bb      	ldrh	r3, [r7, #4]
 800193e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001940:	d833      	bhi.n	80019aa <SSD1306_DrawFilledRectangle+0x92>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8001942:	88fa      	ldrh	r2, [r7, #6]
 8001944:	887b      	ldrh	r3, [r7, #2]
 8001946:	4413      	add	r3, r2
 8001948:	2b7f      	cmp	r3, #127	@ 0x7f
 800194a:	dd03      	ble.n	8001954 <SSD1306_DrawFilledRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 800194c:	88fb      	ldrh	r3, [r7, #6]
 800194e:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001952:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 8001954:	88ba      	ldrh	r2, [r7, #4]
 8001956:	883b      	ldrh	r3, [r7, #0]
 8001958:	4413      	add	r3, r2
 800195a:	2b3f      	cmp	r3, #63	@ 0x3f
 800195c:	dd03      	ble.n	8001966 <SSD1306_DrawFilledRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 800195e:	88bb      	ldrh	r3, [r7, #4]
 8001960:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8001964:	803b      	strh	r3, [r7, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 8001966:	2300      	movs	r3, #0
 8001968:	73fb      	strb	r3, [r7, #15]
 800196a:	e018      	b.n	800199e <SSD1306_DrawFilledRectangle+0x86>
		/* Draw lines */
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 800196c:	7bfb      	ldrb	r3, [r7, #15]
 800196e:	b29a      	uxth	r2, r3
 8001970:	88bb      	ldrh	r3, [r7, #4]
 8001972:	4413      	add	r3, r2
 8001974:	b299      	uxth	r1, r3
 8001976:	88fa      	ldrh	r2, [r7, #6]
 8001978:	887b      	ldrh	r3, [r7, #2]
 800197a:	4413      	add	r3, r2
 800197c:	b29c      	uxth	r4, r3
 800197e:	7bfb      	ldrb	r3, [r7, #15]
 8001980:	b29a      	uxth	r2, r3
 8001982:	88bb      	ldrh	r3, [r7, #4]
 8001984:	4413      	add	r3, r2
 8001986:	b29a      	uxth	r2, r3
 8001988:	88f8      	ldrh	r0, [r7, #6]
 800198a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	4613      	mov	r3, r2
 8001992:	4622      	mov	r2, r4
 8001994:	f7ff fec5 	bl	8001722 <SSD1306_DrawLine>
	for (i = 0; i <= h; i++) {
 8001998:	7bfb      	ldrb	r3, [r7, #15]
 800199a:	3301      	adds	r3, #1
 800199c:	73fb      	strb	r3, [r7, #15]
 800199e:	7bfb      	ldrb	r3, [r7, #15]
 80019a0:	b29b      	uxth	r3, r3
 80019a2:	883a      	ldrh	r2, [r7, #0]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d2e1      	bcs.n	800196c <SSD1306_DrawFilledRectangle+0x54>
 80019a8:	e000      	b.n	80019ac <SSD1306_DrawFilledRectangle+0x94>
		return;
 80019aa:	bf00      	nop
	}
}
 80019ac:	3714      	adds	r7, #20
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd90      	pop	{r4, r7, pc}
	...

080019b4 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80019ba:	4b07      	ldr	r3, [pc, #28]	@ (80019d8 <ssd1306_I2C_Init+0x24>)
 80019bc:	607b      	str	r3, [r7, #4]
	while(p>0)
 80019be:	e002      	b.n	80019c6 <ssd1306_I2C_Init+0x12>
		p--;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	3b01      	subs	r3, #1
 80019c4:	607b      	str	r3, [r7, #4]
	while(p>0)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d1f9      	bne.n	80019c0 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80019cc:	bf00      	nop
 80019ce:	bf00      	nop
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr
 80019d8:	0003d090 	.word	0x0003d090

080019dc <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80019dc:	b590      	push	{r4, r7, lr}
 80019de:	b0c7      	sub	sp, #284	@ 0x11c
 80019e0:	af02      	add	r7, sp, #8
 80019e2:	4604      	mov	r4, r0
 80019e4:	4608      	mov	r0, r1
 80019e6:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 80019ea:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 80019ee:	600a      	str	r2, [r1, #0]
 80019f0:	4619      	mov	r1, r3
 80019f2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80019f6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80019fa:	4622      	mov	r2, r4
 80019fc:	701a      	strb	r2, [r3, #0]
 80019fe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a02:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001a06:	4602      	mov	r2, r0
 8001a08:	701a      	strb	r2, [r3, #0]
 8001a0a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a0e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001a12:	460a      	mov	r2, r1
 8001a14:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001a16:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a1a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001a1e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001a22:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001a26:	7812      	ldrb	r2, [r2, #0]
 8001a28:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001a30:	e015      	b.n	8001a5e <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001a32:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001a36:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001a3a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001a3e:	6812      	ldr	r2, [r2, #0]
 8001a40:	441a      	add	r2, r3
 8001a42:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001a46:	3301      	adds	r3, #1
 8001a48:	7811      	ldrb	r1, [r2, #0]
 8001a4a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001a4e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001a52:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001a54:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001a58:	3301      	adds	r3, #1
 8001a5a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001a5e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001a68:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001a6c:	8812      	ldrh	r2, [r2, #0]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d8df      	bhi.n	8001a32 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001a72:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a76:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	b299      	uxth	r1, r3
 8001a7e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a82:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001a86:	881b      	ldrh	r3, [r3, #0]
 8001a88:	3301      	adds	r3, #1
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	f107 020c 	add.w	r2, r7, #12
 8001a90:	200a      	movs	r0, #10
 8001a92:	9000      	str	r0, [sp, #0]
 8001a94:	4803      	ldr	r0, [pc, #12]	@ (8001aa4 <ssd1306_I2C_WriteMulti+0xc8>)
 8001a96:	f000 fd0f 	bl	80024b8 <HAL_I2C_Master_Transmit>
}
 8001a9a:	bf00      	nop
 8001a9c:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd90      	pop	{r4, r7, pc}
 8001aa4:	20000080 	.word	0x20000080

08001aa8 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af02      	add	r7, sp, #8
 8001aae:	4603      	mov	r3, r0
 8001ab0:	71fb      	strb	r3, [r7, #7]
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	71bb      	strb	r3, [r7, #6]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001aba:	79bb      	ldrb	r3, [r7, #6]
 8001abc:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001abe:	797b      	ldrb	r3, [r7, #5]
 8001ac0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	b299      	uxth	r1, r3
 8001ac6:	f107 020c 	add.w	r2, r7, #12
 8001aca:	230a      	movs	r3, #10
 8001acc:	9300      	str	r3, [sp, #0]
 8001ace:	2302      	movs	r3, #2
 8001ad0:	4803      	ldr	r0, [pc, #12]	@ (8001ae0 <ssd1306_I2C_Write+0x38>)
 8001ad2:	f000 fcf1 	bl	80024b8 <HAL_I2C_Master_Transmit>
}
 8001ad6:	bf00      	nop
 8001ad8:	3710      	adds	r7, #16
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	20000080 	.word	0x20000080

08001ae4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ae8:	4b08      	ldr	r3, [pc, #32]	@ (8001b0c <HAL_Init+0x28>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a07      	ldr	r2, [pc, #28]	@ (8001b0c <HAL_Init+0x28>)
 8001aee:	f043 0310 	orr.w	r3, r3, #16
 8001af2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001af4:	2003      	movs	r0, #3
 8001af6:	f000 f923 	bl	8001d40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001afa:	200f      	movs	r0, #15
 8001afc:	f000 f808 	bl	8001b10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b00:	f7ff facc 	bl	800109c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b04:	2300      	movs	r3, #0
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40022000 	.word	0x40022000

08001b10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b18:	4b12      	ldr	r3, [pc, #72]	@ (8001b64 <HAL_InitTick+0x54>)
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	4b12      	ldr	r3, [pc, #72]	@ (8001b68 <HAL_InitTick+0x58>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	4619      	mov	r1, r3
 8001b22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b26:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f000 f93b 	bl	8001daa <HAL_SYSTICK_Config>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e00e      	b.n	8001b5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2b0f      	cmp	r3, #15
 8001b42:	d80a      	bhi.n	8001b5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b44:	2200      	movs	r2, #0
 8001b46:	6879      	ldr	r1, [r7, #4]
 8001b48:	f04f 30ff 	mov.w	r0, #4294967295
 8001b4c:	f000 f903 	bl	8001d56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b50:	4a06      	ldr	r2, [pc, #24]	@ (8001b6c <HAL_InitTick+0x5c>)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b56:	2300      	movs	r3, #0
 8001b58:	e000      	b.n	8001b5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3708      	adds	r7, #8
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	20000000 	.word	0x20000000
 8001b68:	20000010 	.word	0x20000010
 8001b6c:	2000000c 	.word	0x2000000c

08001b70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b74:	4b05      	ldr	r3, [pc, #20]	@ (8001b8c <HAL_IncTick+0x1c>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	461a      	mov	r2, r3
 8001b7a:	4b05      	ldr	r3, [pc, #20]	@ (8001b90 <HAL_IncTick+0x20>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4413      	add	r3, r2
 8001b80:	4a03      	ldr	r2, [pc, #12]	@ (8001b90 <HAL_IncTick+0x20>)
 8001b82:	6013      	str	r3, [r2, #0]
}
 8001b84:	bf00      	nop
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bc80      	pop	{r7}
 8001b8a:	4770      	bx	lr
 8001b8c:	20000010 	.word	0x20000010
 8001b90:	200004e8 	.word	0x200004e8

08001b94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  return uwTick;
 8001b98:	4b02      	ldr	r3, [pc, #8]	@ (8001ba4 <HAL_GetTick+0x10>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bc80      	pop	{r7}
 8001ba2:	4770      	bx	lr
 8001ba4:	200004e8 	.word	0x200004e8

08001ba8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f003 0307 	and.w	r3, r3, #7
 8001bb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001bec <__NVIC_SetPriorityGrouping+0x44>)
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bbe:	68ba      	ldr	r2, [r7, #8]
 8001bc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bda:	4a04      	ldr	r2, [pc, #16]	@ (8001bec <__NVIC_SetPriorityGrouping+0x44>)
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	60d3      	str	r3, [r2, #12]
}
 8001be0:	bf00      	nop
 8001be2:	3714      	adds	r7, #20
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bc80      	pop	{r7}
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	e000ed00 	.word	0xe000ed00

08001bf0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bf4:	4b04      	ldr	r3, [pc, #16]	@ (8001c08 <__NVIC_GetPriorityGrouping+0x18>)
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	0a1b      	lsrs	r3, r3, #8
 8001bfa:	f003 0307 	and.w	r3, r3, #7
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bc80      	pop	{r7}
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	e000ed00 	.word	0xe000ed00

08001c0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	4603      	mov	r3, r0
 8001c14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	db0b      	blt.n	8001c36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	f003 021f 	and.w	r2, r3, #31
 8001c24:	4906      	ldr	r1, [pc, #24]	@ (8001c40 <__NVIC_EnableIRQ+0x34>)
 8001c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2a:	095b      	lsrs	r3, r3, #5
 8001c2c:	2001      	movs	r0, #1
 8001c2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c36:	bf00      	nop
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bc80      	pop	{r7}
 8001c3e:	4770      	bx	lr
 8001c40:	e000e100 	.word	0xe000e100

08001c44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	6039      	str	r1, [r7, #0]
 8001c4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	db0a      	blt.n	8001c6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	b2da      	uxtb	r2, r3
 8001c5c:	490c      	ldr	r1, [pc, #48]	@ (8001c90 <__NVIC_SetPriority+0x4c>)
 8001c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c62:	0112      	lsls	r2, r2, #4
 8001c64:	b2d2      	uxtb	r2, r2
 8001c66:	440b      	add	r3, r1
 8001c68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c6c:	e00a      	b.n	8001c84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	b2da      	uxtb	r2, r3
 8001c72:	4908      	ldr	r1, [pc, #32]	@ (8001c94 <__NVIC_SetPriority+0x50>)
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	f003 030f 	and.w	r3, r3, #15
 8001c7a:	3b04      	subs	r3, #4
 8001c7c:	0112      	lsls	r2, r2, #4
 8001c7e:	b2d2      	uxtb	r2, r2
 8001c80:	440b      	add	r3, r1
 8001c82:	761a      	strb	r2, [r3, #24]
}
 8001c84:	bf00      	nop
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bc80      	pop	{r7}
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	e000e100 	.word	0xe000e100
 8001c94:	e000ed00 	.word	0xe000ed00

08001c98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b089      	sub	sp, #36	@ 0x24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f003 0307 	and.w	r3, r3, #7
 8001caa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	f1c3 0307 	rsb	r3, r3, #7
 8001cb2:	2b04      	cmp	r3, #4
 8001cb4:	bf28      	it	cs
 8001cb6:	2304      	movcs	r3, #4
 8001cb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	3304      	adds	r3, #4
 8001cbe:	2b06      	cmp	r3, #6
 8001cc0:	d902      	bls.n	8001cc8 <NVIC_EncodePriority+0x30>
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	3b03      	subs	r3, #3
 8001cc6:	e000      	b.n	8001cca <NVIC_EncodePriority+0x32>
 8001cc8:	2300      	movs	r3, #0
 8001cca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd6:	43da      	mvns	r2, r3
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	401a      	ands	r2, r3
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ce0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cea:	43d9      	mvns	r1, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf0:	4313      	orrs	r3, r2
         );
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3724      	adds	r7, #36	@ 0x24
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr

08001cfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	3b01      	subs	r3, #1
 8001d08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d0c:	d301      	bcc.n	8001d12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e00f      	b.n	8001d32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d12:	4a0a      	ldr	r2, [pc, #40]	@ (8001d3c <SysTick_Config+0x40>)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3b01      	subs	r3, #1
 8001d18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d1a:	210f      	movs	r1, #15
 8001d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d20:	f7ff ff90 	bl	8001c44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d24:	4b05      	ldr	r3, [pc, #20]	@ (8001d3c <SysTick_Config+0x40>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d2a:	4b04      	ldr	r3, [pc, #16]	@ (8001d3c <SysTick_Config+0x40>)
 8001d2c:	2207      	movs	r2, #7
 8001d2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	e000e010 	.word	0xe000e010

08001d40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f7ff ff2d 	bl	8001ba8 <__NVIC_SetPriorityGrouping>
}
 8001d4e:	bf00      	nop
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b086      	sub	sp, #24
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	60b9      	str	r1, [r7, #8]
 8001d60:	607a      	str	r2, [r7, #4]
 8001d62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d64:	2300      	movs	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d68:	f7ff ff42 	bl	8001bf0 <__NVIC_GetPriorityGrouping>
 8001d6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d6e:	687a      	ldr	r2, [r7, #4]
 8001d70:	68b9      	ldr	r1, [r7, #8]
 8001d72:	6978      	ldr	r0, [r7, #20]
 8001d74:	f7ff ff90 	bl	8001c98 <NVIC_EncodePriority>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d7e:	4611      	mov	r1, r2
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7ff ff5f 	bl	8001c44 <__NVIC_SetPriority>
}
 8001d86:	bf00      	nop
 8001d88:	3718      	adds	r7, #24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b082      	sub	sp, #8
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	4603      	mov	r3, r0
 8001d96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff ff35 	bl	8001c0c <__NVIC_EnableIRQ>
}
 8001da2:	bf00      	nop
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}

08001daa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b082      	sub	sp, #8
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f7ff ffa2 	bl	8001cfc <SysTick_Config>
 8001db8:	4603      	mov	r3, r0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
	...

08001dc4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d005      	beq.n	8001de8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2204      	movs	r2, #4
 8001de0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	73fb      	strb	r3, [r7, #15]
 8001de6:	e051      	b.n	8001e8c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f022 020e 	bic.w	r2, r2, #14
 8001df6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f022 0201 	bic.w	r2, r2, #1
 8001e06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a22      	ldr	r2, [pc, #136]	@ (8001e98 <HAL_DMA_Abort_IT+0xd4>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d029      	beq.n	8001e66 <HAL_DMA_Abort_IT+0xa2>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a21      	ldr	r2, [pc, #132]	@ (8001e9c <HAL_DMA_Abort_IT+0xd8>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d022      	beq.n	8001e62 <HAL_DMA_Abort_IT+0x9e>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a1f      	ldr	r2, [pc, #124]	@ (8001ea0 <HAL_DMA_Abort_IT+0xdc>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d01a      	beq.n	8001e5c <HAL_DMA_Abort_IT+0x98>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a1e      	ldr	r2, [pc, #120]	@ (8001ea4 <HAL_DMA_Abort_IT+0xe0>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d012      	beq.n	8001e56 <HAL_DMA_Abort_IT+0x92>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a1c      	ldr	r2, [pc, #112]	@ (8001ea8 <HAL_DMA_Abort_IT+0xe4>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d00a      	beq.n	8001e50 <HAL_DMA_Abort_IT+0x8c>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a1b      	ldr	r2, [pc, #108]	@ (8001eac <HAL_DMA_Abort_IT+0xe8>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d102      	bne.n	8001e4a <HAL_DMA_Abort_IT+0x86>
 8001e44:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001e48:	e00e      	b.n	8001e68 <HAL_DMA_Abort_IT+0xa4>
 8001e4a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e4e:	e00b      	b.n	8001e68 <HAL_DMA_Abort_IT+0xa4>
 8001e50:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e54:	e008      	b.n	8001e68 <HAL_DMA_Abort_IT+0xa4>
 8001e56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e5a:	e005      	b.n	8001e68 <HAL_DMA_Abort_IT+0xa4>
 8001e5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e60:	e002      	b.n	8001e68 <HAL_DMA_Abort_IT+0xa4>
 8001e62:	2310      	movs	r3, #16
 8001e64:	e000      	b.n	8001e68 <HAL_DMA_Abort_IT+0xa4>
 8001e66:	2301      	movs	r3, #1
 8001e68:	4a11      	ldr	r2, [pc, #68]	@ (8001eb0 <HAL_DMA_Abort_IT+0xec>)
 8001e6a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2200      	movs	r2, #0
 8001e78:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d003      	beq.n	8001e8c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	4798      	blx	r3
    } 
  }
  return status;
 8001e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	40020008 	.word	0x40020008
 8001e9c:	4002001c 	.word	0x4002001c
 8001ea0:	40020030 	.word	0x40020030
 8001ea4:	40020044 	.word	0x40020044
 8001ea8:	40020058 	.word	0x40020058
 8001eac:	4002006c 	.word	0x4002006c
 8001eb0:	40020000 	.word	0x40020000

08001eb4 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001ec2:	b2db      	uxtb	r3, r3
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr
	...

08001ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b08b      	sub	sp, #44	@ 0x2c
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001eda:	2300      	movs	r3, #0
 8001edc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ee2:	e169      	b.n	80021b8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	69fa      	ldr	r2, [r7, #28]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	429a      	cmp	r2, r3
 8001efe:	f040 8158 	bne.w	80021b2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	4a9a      	ldr	r2, [pc, #616]	@ (8002170 <HAL_GPIO_Init+0x2a0>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d05e      	beq.n	8001fca <HAL_GPIO_Init+0xfa>
 8001f0c:	4a98      	ldr	r2, [pc, #608]	@ (8002170 <HAL_GPIO_Init+0x2a0>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d875      	bhi.n	8001ffe <HAL_GPIO_Init+0x12e>
 8001f12:	4a98      	ldr	r2, [pc, #608]	@ (8002174 <HAL_GPIO_Init+0x2a4>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d058      	beq.n	8001fca <HAL_GPIO_Init+0xfa>
 8001f18:	4a96      	ldr	r2, [pc, #600]	@ (8002174 <HAL_GPIO_Init+0x2a4>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d86f      	bhi.n	8001ffe <HAL_GPIO_Init+0x12e>
 8001f1e:	4a96      	ldr	r2, [pc, #600]	@ (8002178 <HAL_GPIO_Init+0x2a8>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d052      	beq.n	8001fca <HAL_GPIO_Init+0xfa>
 8001f24:	4a94      	ldr	r2, [pc, #592]	@ (8002178 <HAL_GPIO_Init+0x2a8>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d869      	bhi.n	8001ffe <HAL_GPIO_Init+0x12e>
 8001f2a:	4a94      	ldr	r2, [pc, #592]	@ (800217c <HAL_GPIO_Init+0x2ac>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d04c      	beq.n	8001fca <HAL_GPIO_Init+0xfa>
 8001f30:	4a92      	ldr	r2, [pc, #584]	@ (800217c <HAL_GPIO_Init+0x2ac>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d863      	bhi.n	8001ffe <HAL_GPIO_Init+0x12e>
 8001f36:	4a92      	ldr	r2, [pc, #584]	@ (8002180 <HAL_GPIO_Init+0x2b0>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d046      	beq.n	8001fca <HAL_GPIO_Init+0xfa>
 8001f3c:	4a90      	ldr	r2, [pc, #576]	@ (8002180 <HAL_GPIO_Init+0x2b0>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d85d      	bhi.n	8001ffe <HAL_GPIO_Init+0x12e>
 8001f42:	2b12      	cmp	r3, #18
 8001f44:	d82a      	bhi.n	8001f9c <HAL_GPIO_Init+0xcc>
 8001f46:	2b12      	cmp	r3, #18
 8001f48:	d859      	bhi.n	8001ffe <HAL_GPIO_Init+0x12e>
 8001f4a:	a201      	add	r2, pc, #4	@ (adr r2, 8001f50 <HAL_GPIO_Init+0x80>)
 8001f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f50:	08001fcb 	.word	0x08001fcb
 8001f54:	08001fa5 	.word	0x08001fa5
 8001f58:	08001fb7 	.word	0x08001fb7
 8001f5c:	08001ff9 	.word	0x08001ff9
 8001f60:	08001fff 	.word	0x08001fff
 8001f64:	08001fff 	.word	0x08001fff
 8001f68:	08001fff 	.word	0x08001fff
 8001f6c:	08001fff 	.word	0x08001fff
 8001f70:	08001fff 	.word	0x08001fff
 8001f74:	08001fff 	.word	0x08001fff
 8001f78:	08001fff 	.word	0x08001fff
 8001f7c:	08001fff 	.word	0x08001fff
 8001f80:	08001fff 	.word	0x08001fff
 8001f84:	08001fff 	.word	0x08001fff
 8001f88:	08001fff 	.word	0x08001fff
 8001f8c:	08001fff 	.word	0x08001fff
 8001f90:	08001fff 	.word	0x08001fff
 8001f94:	08001fad 	.word	0x08001fad
 8001f98:	08001fc1 	.word	0x08001fc1
 8001f9c:	4a79      	ldr	r2, [pc, #484]	@ (8002184 <HAL_GPIO_Init+0x2b4>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d013      	beq.n	8001fca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fa2:	e02c      	b.n	8001ffe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	623b      	str	r3, [r7, #32]
          break;
 8001faa:	e029      	b.n	8002000 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	3304      	adds	r3, #4
 8001fb2:	623b      	str	r3, [r7, #32]
          break;
 8001fb4:	e024      	b.n	8002000 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	3308      	adds	r3, #8
 8001fbc:	623b      	str	r3, [r7, #32]
          break;
 8001fbe:	e01f      	b.n	8002000 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	330c      	adds	r3, #12
 8001fc6:	623b      	str	r3, [r7, #32]
          break;
 8001fc8:	e01a      	b.n	8002000 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d102      	bne.n	8001fd8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fd2:	2304      	movs	r3, #4
 8001fd4:	623b      	str	r3, [r7, #32]
          break;
 8001fd6:	e013      	b.n	8002000 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d105      	bne.n	8001fec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fe0:	2308      	movs	r3, #8
 8001fe2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	69fa      	ldr	r2, [r7, #28]
 8001fe8:	611a      	str	r2, [r3, #16]
          break;
 8001fea:	e009      	b.n	8002000 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fec:	2308      	movs	r3, #8
 8001fee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	69fa      	ldr	r2, [r7, #28]
 8001ff4:	615a      	str	r2, [r3, #20]
          break;
 8001ff6:	e003      	b.n	8002000 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	623b      	str	r3, [r7, #32]
          break;
 8001ffc:	e000      	b.n	8002000 <HAL_GPIO_Init+0x130>
          break;
 8001ffe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	2bff      	cmp	r3, #255	@ 0xff
 8002004:	d801      	bhi.n	800200a <HAL_GPIO_Init+0x13a>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	e001      	b.n	800200e <HAL_GPIO_Init+0x13e>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	3304      	adds	r3, #4
 800200e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	2bff      	cmp	r3, #255	@ 0xff
 8002014:	d802      	bhi.n	800201c <HAL_GPIO_Init+0x14c>
 8002016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	e002      	b.n	8002022 <HAL_GPIO_Init+0x152>
 800201c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201e:	3b08      	subs	r3, #8
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	210f      	movs	r1, #15
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	fa01 f303 	lsl.w	r3, r1, r3
 8002030:	43db      	mvns	r3, r3
 8002032:	401a      	ands	r2, r3
 8002034:	6a39      	ldr	r1, [r7, #32]
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	fa01 f303 	lsl.w	r3, r1, r3
 800203c:	431a      	orrs	r2, r3
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800204a:	2b00      	cmp	r3, #0
 800204c:	f000 80b1 	beq.w	80021b2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002050:	4b4d      	ldr	r3, [pc, #308]	@ (8002188 <HAL_GPIO_Init+0x2b8>)
 8002052:	699b      	ldr	r3, [r3, #24]
 8002054:	4a4c      	ldr	r2, [pc, #304]	@ (8002188 <HAL_GPIO_Init+0x2b8>)
 8002056:	f043 0301 	orr.w	r3, r3, #1
 800205a:	6193      	str	r3, [r2, #24]
 800205c:	4b4a      	ldr	r3, [pc, #296]	@ (8002188 <HAL_GPIO_Init+0x2b8>)
 800205e:	699b      	ldr	r3, [r3, #24]
 8002060:	f003 0301 	and.w	r3, r3, #1
 8002064:	60bb      	str	r3, [r7, #8]
 8002066:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002068:	4a48      	ldr	r2, [pc, #288]	@ (800218c <HAL_GPIO_Init+0x2bc>)
 800206a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206c:	089b      	lsrs	r3, r3, #2
 800206e:	3302      	adds	r3, #2
 8002070:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002074:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002078:	f003 0303 	and.w	r3, r3, #3
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	220f      	movs	r2, #15
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	43db      	mvns	r3, r3
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	4013      	ands	r3, r2
 800208a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a40      	ldr	r2, [pc, #256]	@ (8002190 <HAL_GPIO_Init+0x2c0>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d013      	beq.n	80020bc <HAL_GPIO_Init+0x1ec>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a3f      	ldr	r2, [pc, #252]	@ (8002194 <HAL_GPIO_Init+0x2c4>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d00d      	beq.n	80020b8 <HAL_GPIO_Init+0x1e8>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a3e      	ldr	r2, [pc, #248]	@ (8002198 <HAL_GPIO_Init+0x2c8>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d007      	beq.n	80020b4 <HAL_GPIO_Init+0x1e4>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4a3d      	ldr	r2, [pc, #244]	@ (800219c <HAL_GPIO_Init+0x2cc>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d101      	bne.n	80020b0 <HAL_GPIO_Init+0x1e0>
 80020ac:	2303      	movs	r3, #3
 80020ae:	e006      	b.n	80020be <HAL_GPIO_Init+0x1ee>
 80020b0:	2304      	movs	r3, #4
 80020b2:	e004      	b.n	80020be <HAL_GPIO_Init+0x1ee>
 80020b4:	2302      	movs	r3, #2
 80020b6:	e002      	b.n	80020be <HAL_GPIO_Init+0x1ee>
 80020b8:	2301      	movs	r3, #1
 80020ba:	e000      	b.n	80020be <HAL_GPIO_Init+0x1ee>
 80020bc:	2300      	movs	r3, #0
 80020be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020c0:	f002 0203 	and.w	r2, r2, #3
 80020c4:	0092      	lsls	r2, r2, #2
 80020c6:	4093      	lsls	r3, r2
 80020c8:	68fa      	ldr	r2, [r7, #12]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020ce:	492f      	ldr	r1, [pc, #188]	@ (800218c <HAL_GPIO_Init+0x2bc>)
 80020d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d2:	089b      	lsrs	r3, r3, #2
 80020d4:	3302      	adds	r3, #2
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d006      	beq.n	80020f6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020e8:	4b2d      	ldr	r3, [pc, #180]	@ (80021a0 <HAL_GPIO_Init+0x2d0>)
 80020ea:	689a      	ldr	r2, [r3, #8]
 80020ec:	492c      	ldr	r1, [pc, #176]	@ (80021a0 <HAL_GPIO_Init+0x2d0>)
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	608b      	str	r3, [r1, #8]
 80020f4:	e006      	b.n	8002104 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020f6:	4b2a      	ldr	r3, [pc, #168]	@ (80021a0 <HAL_GPIO_Init+0x2d0>)
 80020f8:	689a      	ldr	r2, [r3, #8]
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	43db      	mvns	r3, r3
 80020fe:	4928      	ldr	r1, [pc, #160]	@ (80021a0 <HAL_GPIO_Init+0x2d0>)
 8002100:	4013      	ands	r3, r2
 8002102:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800210c:	2b00      	cmp	r3, #0
 800210e:	d006      	beq.n	800211e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002110:	4b23      	ldr	r3, [pc, #140]	@ (80021a0 <HAL_GPIO_Init+0x2d0>)
 8002112:	68da      	ldr	r2, [r3, #12]
 8002114:	4922      	ldr	r1, [pc, #136]	@ (80021a0 <HAL_GPIO_Init+0x2d0>)
 8002116:	69bb      	ldr	r3, [r7, #24]
 8002118:	4313      	orrs	r3, r2
 800211a:	60cb      	str	r3, [r1, #12]
 800211c:	e006      	b.n	800212c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800211e:	4b20      	ldr	r3, [pc, #128]	@ (80021a0 <HAL_GPIO_Init+0x2d0>)
 8002120:	68da      	ldr	r2, [r3, #12]
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	43db      	mvns	r3, r3
 8002126:	491e      	ldr	r1, [pc, #120]	@ (80021a0 <HAL_GPIO_Init+0x2d0>)
 8002128:	4013      	ands	r3, r2
 800212a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d006      	beq.n	8002146 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002138:	4b19      	ldr	r3, [pc, #100]	@ (80021a0 <HAL_GPIO_Init+0x2d0>)
 800213a:	685a      	ldr	r2, [r3, #4]
 800213c:	4918      	ldr	r1, [pc, #96]	@ (80021a0 <HAL_GPIO_Init+0x2d0>)
 800213e:	69bb      	ldr	r3, [r7, #24]
 8002140:	4313      	orrs	r3, r2
 8002142:	604b      	str	r3, [r1, #4]
 8002144:	e006      	b.n	8002154 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002146:	4b16      	ldr	r3, [pc, #88]	@ (80021a0 <HAL_GPIO_Init+0x2d0>)
 8002148:	685a      	ldr	r2, [r3, #4]
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	43db      	mvns	r3, r3
 800214e:	4914      	ldr	r1, [pc, #80]	@ (80021a0 <HAL_GPIO_Init+0x2d0>)
 8002150:	4013      	ands	r3, r2
 8002152:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d021      	beq.n	80021a4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002160:	4b0f      	ldr	r3, [pc, #60]	@ (80021a0 <HAL_GPIO_Init+0x2d0>)
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	490e      	ldr	r1, [pc, #56]	@ (80021a0 <HAL_GPIO_Init+0x2d0>)
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	4313      	orrs	r3, r2
 800216a:	600b      	str	r3, [r1, #0]
 800216c:	e021      	b.n	80021b2 <HAL_GPIO_Init+0x2e2>
 800216e:	bf00      	nop
 8002170:	10320000 	.word	0x10320000
 8002174:	10310000 	.word	0x10310000
 8002178:	10220000 	.word	0x10220000
 800217c:	10210000 	.word	0x10210000
 8002180:	10120000 	.word	0x10120000
 8002184:	10110000 	.word	0x10110000
 8002188:	40021000 	.word	0x40021000
 800218c:	40010000 	.word	0x40010000
 8002190:	40010800 	.word	0x40010800
 8002194:	40010c00 	.word	0x40010c00
 8002198:	40011000 	.word	0x40011000
 800219c:	40011400 	.word	0x40011400
 80021a0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021a4:	4b0b      	ldr	r3, [pc, #44]	@ (80021d4 <HAL_GPIO_Init+0x304>)
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	69bb      	ldr	r3, [r7, #24]
 80021aa:	43db      	mvns	r3, r3
 80021ac:	4909      	ldr	r1, [pc, #36]	@ (80021d4 <HAL_GPIO_Init+0x304>)
 80021ae:	4013      	ands	r3, r2
 80021b0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80021b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b4:	3301      	adds	r3, #1
 80021b6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021be:	fa22 f303 	lsr.w	r3, r2, r3
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	f47f ae8e 	bne.w	8001ee4 <HAL_GPIO_Init+0x14>
  }
}
 80021c8:	bf00      	nop
 80021ca:	bf00      	nop
 80021cc:	372c      	adds	r7, #44	@ 0x2c
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bc80      	pop	{r7}
 80021d2:	4770      	bx	lr
 80021d4:	40010400 	.word	0x40010400

080021d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	460b      	mov	r3, r1
 80021e2:	807b      	strh	r3, [r7, #2]
 80021e4:	4613      	mov	r3, r2
 80021e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021e8:	787b      	ldrb	r3, [r7, #1]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d003      	beq.n	80021f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021ee:	887a      	ldrh	r2, [r7, #2]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021f4:	e003      	b.n	80021fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021f6:	887b      	ldrh	r3, [r7, #2]
 80021f8:	041a      	lsls	r2, r3, #16
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	611a      	str	r2, [r3, #16]
}
 80021fe:	bf00      	nop
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	bc80      	pop	{r7}
 8002206:	4770      	bx	lr

08002208 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e12b      	b.n	8002472 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002220:	b2db      	uxtb	r3, r3
 8002222:	2b00      	cmp	r3, #0
 8002224:	d106      	bne.n	8002234 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f7fe ff66 	bl	8001100 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2224      	movs	r2, #36	@ 0x24
 8002238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f022 0201 	bic.w	r2, r2, #1
 800224a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800225a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800226a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800226c:	f003 fa06 	bl	800567c <HAL_RCC_GetPCLK1Freq>
 8002270:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	4a81      	ldr	r2, [pc, #516]	@ (800247c <HAL_I2C_Init+0x274>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d807      	bhi.n	800228c <HAL_I2C_Init+0x84>
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	4a80      	ldr	r2, [pc, #512]	@ (8002480 <HAL_I2C_Init+0x278>)
 8002280:	4293      	cmp	r3, r2
 8002282:	bf94      	ite	ls
 8002284:	2301      	movls	r3, #1
 8002286:	2300      	movhi	r3, #0
 8002288:	b2db      	uxtb	r3, r3
 800228a:	e006      	b.n	800229a <HAL_I2C_Init+0x92>
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	4a7d      	ldr	r2, [pc, #500]	@ (8002484 <HAL_I2C_Init+0x27c>)
 8002290:	4293      	cmp	r3, r2
 8002292:	bf94      	ite	ls
 8002294:	2301      	movls	r3, #1
 8002296:	2300      	movhi	r3, #0
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e0e7      	b.n	8002472 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	4a78      	ldr	r2, [pc, #480]	@ (8002488 <HAL_I2C_Init+0x280>)
 80022a6:	fba2 2303 	umull	r2, r3, r2, r3
 80022aa:	0c9b      	lsrs	r3, r3, #18
 80022ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	68ba      	ldr	r2, [r7, #8]
 80022be:	430a      	orrs	r2, r1
 80022c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	6a1b      	ldr	r3, [r3, #32]
 80022c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	4a6a      	ldr	r2, [pc, #424]	@ (800247c <HAL_I2C_Init+0x274>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d802      	bhi.n	80022dc <HAL_I2C_Init+0xd4>
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	3301      	adds	r3, #1
 80022da:	e009      	b.n	80022f0 <HAL_I2C_Init+0xe8>
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80022e2:	fb02 f303 	mul.w	r3, r2, r3
 80022e6:	4a69      	ldr	r2, [pc, #420]	@ (800248c <HAL_I2C_Init+0x284>)
 80022e8:	fba2 2303 	umull	r2, r3, r2, r3
 80022ec:	099b      	lsrs	r3, r3, #6
 80022ee:	3301      	adds	r3, #1
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	6812      	ldr	r2, [r2, #0]
 80022f4:	430b      	orrs	r3, r1
 80022f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002302:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	495c      	ldr	r1, [pc, #368]	@ (800247c <HAL_I2C_Init+0x274>)
 800230c:	428b      	cmp	r3, r1
 800230e:	d819      	bhi.n	8002344 <HAL_I2C_Init+0x13c>
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	1e59      	subs	r1, r3, #1
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	fbb1 f3f3 	udiv	r3, r1, r3
 800231e:	1c59      	adds	r1, r3, #1
 8002320:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002324:	400b      	ands	r3, r1
 8002326:	2b00      	cmp	r3, #0
 8002328:	d00a      	beq.n	8002340 <HAL_I2C_Init+0x138>
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	1e59      	subs	r1, r3, #1
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	005b      	lsls	r3, r3, #1
 8002334:	fbb1 f3f3 	udiv	r3, r1, r3
 8002338:	3301      	adds	r3, #1
 800233a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800233e:	e051      	b.n	80023e4 <HAL_I2C_Init+0x1dc>
 8002340:	2304      	movs	r3, #4
 8002342:	e04f      	b.n	80023e4 <HAL_I2C_Init+0x1dc>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d111      	bne.n	8002370 <HAL_I2C_Init+0x168>
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	1e58      	subs	r0, r3, #1
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6859      	ldr	r1, [r3, #4]
 8002354:	460b      	mov	r3, r1
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	440b      	add	r3, r1
 800235a:	fbb0 f3f3 	udiv	r3, r0, r3
 800235e:	3301      	adds	r3, #1
 8002360:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002364:	2b00      	cmp	r3, #0
 8002366:	bf0c      	ite	eq
 8002368:	2301      	moveq	r3, #1
 800236a:	2300      	movne	r3, #0
 800236c:	b2db      	uxtb	r3, r3
 800236e:	e012      	b.n	8002396 <HAL_I2C_Init+0x18e>
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	1e58      	subs	r0, r3, #1
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6859      	ldr	r1, [r3, #4]
 8002378:	460b      	mov	r3, r1
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	440b      	add	r3, r1
 800237e:	0099      	lsls	r1, r3, #2
 8002380:	440b      	add	r3, r1
 8002382:	fbb0 f3f3 	udiv	r3, r0, r3
 8002386:	3301      	adds	r3, #1
 8002388:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800238c:	2b00      	cmp	r3, #0
 800238e:	bf0c      	ite	eq
 8002390:	2301      	moveq	r3, #1
 8002392:	2300      	movne	r3, #0
 8002394:	b2db      	uxtb	r3, r3
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <HAL_I2C_Init+0x196>
 800239a:	2301      	movs	r3, #1
 800239c:	e022      	b.n	80023e4 <HAL_I2C_Init+0x1dc>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d10e      	bne.n	80023c4 <HAL_I2C_Init+0x1bc>
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	1e58      	subs	r0, r3, #1
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6859      	ldr	r1, [r3, #4]
 80023ae:	460b      	mov	r3, r1
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	440b      	add	r3, r1
 80023b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80023b8:	3301      	adds	r3, #1
 80023ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023c2:	e00f      	b.n	80023e4 <HAL_I2C_Init+0x1dc>
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	1e58      	subs	r0, r3, #1
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6859      	ldr	r1, [r3, #4]
 80023cc:	460b      	mov	r3, r1
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	440b      	add	r3, r1
 80023d2:	0099      	lsls	r1, r3, #2
 80023d4:	440b      	add	r3, r1
 80023d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80023da:	3301      	adds	r3, #1
 80023dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80023e4:	6879      	ldr	r1, [r7, #4]
 80023e6:	6809      	ldr	r1, [r1, #0]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	69da      	ldr	r2, [r3, #28]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a1b      	ldr	r3, [r3, #32]
 80023fe:	431a      	orrs	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	430a      	orrs	r2, r1
 8002406:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002412:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	6911      	ldr	r1, [r2, #16]
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	68d2      	ldr	r2, [r2, #12]
 800241e:	4311      	orrs	r1, r2
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	6812      	ldr	r2, [r2, #0]
 8002424:	430b      	orrs	r3, r1
 8002426:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	695a      	ldr	r2, [r3, #20]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	431a      	orrs	r2, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	430a      	orrs	r2, r1
 8002442:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f042 0201 	orr.w	r2, r2, #1
 8002452:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2220      	movs	r2, #32
 800245e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2200      	movs	r2, #0
 8002466:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002470:	2300      	movs	r3, #0
}
 8002472:	4618      	mov	r0, r3
 8002474:	3710      	adds	r7, #16
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	000186a0 	.word	0x000186a0
 8002480:	001e847f 	.word	0x001e847f
 8002484:	003d08ff 	.word	0x003d08ff
 8002488:	431bde83 	.word	0x431bde83
 800248c:	10624dd3 	.word	0x10624dd3

08002490 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	695b      	ldr	r3, [r3, #20]
 800249e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024a2:	2b80      	cmp	r3, #128	@ 0x80
 80024a4:	d103      	bne.n	80024ae <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	2200      	movs	r2, #0
 80024ac:	611a      	str	r2, [r3, #16]
  }
}
 80024ae:	bf00      	nop
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bc80      	pop	{r7}
 80024b6:	4770      	bx	lr

080024b8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b088      	sub	sp, #32
 80024bc:	af02      	add	r7, sp, #8
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	607a      	str	r2, [r7, #4]
 80024c2:	461a      	mov	r2, r3
 80024c4:	460b      	mov	r3, r1
 80024c6:	817b      	strh	r3, [r7, #10]
 80024c8:	4613      	mov	r3, r2
 80024ca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024cc:	f7ff fb62 	bl	8001b94 <HAL_GetTick>
 80024d0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	2b20      	cmp	r3, #32
 80024dc:	f040 80e0 	bne.w	80026a0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	9300      	str	r3, [sp, #0]
 80024e4:	2319      	movs	r3, #25
 80024e6:	2201      	movs	r2, #1
 80024e8:	4970      	ldr	r1, [pc, #448]	@ (80026ac <HAL_I2C_Master_Transmit+0x1f4>)
 80024ea:	68f8      	ldr	r0, [r7, #12]
 80024ec:	f002 fa7a 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d001      	beq.n	80024fa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80024f6:	2302      	movs	r3, #2
 80024f8:	e0d3      	b.n	80026a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002500:	2b01      	cmp	r3, #1
 8002502:	d101      	bne.n	8002508 <HAL_I2C_Master_Transmit+0x50>
 8002504:	2302      	movs	r3, #2
 8002506:	e0cc      	b.n	80026a2 <HAL_I2C_Master_Transmit+0x1ea>
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	2b01      	cmp	r3, #1
 800251c:	d007      	beq.n	800252e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f042 0201 	orr.w	r2, r2, #1
 800252c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800253c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2221      	movs	r2, #33	@ 0x21
 8002542:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2210      	movs	r2, #16
 800254a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2200      	movs	r2, #0
 8002552:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	893a      	ldrh	r2, [r7, #8]
 800255e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002564:	b29a      	uxth	r2, r3
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	4a50      	ldr	r2, [pc, #320]	@ (80026b0 <HAL_I2C_Master_Transmit+0x1f8>)
 800256e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002570:	8979      	ldrh	r1, [r7, #10]
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	6a3a      	ldr	r2, [r7, #32]
 8002576:	68f8      	ldr	r0, [r7, #12]
 8002578:	f002 f83c 	bl	80045f4 <I2C_MasterRequestWrite>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e08d      	b.n	80026a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002586:	2300      	movs	r3, #0
 8002588:	613b      	str	r3, [r7, #16]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	695b      	ldr	r3, [r3, #20]
 8002590:	613b      	str	r3, [r7, #16]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	699b      	ldr	r3, [r3, #24]
 8002598:	613b      	str	r3, [r7, #16]
 800259a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800259c:	e066      	b.n	800266c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800259e:	697a      	ldr	r2, [r7, #20]
 80025a0:	6a39      	ldr	r1, [r7, #32]
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	f002 fb38 	bl	8004c18 <I2C_WaitOnTXEFlagUntilTimeout>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d00d      	beq.n	80025ca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b2:	2b04      	cmp	r3, #4
 80025b4:	d107      	bne.n	80025c6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e06b      	b.n	80026a2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ce:	781a      	ldrb	r2, [r3, #0]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025da:	1c5a      	adds	r2, r3, #1
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	3b01      	subs	r3, #1
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025f2:	3b01      	subs	r3, #1
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	695b      	ldr	r3, [r3, #20]
 8002600:	f003 0304 	and.w	r3, r3, #4
 8002604:	2b04      	cmp	r3, #4
 8002606:	d11b      	bne.n	8002640 <HAL_I2C_Master_Transmit+0x188>
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800260c:	2b00      	cmp	r3, #0
 800260e:	d017      	beq.n	8002640 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002614:	781a      	ldrb	r2, [r3, #0]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002620:	1c5a      	adds	r2, r3, #1
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800262a:	b29b      	uxth	r3, r3
 800262c:	3b01      	subs	r3, #1
 800262e:	b29a      	uxth	r2, r3
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002638:	3b01      	subs	r3, #1
 800263a:	b29a      	uxth	r2, r3
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002640:	697a      	ldr	r2, [r7, #20]
 8002642:	6a39      	ldr	r1, [r7, #32]
 8002644:	68f8      	ldr	r0, [r7, #12]
 8002646:	f002 fb2f 	bl	8004ca8 <I2C_WaitOnBTFFlagUntilTimeout>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d00d      	beq.n	800266c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002654:	2b04      	cmp	r3, #4
 8002656:	d107      	bne.n	8002668 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002666:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e01a      	b.n	80026a2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002670:	2b00      	cmp	r3, #0
 8002672:	d194      	bne.n	800259e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002682:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2220      	movs	r2, #32
 8002688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800269c:	2300      	movs	r3, #0
 800269e:	e000      	b.n	80026a2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80026a0:	2302      	movs	r3, #2
  }
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3718      	adds	r7, #24
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	00100002 	.word	0x00100002
 80026b0:	ffff0000 	.word	0xffff0000

080026b4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08c      	sub	sp, #48	@ 0x30
 80026b8:	af02      	add	r7, sp, #8
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	607a      	str	r2, [r7, #4]
 80026be:	461a      	mov	r2, r3
 80026c0:	460b      	mov	r3, r1
 80026c2:	817b      	strh	r3, [r7, #10]
 80026c4:	4613      	mov	r3, r2
 80026c6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80026c8:	2300      	movs	r3, #0
 80026ca:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80026cc:	f7ff fa62 	bl	8001b94 <HAL_GetTick>
 80026d0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b20      	cmp	r3, #32
 80026dc:	f040 824b 	bne.w	8002b76 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e2:	9300      	str	r3, [sp, #0]
 80026e4:	2319      	movs	r3, #25
 80026e6:	2201      	movs	r2, #1
 80026e8:	497f      	ldr	r1, [pc, #508]	@ (80028e8 <HAL_I2C_Master_Receive+0x234>)
 80026ea:	68f8      	ldr	r0, [r7, #12]
 80026ec:	f002 f97a 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80026f6:	2302      	movs	r3, #2
 80026f8:	e23e      	b.n	8002b78 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002700:	2b01      	cmp	r3, #1
 8002702:	d101      	bne.n	8002708 <HAL_I2C_Master_Receive+0x54>
 8002704:	2302      	movs	r3, #2
 8002706:	e237      	b.n	8002b78 <HAL_I2C_Master_Receive+0x4c4>
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2201      	movs	r2, #1
 800270c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	2b01      	cmp	r3, #1
 800271c:	d007      	beq.n	800272e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f042 0201 	orr.w	r2, r2, #1
 800272c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800273c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2222      	movs	r2, #34	@ 0x22
 8002742:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2210      	movs	r2, #16
 800274a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2200      	movs	r2, #0
 8002752:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	687a      	ldr	r2, [r7, #4]
 8002758:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	893a      	ldrh	r2, [r7, #8]
 800275e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002764:	b29a      	uxth	r2, r3
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	4a5f      	ldr	r2, [pc, #380]	@ (80028ec <HAL_I2C_Master_Receive+0x238>)
 800276e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002770:	8979      	ldrh	r1, [r7, #10]
 8002772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002774:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f001 ffbe 	bl	80046f8 <I2C_MasterRequestRead>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e1f8      	b.n	8002b78 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800278a:	2b00      	cmp	r3, #0
 800278c:	d113      	bne.n	80027b6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800278e:	2300      	movs	r3, #0
 8002790:	61fb      	str	r3, [r7, #28]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	695b      	ldr	r3, [r3, #20]
 8002798:	61fb      	str	r3, [r7, #28]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	61fb      	str	r3, [r7, #28]
 80027a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027b2:	601a      	str	r2, [r3, #0]
 80027b4:	e1cc      	b.n	8002b50 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d11e      	bne.n	80027fc <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80027ce:	b672      	cpsid	i
}
 80027d0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027d2:	2300      	movs	r3, #0
 80027d4:	61bb      	str	r3, [r7, #24]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	695b      	ldr	r3, [r3, #20]
 80027dc:	61bb      	str	r3, [r7, #24]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	61bb      	str	r3, [r7, #24]
 80027e6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027f6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80027f8:	b662      	cpsie	i
}
 80027fa:	e035      	b.n	8002868 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002800:	2b02      	cmp	r3, #2
 8002802:	d11e      	bne.n	8002842 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002812:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002814:	b672      	cpsid	i
}
 8002816:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002818:	2300      	movs	r3, #0
 800281a:	617b      	str	r3, [r7, #20]
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	617b      	str	r3, [r7, #20]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	617b      	str	r3, [r7, #20]
 800282c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800283c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800283e:	b662      	cpsie	i
}
 8002840:	e012      	b.n	8002868 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002850:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002852:	2300      	movs	r3, #0
 8002854:	613b      	str	r3, [r7, #16]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	695b      	ldr	r3, [r3, #20]
 800285c:	613b      	str	r3, [r7, #16]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	699b      	ldr	r3, [r3, #24]
 8002864:	613b      	str	r3, [r7, #16]
 8002866:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002868:	e172      	b.n	8002b50 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800286e:	2b03      	cmp	r3, #3
 8002870:	f200 811f 	bhi.w	8002ab2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002878:	2b01      	cmp	r3, #1
 800287a:	d123      	bne.n	80028c4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800287c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800287e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002880:	68f8      	ldr	r0, [r7, #12]
 8002882:	f002 fa8b 	bl	8004d9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e173      	b.n	8002b78 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	691a      	ldr	r2, [r3, #16]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800289a:	b2d2      	uxtb	r2, r2
 800289c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a2:	1c5a      	adds	r2, r3, #1
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ac:	3b01      	subs	r3, #1
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	3b01      	subs	r3, #1
 80028bc:	b29a      	uxth	r2, r3
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80028c2:	e145      	b.n	8002b50 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d152      	bne.n	8002972 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80028cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ce:	9300      	str	r3, [sp, #0]
 80028d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028d2:	2200      	movs	r2, #0
 80028d4:	4906      	ldr	r1, [pc, #24]	@ (80028f0 <HAL_I2C_Master_Receive+0x23c>)
 80028d6:	68f8      	ldr	r0, [r7, #12]
 80028d8:	f002 f884 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d008      	beq.n	80028f4 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e148      	b.n	8002b78 <HAL_I2C_Master_Receive+0x4c4>
 80028e6:	bf00      	nop
 80028e8:	00100002 	.word	0x00100002
 80028ec:	ffff0000 	.word	0xffff0000
 80028f0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80028f4:	b672      	cpsid	i
}
 80028f6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002906:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	691a      	ldr	r2, [r3, #16]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002912:	b2d2      	uxtb	r2, r2
 8002914:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291a:	1c5a      	adds	r2, r3, #1
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002924:	3b01      	subs	r3, #1
 8002926:	b29a      	uxth	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002930:	b29b      	uxth	r3, r3
 8002932:	3b01      	subs	r3, #1
 8002934:	b29a      	uxth	r2, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800293a:	b662      	cpsie	i
}
 800293c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	691a      	ldr	r2, [r3, #16]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002948:	b2d2      	uxtb	r2, r2
 800294a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002950:	1c5a      	adds	r2, r3, #1
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800295a:	3b01      	subs	r3, #1
 800295c:	b29a      	uxth	r2, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002966:	b29b      	uxth	r3, r3
 8002968:	3b01      	subs	r3, #1
 800296a:	b29a      	uxth	r2, r3
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002970:	e0ee      	b.n	8002b50 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002974:	9300      	str	r3, [sp, #0]
 8002976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002978:	2200      	movs	r2, #0
 800297a:	4981      	ldr	r1, [pc, #516]	@ (8002b80 <HAL_I2C_Master_Receive+0x4cc>)
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	f002 f831 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d001      	beq.n	800298c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e0f5      	b.n	8002b78 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800299a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800299c:	b672      	cpsid	i
}
 800299e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	691a      	ldr	r2, [r3, #16]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029aa:	b2d2      	uxtb	r2, r2
 80029ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b2:	1c5a      	adds	r2, r3, #1
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029bc:	3b01      	subs	r3, #1
 80029be:	b29a      	uxth	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	3b01      	subs	r3, #1
 80029cc:	b29a      	uxth	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80029d2:	4b6c      	ldr	r3, [pc, #432]	@ (8002b84 <HAL_I2C_Master_Receive+0x4d0>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	08db      	lsrs	r3, r3, #3
 80029d8:	4a6b      	ldr	r2, [pc, #428]	@ (8002b88 <HAL_I2C_Master_Receive+0x4d4>)
 80029da:	fba2 2303 	umull	r2, r3, r2, r3
 80029de:	0a1a      	lsrs	r2, r3, #8
 80029e0:	4613      	mov	r3, r2
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	4413      	add	r3, r2
 80029e6:	00da      	lsls	r2, r3, #3
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80029ec:	6a3b      	ldr	r3, [r7, #32]
 80029ee:	3b01      	subs	r3, #1
 80029f0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80029f2:	6a3b      	ldr	r3, [r7, #32]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d118      	bne.n	8002a2a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2200      	movs	r2, #0
 80029fc:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2220      	movs	r2, #32
 8002a02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a12:	f043 0220 	orr.w	r2, r3, #32
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002a1a:	b662      	cpsie	i
}
 8002a1c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e0a6      	b.n	8002b78 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	f003 0304 	and.w	r3, r3, #4
 8002a34:	2b04      	cmp	r3, #4
 8002a36:	d1d9      	bne.n	80029ec <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	691a      	ldr	r2, [r3, #16]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a52:	b2d2      	uxtb	r2, r2
 8002a54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a5a:	1c5a      	adds	r2, r3, #1
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a64:	3b01      	subs	r3, #1
 8002a66:	b29a      	uxth	r2, r3
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a70:	b29b      	uxth	r3, r3
 8002a72:	3b01      	subs	r3, #1
 8002a74:	b29a      	uxth	r2, r3
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002a7a:	b662      	cpsie	i
}
 8002a7c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	691a      	ldr	r2, [r3, #16]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a88:	b2d2      	uxtb	r2, r2
 8002a8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a90:	1c5a      	adds	r2, r3, #1
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	b29a      	uxth	r2, r3
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aa6:	b29b      	uxth	r3, r3
 8002aa8:	3b01      	subs	r3, #1
 8002aaa:	b29a      	uxth	r2, r3
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ab0:	e04e      	b.n	8002b50 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ab2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ab4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f002 f970 	bl	8004d9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e058      	b.n	8002b78 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	691a      	ldr	r2, [r3, #16]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad0:	b2d2      	uxtb	r2, r2
 8002ad2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad8:	1c5a      	adds	r2, r3, #1
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	b29a      	uxth	r2, r3
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	3b01      	subs	r3, #1
 8002af2:	b29a      	uxth	r2, r3
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	f003 0304 	and.w	r3, r3, #4
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	d124      	bne.n	8002b50 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b0a:	2b03      	cmp	r3, #3
 8002b0c:	d107      	bne.n	8002b1e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b1c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	691a      	ldr	r2, [r3, #16]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b28:	b2d2      	uxtb	r2, r2
 8002b2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b30:	1c5a      	adds	r2, r3, #1
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	b29a      	uxth	r2, r3
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	3b01      	subs	r3, #1
 8002b4a:	b29a      	uxth	r2, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	f47f ae88 	bne.w	800286a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2220      	movs	r2, #32
 8002b5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2200      	movs	r2, #0
 8002b66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002b72:	2300      	movs	r3, #0
 8002b74:	e000      	b.n	8002b78 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8002b76:	2302      	movs	r3, #2
  }
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3728      	adds	r7, #40	@ 0x28
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	00010004 	.word	0x00010004
 8002b84:	20000000 	.word	0x20000000
 8002b88:	14f8b589 	.word	0x14f8b589

08002b8c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b08a      	sub	sp, #40	@ 0x28
 8002b90:	af02      	add	r7, sp, #8
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	607a      	str	r2, [r7, #4]
 8002b96:	603b      	str	r3, [r7, #0]
 8002b98:	460b      	mov	r3, r1
 8002b9a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002b9c:	f7fe fffa 	bl	8001b94 <HAL_GetTick>
 8002ba0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b20      	cmp	r3, #32
 8002bb0:	f040 8111 	bne.w	8002dd6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	9300      	str	r3, [sp, #0]
 8002bb8:	2319      	movs	r3, #25
 8002bba:	2201      	movs	r2, #1
 8002bbc:	4988      	ldr	r1, [pc, #544]	@ (8002de0 <HAL_I2C_IsDeviceReady+0x254>)
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	f001 ff10 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d001      	beq.n	8002bce <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	e104      	b.n	8002dd8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d101      	bne.n	8002bdc <HAL_I2C_IsDeviceReady+0x50>
 8002bd8:	2302      	movs	r3, #2
 8002bda:	e0fd      	b.n	8002dd8 <HAL_I2C_IsDeviceReady+0x24c>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d007      	beq.n	8002c02 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f042 0201 	orr.w	r2, r2, #1
 8002c00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c10:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2224      	movs	r2, #36	@ 0x24
 8002c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	4a70      	ldr	r2, [pc, #448]	@ (8002de4 <HAL_I2C_IsDeviceReady+0x258>)
 8002c24:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c34:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	9300      	str	r3, [sp, #0]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002c42:	68f8      	ldr	r0, [r7, #12]
 8002c44:	f001 fece 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00d      	beq.n	8002c6a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c5c:	d103      	bne.n	8002c66 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c64:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e0b6      	b.n	8002dd8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c6a:	897b      	ldrh	r3, [r7, #10]
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	461a      	mov	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002c78:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002c7a:	f7fe ff8b 	bl	8001b94 <HAL_GetTick>
 8002c7e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	f003 0302 	and.w	r3, r3, #2
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	bf0c      	ite	eq
 8002c8e:	2301      	moveq	r3, #1
 8002c90:	2300      	movne	r3, #0
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	695b      	ldr	r3, [r3, #20]
 8002c9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ca0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ca4:	bf0c      	ite	eq
 8002ca6:	2301      	moveq	r3, #1
 8002ca8:	2300      	movne	r3, #0
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002cae:	e025      	b.n	8002cfc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002cb0:	f7fe ff70 	bl	8001b94 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d302      	bcc.n	8002cc6 <HAL_I2C_IsDeviceReady+0x13a>
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d103      	bne.n	8002cce <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	22a0      	movs	r2, #160	@ 0xa0
 8002cca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	695b      	ldr	r3, [r3, #20]
 8002cd4:	f003 0302 	and.w	r3, r3, #2
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	bf0c      	ite	eq
 8002cdc:	2301      	moveq	r3, #1
 8002cde:	2300      	movne	r3, #0
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	695b      	ldr	r3, [r3, #20]
 8002cea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cf2:	bf0c      	ite	eq
 8002cf4:	2301      	moveq	r3, #1
 8002cf6:	2300      	movne	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	2ba0      	cmp	r3, #160	@ 0xa0
 8002d06:	d005      	beq.n	8002d14 <HAL_I2C_IsDeviceReady+0x188>
 8002d08:	7dfb      	ldrb	r3, [r7, #23]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d102      	bne.n	8002d14 <HAL_I2C_IsDeviceReady+0x188>
 8002d0e:	7dbb      	ldrb	r3, [r7, #22]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d0cd      	beq.n	8002cb0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2220      	movs	r2, #32
 8002d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	f003 0302 	and.w	r3, r3, #2
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d129      	bne.n	8002d7e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d38:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	613b      	str	r3, [r7, #16]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	695b      	ldr	r3, [r3, #20]
 8002d44:	613b      	str	r3, [r7, #16]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	699b      	ldr	r3, [r3, #24]
 8002d4c:	613b      	str	r3, [r7, #16]
 8002d4e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	9300      	str	r3, [sp, #0]
 8002d54:	2319      	movs	r3, #25
 8002d56:	2201      	movs	r2, #1
 8002d58:	4921      	ldr	r1, [pc, #132]	@ (8002de0 <HAL_I2C_IsDeviceReady+0x254>)
 8002d5a:	68f8      	ldr	r0, [r7, #12]
 8002d5c:	f001 fe42 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d001      	beq.n	8002d6a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e036      	b.n	8002dd8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2220      	movs	r2, #32
 8002d6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	e02c      	b.n	8002dd8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d8c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002d96:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	2319      	movs	r3, #25
 8002d9e:	2201      	movs	r2, #1
 8002da0:	490f      	ldr	r1, [pc, #60]	@ (8002de0 <HAL_I2C_IsDeviceReady+0x254>)
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f001 fe1e 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e012      	b.n	8002dd8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	3301      	adds	r3, #1
 8002db6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002db8:	69ba      	ldr	r2, [r7, #24]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	f4ff af32 	bcc.w	8002c26 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2220      	movs	r2, #32
 8002dc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e000      	b.n	8002dd8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002dd6:	2302      	movs	r3, #2
  }
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3720      	adds	r7, #32
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	00100002 	.word	0x00100002
 8002de4:	ffff0000 	.word	0xffff0000

08002de8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b088      	sub	sp, #32
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002df0:	2300      	movs	r3, #0
 8002df2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e00:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002e08:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e10:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002e12:	7bfb      	ldrb	r3, [r7, #15]
 8002e14:	2b10      	cmp	r3, #16
 8002e16:	d003      	beq.n	8002e20 <HAL_I2C_EV_IRQHandler+0x38>
 8002e18:	7bfb      	ldrb	r3, [r7, #15]
 8002e1a:	2b40      	cmp	r3, #64	@ 0x40
 8002e1c:	f040 80c1 	bne.w	8002fa2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	699b      	ldr	r3, [r3, #24]
 8002e26:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d10d      	bne.n	8002e56 <HAL_I2C_EV_IRQHandler+0x6e>
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8002e40:	d003      	beq.n	8002e4a <HAL_I2C_EV_IRQHandler+0x62>
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002e48:	d101      	bne.n	8002e4e <HAL_I2C_EV_IRQHandler+0x66>
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e000      	b.n	8002e50 <HAL_I2C_EV_IRQHandler+0x68>
 8002e4e:	2300      	movs	r3, #0
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	f000 8132 	beq.w	80030ba <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	f003 0301 	and.w	r3, r3, #1
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d00c      	beq.n	8002e7a <HAL_I2C_EV_IRQHandler+0x92>
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	0a5b      	lsrs	r3, r3, #9
 8002e64:	f003 0301 	and.w	r3, r3, #1
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d006      	beq.n	8002e7a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	f002 f820 	bl	8004eb2 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 fd99 	bl	80039aa <I2C_Master_SB>
 8002e78:	e092      	b.n	8002fa0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	08db      	lsrs	r3, r3, #3
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d009      	beq.n	8002e9a <HAL_I2C_EV_IRQHandler+0xb2>
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	0a5b      	lsrs	r3, r3, #9
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d003      	beq.n	8002e9a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 fe0e 	bl	8003ab4 <I2C_Master_ADD10>
 8002e98:	e082      	b.n	8002fa0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	085b      	lsrs	r3, r3, #1
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d009      	beq.n	8002eba <HAL_I2C_EV_IRQHandler+0xd2>
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	0a5b      	lsrs	r3, r3, #9
 8002eaa:	f003 0301 	and.w	r3, r3, #1
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d003      	beq.n	8002eba <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f000 fe27 	bl	8003b06 <I2C_Master_ADDR>
 8002eb8:	e072      	b.n	8002fa0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	089b      	lsrs	r3, r3, #2
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d03b      	beq.n	8002f3e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ed0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ed4:	f000 80f3 	beq.w	80030be <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	09db      	lsrs	r3, r3, #7
 8002edc:	f003 0301 	and.w	r3, r3, #1
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d00f      	beq.n	8002f04 <HAL_I2C_EV_IRQHandler+0x11c>
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	0a9b      	lsrs	r3, r3, #10
 8002ee8:	f003 0301 	and.w	r3, r3, #1
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d009      	beq.n	8002f04 <HAL_I2C_EV_IRQHandler+0x11c>
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	089b      	lsrs	r3, r3, #2
 8002ef4:	f003 0301 	and.w	r3, r3, #1
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d103      	bne.n	8002f04 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f000 f9f1 	bl	80032e4 <I2C_MasterTransmit_TXE>
 8002f02:	e04d      	b.n	8002fa0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	089b      	lsrs	r3, r3, #2
 8002f08:	f003 0301 	and.w	r3, r3, #1
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	f000 80d6 	beq.w	80030be <HAL_I2C_EV_IRQHandler+0x2d6>
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	0a5b      	lsrs	r3, r3, #9
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f000 80cf 	beq.w	80030be <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002f20:	7bbb      	ldrb	r3, [r7, #14]
 8002f22:	2b21      	cmp	r3, #33	@ 0x21
 8002f24:	d103      	bne.n	8002f2e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f000 fa78 	bl	800341c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f2c:	e0c7      	b.n	80030be <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002f2e:	7bfb      	ldrb	r3, [r7, #15]
 8002f30:	2b40      	cmp	r3, #64	@ 0x40
 8002f32:	f040 80c4 	bne.w	80030be <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f000 fae6 	bl	8003508 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f3c:	e0bf      	b.n	80030be <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f4c:	f000 80b7 	beq.w	80030be <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	099b      	lsrs	r3, r3, #6
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d00f      	beq.n	8002f7c <HAL_I2C_EV_IRQHandler+0x194>
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	0a9b      	lsrs	r3, r3, #10
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d009      	beq.n	8002f7c <HAL_I2C_EV_IRQHandler+0x194>
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	089b      	lsrs	r3, r3, #2
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d103      	bne.n	8002f7c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f000 fb5f 	bl	8003638 <I2C_MasterReceive_RXNE>
 8002f7a:	e011      	b.n	8002fa0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	089b      	lsrs	r3, r3, #2
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	f000 809a 	beq.w	80030be <HAL_I2C_EV_IRQHandler+0x2d6>
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	0a5b      	lsrs	r3, r3, #9
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	f000 8093 	beq.w	80030be <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f000 fc15 	bl	80037c8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f9e:	e08e      	b.n	80030be <HAL_I2C_EV_IRQHandler+0x2d6>
 8002fa0:	e08d      	b.n	80030be <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d004      	beq.n	8002fb4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	695b      	ldr	r3, [r3, #20]
 8002fb0:	61fb      	str	r3, [r7, #28]
 8002fb2:	e007      	b.n	8002fc4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	695b      	ldr	r3, [r3, #20]
 8002fc2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	085b      	lsrs	r3, r3, #1
 8002fc8:	f003 0301 	and.w	r3, r3, #1
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d012      	beq.n	8002ff6 <HAL_I2C_EV_IRQHandler+0x20e>
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	0a5b      	lsrs	r3, r3, #9
 8002fd4:	f003 0301 	and.w	r3, r3, #1
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d00c      	beq.n	8002ff6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d003      	beq.n	8002fec <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	699b      	ldr	r3, [r3, #24]
 8002fea:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002fec:	69b9      	ldr	r1, [r7, #24]
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 ffe0 	bl	8003fb4 <I2C_Slave_ADDR>
 8002ff4:	e066      	b.n	80030c4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	091b      	lsrs	r3, r3, #4
 8002ffa:	f003 0301 	and.w	r3, r3, #1
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d009      	beq.n	8003016 <HAL_I2C_EV_IRQHandler+0x22e>
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	0a5b      	lsrs	r3, r3, #9
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	2b00      	cmp	r3, #0
 800300c:	d003      	beq.n	8003016 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f001 f81a 	bl	8004048 <I2C_Slave_STOPF>
 8003014:	e056      	b.n	80030c4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003016:	7bbb      	ldrb	r3, [r7, #14]
 8003018:	2b21      	cmp	r3, #33	@ 0x21
 800301a:	d002      	beq.n	8003022 <HAL_I2C_EV_IRQHandler+0x23a>
 800301c:	7bbb      	ldrb	r3, [r7, #14]
 800301e:	2b29      	cmp	r3, #41	@ 0x29
 8003020:	d125      	bne.n	800306e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	09db      	lsrs	r3, r3, #7
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00f      	beq.n	800304e <HAL_I2C_EV_IRQHandler+0x266>
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	0a9b      	lsrs	r3, r3, #10
 8003032:	f003 0301 	and.w	r3, r3, #1
 8003036:	2b00      	cmp	r3, #0
 8003038:	d009      	beq.n	800304e <HAL_I2C_EV_IRQHandler+0x266>
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	089b      	lsrs	r3, r3, #2
 800303e:	f003 0301 	and.w	r3, r3, #1
 8003042:	2b00      	cmp	r3, #0
 8003044:	d103      	bne.n	800304e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 fef8 	bl	8003e3c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800304c:	e039      	b.n	80030c2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	089b      	lsrs	r3, r3, #2
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	2b00      	cmp	r3, #0
 8003058:	d033      	beq.n	80030c2 <HAL_I2C_EV_IRQHandler+0x2da>
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	0a5b      	lsrs	r3, r3, #9
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	2b00      	cmp	r3, #0
 8003064:	d02d      	beq.n	80030c2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f000 ff25 	bl	8003eb6 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800306c:	e029      	b.n	80030c2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	099b      	lsrs	r3, r3, #6
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	2b00      	cmp	r3, #0
 8003078:	d00f      	beq.n	800309a <HAL_I2C_EV_IRQHandler+0x2b2>
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	0a9b      	lsrs	r3, r3, #10
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	2b00      	cmp	r3, #0
 8003084:	d009      	beq.n	800309a <HAL_I2C_EV_IRQHandler+0x2b2>
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	089b      	lsrs	r3, r3, #2
 800308a:	f003 0301 	and.w	r3, r3, #1
 800308e:	2b00      	cmp	r3, #0
 8003090:	d103      	bne.n	800309a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f000 ff2f 	bl	8003ef6 <I2C_SlaveReceive_RXNE>
 8003098:	e014      	b.n	80030c4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	089b      	lsrs	r3, r3, #2
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d00e      	beq.n	80030c4 <HAL_I2C_EV_IRQHandler+0x2dc>
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	0a5b      	lsrs	r3, r3, #9
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d008      	beq.n	80030c4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 ff5d 	bl	8003f72 <I2C_SlaveReceive_BTF>
 80030b8:	e004      	b.n	80030c4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80030ba:	bf00      	nop
 80030bc:	e002      	b.n	80030c4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030be:	bf00      	nop
 80030c0:	e000      	b.n	80030c4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80030c2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80030c4:	3720      	adds	r7, #32
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}

080030ca <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b08a      	sub	sp, #40	@ 0x28
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	695b      	ldr	r3, [r3, #20]
 80030d8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80030e2:	2300      	movs	r3, #0
 80030e4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80030ec:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80030ee:	6a3b      	ldr	r3, [r7, #32]
 80030f0:	0a1b      	lsrs	r3, r3, #8
 80030f2:	f003 0301 	and.w	r3, r3, #1
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d016      	beq.n	8003128 <HAL_I2C_ER_IRQHandler+0x5e>
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	0a1b      	lsrs	r3, r3, #8
 80030fe:	f003 0301 	and.w	r3, r3, #1
 8003102:	2b00      	cmp	r3, #0
 8003104:	d010      	beq.n	8003128 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003108:	f043 0301 	orr.w	r3, r3, #1
 800310c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003116:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003126:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003128:	6a3b      	ldr	r3, [r7, #32]
 800312a:	0a5b      	lsrs	r3, r3, #9
 800312c:	f003 0301 	and.w	r3, r3, #1
 8003130:	2b00      	cmp	r3, #0
 8003132:	d00e      	beq.n	8003152 <HAL_I2C_ER_IRQHandler+0x88>
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	0a1b      	lsrs	r3, r3, #8
 8003138:	f003 0301 	and.w	r3, r3, #1
 800313c:	2b00      	cmp	r3, #0
 800313e:	d008      	beq.n	8003152 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003142:	f043 0302 	orr.w	r3, r3, #2
 8003146:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003150:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003152:	6a3b      	ldr	r3, [r7, #32]
 8003154:	0a9b      	lsrs	r3, r3, #10
 8003156:	f003 0301 	and.w	r3, r3, #1
 800315a:	2b00      	cmp	r3, #0
 800315c:	d03f      	beq.n	80031de <HAL_I2C_ER_IRQHandler+0x114>
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	0a1b      	lsrs	r3, r3, #8
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b00      	cmp	r3, #0
 8003168:	d039      	beq.n	80031de <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 800316a:	7efb      	ldrb	r3, [r7, #27]
 800316c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003172:	b29b      	uxth	r3, r3
 8003174:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800317c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003182:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003184:	7ebb      	ldrb	r3, [r7, #26]
 8003186:	2b20      	cmp	r3, #32
 8003188:	d112      	bne.n	80031b0 <HAL_I2C_ER_IRQHandler+0xe6>
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d10f      	bne.n	80031b0 <HAL_I2C_ER_IRQHandler+0xe6>
 8003190:	7cfb      	ldrb	r3, [r7, #19]
 8003192:	2b21      	cmp	r3, #33	@ 0x21
 8003194:	d008      	beq.n	80031a8 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003196:	7cfb      	ldrb	r3, [r7, #19]
 8003198:	2b29      	cmp	r3, #41	@ 0x29
 800319a:	d005      	beq.n	80031a8 <HAL_I2C_ER_IRQHandler+0xde>
 800319c:	7cfb      	ldrb	r3, [r7, #19]
 800319e:	2b28      	cmp	r3, #40	@ 0x28
 80031a0:	d106      	bne.n	80031b0 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2b21      	cmp	r3, #33	@ 0x21
 80031a6:	d103      	bne.n	80031b0 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f001 f87d 	bl	80042a8 <I2C_Slave_AF>
 80031ae:	e016      	b.n	80031de <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80031b8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80031ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031bc:	f043 0304 	orr.w	r3, r3, #4
 80031c0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80031c2:	7efb      	ldrb	r3, [r7, #27]
 80031c4:	2b10      	cmp	r3, #16
 80031c6:	d002      	beq.n	80031ce <HAL_I2C_ER_IRQHandler+0x104>
 80031c8:	7efb      	ldrb	r3, [r7, #27]
 80031ca:	2b40      	cmp	r3, #64	@ 0x40
 80031cc:	d107      	bne.n	80031de <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031dc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80031de:	6a3b      	ldr	r3, [r7, #32]
 80031e0:	0adb      	lsrs	r3, r3, #11
 80031e2:	f003 0301 	and.w	r3, r3, #1
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d00e      	beq.n	8003208 <HAL_I2C_ER_IRQHandler+0x13e>
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	0a1b      	lsrs	r3, r3, #8
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d008      	beq.n	8003208 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80031f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f8:	f043 0308 	orr.w	r3, r3, #8
 80031fc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003206:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800320a:	2b00      	cmp	r3, #0
 800320c:	d008      	beq.n	8003220 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003214:	431a      	orrs	r2, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f001 f8b8 	bl	8004390 <I2C_ITError>
  }
}
 8003220:	bf00      	nop
 8003222:	3728      	adds	r7, #40	@ 0x28
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	bc80      	pop	{r7}
 8003238:	4770      	bx	lr

0800323a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800323a:	b480      	push	{r7}
 800323c:	b083      	sub	sp, #12
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003242:	bf00      	nop
 8003244:	370c      	adds	r7, #12
 8003246:	46bd      	mov	sp, r7
 8003248:	bc80      	pop	{r7}
 800324a:	4770      	bx	lr

0800324c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003254:	bf00      	nop
 8003256:	370c      	adds	r7, #12
 8003258:	46bd      	mov	sp, r7
 800325a:	bc80      	pop	{r7}
 800325c:	4770      	bx	lr

0800325e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800325e:	b480      	push	{r7}
 8003260:	b083      	sub	sp, #12
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003266:	bf00      	nop
 8003268:	370c      	adds	r7, #12
 800326a:	46bd      	mov	sp, r7
 800326c:	bc80      	pop	{r7}
 800326e:	4770      	bx	lr

08003270 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	460b      	mov	r3, r1
 800327a:	70fb      	strb	r3, [r7, #3]
 800327c:	4613      	mov	r3, r2
 800327e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003280:	bf00      	nop
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	bc80      	pop	{r7}
 8003288:	4770      	bx	lr

0800328a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800328a:	b480      	push	{r7}
 800328c:	b083      	sub	sp, #12
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003292:	bf00      	nop
 8003294:	370c      	adds	r7, #12
 8003296:	46bd      	mov	sp, r7
 8003298:	bc80      	pop	{r7}
 800329a:	4770      	bx	lr

0800329c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bc80      	pop	{r7}
 80032ac:	4770      	bx	lr

080032ae <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032ae:	b480      	push	{r7}
 80032b0:	b083      	sub	sp, #12
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80032b6:	bf00      	nop
 80032b8:	370c      	adds	r7, #12
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bc80      	pop	{r7}
 80032be:	4770      	bx	lr

080032c0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80032c8:	bf00      	nop
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bc80      	pop	{r7}
 80032d0:	4770      	bx	lr

080032d2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032d2:	b480      	push	{r7}
 80032d4:	b083      	sub	sp, #12
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80032da:	bf00      	nop
 80032dc:	370c      	adds	r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	bc80      	pop	{r7}
 80032e2:	4770      	bx	lr

080032e4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032f2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80032fa:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003300:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003306:	2b00      	cmp	r3, #0
 8003308:	d150      	bne.n	80033ac <I2C_MasterTransmit_TXE+0xc8>
 800330a:	7bfb      	ldrb	r3, [r7, #15]
 800330c:	2b21      	cmp	r3, #33	@ 0x21
 800330e:	d14d      	bne.n	80033ac <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	2b08      	cmp	r3, #8
 8003314:	d01d      	beq.n	8003352 <I2C_MasterTransmit_TXE+0x6e>
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	2b20      	cmp	r3, #32
 800331a:	d01a      	beq.n	8003352 <I2C_MasterTransmit_TXE+0x6e>
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003322:	d016      	beq.n	8003352 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003332:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2211      	movs	r2, #17
 8003338:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2220      	movs	r2, #32
 8003346:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f7ff ff6c 	bl	8003228 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003350:	e060      	b.n	8003414 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	685a      	ldr	r2, [r3, #4]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003360:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003370:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2220      	movs	r2, #32
 800337c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003386:	b2db      	uxtb	r3, r3
 8003388:	2b40      	cmp	r3, #64	@ 0x40
 800338a:	d107      	bne.n	800339c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f7ff ff81 	bl	800329c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800339a:	e03b      	b.n	8003414 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f7ff ff3f 	bl	8003228 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80033aa:	e033      	b.n	8003414 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
 80033ae:	2b21      	cmp	r3, #33	@ 0x21
 80033b0:	d005      	beq.n	80033be <I2C_MasterTransmit_TXE+0xda>
 80033b2:	7bbb      	ldrb	r3, [r7, #14]
 80033b4:	2b40      	cmp	r3, #64	@ 0x40
 80033b6:	d12d      	bne.n	8003414 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80033b8:	7bfb      	ldrb	r3, [r7, #15]
 80033ba:	2b22      	cmp	r3, #34	@ 0x22
 80033bc:	d12a      	bne.n	8003414 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d108      	bne.n	80033da <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033d6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80033d8:	e01c      	b.n	8003414 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	2b40      	cmp	r3, #64	@ 0x40
 80033e4:	d103      	bne.n	80033ee <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 f88e 	bl	8003508 <I2C_MemoryTransmit_TXE_BTF>
}
 80033ec:	e012      	b.n	8003414 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f2:	781a      	ldrb	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fe:	1c5a      	adds	r2, r3, #1
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003408:	b29b      	uxth	r3, r3
 800340a:	3b01      	subs	r3, #1
 800340c:	b29a      	uxth	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003412:	e7ff      	b.n	8003414 <I2C_MasterTransmit_TXE+0x130>
 8003414:	bf00      	nop
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003428:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b21      	cmp	r3, #33	@ 0x21
 8003434:	d164      	bne.n	8003500 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800343a:	b29b      	uxth	r3, r3
 800343c:	2b00      	cmp	r3, #0
 800343e:	d012      	beq.n	8003466 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003444:	781a      	ldrb	r2, [r3, #0]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003450:	1c5a      	adds	r2, r3, #1
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800345a:	b29b      	uxth	r3, r3
 800345c:	3b01      	subs	r3, #1
 800345e:	b29a      	uxth	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003464:	e04c      	b.n	8003500 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2b08      	cmp	r3, #8
 800346a:	d01d      	beq.n	80034a8 <I2C_MasterTransmit_BTF+0x8c>
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2b20      	cmp	r3, #32
 8003470:	d01a      	beq.n	80034a8 <I2C_MasterTransmit_BTF+0x8c>
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003478:	d016      	beq.n	80034a8 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	685a      	ldr	r2, [r3, #4]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003488:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2211      	movs	r2, #17
 800348e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2220      	movs	r2, #32
 800349c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f7ff fec1 	bl	8003228 <HAL_I2C_MasterTxCpltCallback>
}
 80034a6:	e02b      	b.n	8003500 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	685a      	ldr	r2, [r3, #4]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80034b6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034c6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2220      	movs	r2, #32
 80034d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	2b40      	cmp	r3, #64	@ 0x40
 80034e0:	d107      	bne.n	80034f2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f7ff fed6 	bl	800329c <HAL_I2C_MemTxCpltCallback>
}
 80034f0:	e006      	b.n	8003500 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f7ff fe94 	bl	8003228 <HAL_I2C_MasterTxCpltCallback>
}
 8003500:	bf00      	nop
 8003502:	3710      	adds	r7, #16
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003516:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800351c:	2b00      	cmp	r3, #0
 800351e:	d11d      	bne.n	800355c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003524:	2b01      	cmp	r3, #1
 8003526:	d10b      	bne.n	8003540 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800352c:	b2da      	uxtb	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003538:	1c9a      	adds	r2, r3, #2
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800353e:	e077      	b.n	8003630 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003544:	b29b      	uxth	r3, r3
 8003546:	121b      	asrs	r3, r3, #8
 8003548:	b2da      	uxtb	r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003554:	1c5a      	adds	r2, r3, #1
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800355a:	e069      	b.n	8003630 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003560:	2b01      	cmp	r3, #1
 8003562:	d10b      	bne.n	800357c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003568:	b2da      	uxtb	r2, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003574:	1c5a      	adds	r2, r3, #1
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800357a:	e059      	b.n	8003630 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003580:	2b02      	cmp	r3, #2
 8003582:	d152      	bne.n	800362a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003584:	7bfb      	ldrb	r3, [r7, #15]
 8003586:	2b22      	cmp	r3, #34	@ 0x22
 8003588:	d10d      	bne.n	80035a6 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003598:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800359e:	1c5a      	adds	r2, r3, #1
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80035a4:	e044      	b.n	8003630 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d015      	beq.n	80035dc <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80035b0:	7bfb      	ldrb	r3, [r7, #15]
 80035b2:	2b21      	cmp	r3, #33	@ 0x21
 80035b4:	d112      	bne.n	80035dc <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ba:	781a      	ldrb	r2, [r3, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c6:	1c5a      	adds	r2, r3, #1
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	3b01      	subs	r3, #1
 80035d4:	b29a      	uxth	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80035da:	e029      	b.n	8003630 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d124      	bne.n	8003630 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80035e6:	7bfb      	ldrb	r3, [r7, #15]
 80035e8:	2b21      	cmp	r3, #33	@ 0x21
 80035ea:	d121      	bne.n	8003630 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	685a      	ldr	r2, [r3, #4]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80035fa:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800360a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2220      	movs	r2, #32
 8003616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f7ff fe3a 	bl	800329c <HAL_I2C_MemTxCpltCallback>
}
 8003628:	e002      	b.n	8003630 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7fe ff30 	bl	8002490 <I2C_Flush_DR>
}
 8003630:	bf00      	nop
 8003632:	3710      	adds	r7, #16
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b22      	cmp	r3, #34	@ 0x22
 800364a:	f040 80b9 	bne.w	80037c0 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003652:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003658:	b29b      	uxth	r3, r3
 800365a:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	2b03      	cmp	r3, #3
 8003660:	d921      	bls.n	80036a6 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	691a      	ldr	r2, [r3, #16]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366c:	b2d2      	uxtb	r2, r2
 800366e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003674:	1c5a      	adds	r2, r3, #1
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800367e:	b29b      	uxth	r3, r3
 8003680:	3b01      	subs	r3, #1
 8003682:	b29a      	uxth	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800368c:	b29b      	uxth	r3, r3
 800368e:	2b03      	cmp	r3, #3
 8003690:	f040 8096 	bne.w	80037c0 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	685a      	ldr	r2, [r3, #4]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036a2:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80036a4:	e08c      	b.n	80037c0 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d07f      	beq.n	80037ae <I2C_MasterReceive_RXNE+0x176>
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d002      	beq.n	80036ba <I2C_MasterReceive_RXNE+0x82>
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d179      	bne.n	80037ae <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f001 fb3c 	bl	8004d38 <I2C_WaitOnSTOPRequestThroughIT>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d14c      	bne.n	8003760 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036d4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	685a      	ldr	r2, [r3, #4]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80036e4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	691a      	ldr	r2, [r3, #16]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f0:	b2d2      	uxtb	r2, r2
 80036f2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f8:	1c5a      	adds	r2, r3, #1
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003702:	b29b      	uxth	r3, r3
 8003704:	3b01      	subs	r3, #1
 8003706:	b29a      	uxth	r2, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2220      	movs	r2, #32
 8003710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800371a:	b2db      	uxtb	r3, r3
 800371c:	2b40      	cmp	r3, #64	@ 0x40
 800371e:	d10a      	bne.n	8003736 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7ff fdbd 	bl	80032ae <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003734:	e044      	b.n	80037c0 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2200      	movs	r2, #0
 800373a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2b08      	cmp	r3, #8
 8003742:	d002      	beq.n	800374a <I2C_MasterReceive_RXNE+0x112>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2b20      	cmp	r3, #32
 8003748:	d103      	bne.n	8003752 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003750:	e002      	b.n	8003758 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2212      	movs	r2, #18
 8003756:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f7ff fd6e 	bl	800323a <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800375e:	e02f      	b.n	80037c0 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	685a      	ldr	r2, [r3, #4]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800376e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	691a      	ldr	r2, [r3, #16]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377a:	b2d2      	uxtb	r2, r2
 800377c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003782:	1c5a      	adds	r2, r3, #1
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800378c:	b29b      	uxth	r3, r3
 800378e:	3b01      	subs	r3, #1
 8003790:	b29a      	uxth	r2, r3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2220      	movs	r2, #32
 800379a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f7ff fd8a 	bl	80032c0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80037ac:	e008      	b.n	80037c0 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037bc:	605a      	str	r2, [r3, #4]
}
 80037be:	e7ff      	b.n	80037c0 <I2C_MasterReceive_RXNE+0x188>
 80037c0:	bf00      	nop
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b084      	sub	sp, #16
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d4:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037da:	b29b      	uxth	r3, r3
 80037dc:	2b04      	cmp	r3, #4
 80037de:	d11b      	bne.n	8003818 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	685a      	ldr	r2, [r3, #4]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037ee:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	691a      	ldr	r2, [r3, #16]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037fa:	b2d2      	uxtb	r2, r2
 80037fc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003802:	1c5a      	adds	r2, r3, #1
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800380c:	b29b      	uxth	r3, r3
 800380e:	3b01      	subs	r3, #1
 8003810:	b29a      	uxth	r2, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003816:	e0c4      	b.n	80039a2 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800381c:	b29b      	uxth	r3, r3
 800381e:	2b03      	cmp	r3, #3
 8003820:	d129      	bne.n	8003876 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	685a      	ldr	r2, [r3, #4]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003830:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2b04      	cmp	r3, #4
 8003836:	d00a      	beq.n	800384e <I2C_MasterReceive_BTF+0x86>
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2b02      	cmp	r3, #2
 800383c:	d007      	beq.n	800384e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800384c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	691a      	ldr	r2, [r3, #16]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003858:	b2d2      	uxtb	r2, r2
 800385a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003860:	1c5a      	adds	r2, r3, #1
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800386a:	b29b      	uxth	r3, r3
 800386c:	3b01      	subs	r3, #1
 800386e:	b29a      	uxth	r2, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003874:	e095      	b.n	80039a2 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800387a:	b29b      	uxth	r3, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d17d      	bne.n	800397c <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d002      	beq.n	800388c <I2C_MasterReceive_BTF+0xc4>
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2b10      	cmp	r3, #16
 800388a:	d108      	bne.n	800389e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800389a:	601a      	str	r2, [r3, #0]
 800389c:	e016      	b.n	80038cc <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2b04      	cmp	r3, #4
 80038a2:	d002      	beq.n	80038aa <I2C_MasterReceive_BTF+0xe2>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d108      	bne.n	80038bc <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	e007      	b.n	80038cc <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038ca:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	691a      	ldr	r2, [r3, #16]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d6:	b2d2      	uxtb	r2, r2
 80038d8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038de:	1c5a      	adds	r2, r3, #1
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	3b01      	subs	r3, #1
 80038ec:	b29a      	uxth	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	691a      	ldr	r2, [r3, #16]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fc:	b2d2      	uxtb	r2, r2
 80038fe:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003904:	1c5a      	adds	r2, r3, #1
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800390e:	b29b      	uxth	r3, r3
 8003910:	3b01      	subs	r3, #1
 8003912:	b29a      	uxth	r2, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	685a      	ldr	r2, [r3, #4]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003926:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2220      	movs	r2, #32
 800392c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003936:	b2db      	uxtb	r3, r3
 8003938:	2b40      	cmp	r3, #64	@ 0x40
 800393a:	d10a      	bne.n	8003952 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f7ff fcaf 	bl	80032ae <HAL_I2C_MemRxCpltCallback>
}
 8003950:	e027      	b.n	80039a2 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2b08      	cmp	r3, #8
 800395e:	d002      	beq.n	8003966 <I2C_MasterReceive_BTF+0x19e>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2b20      	cmp	r3, #32
 8003964:	d103      	bne.n	800396e <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	631a      	str	r2, [r3, #48]	@ 0x30
 800396c:	e002      	b.n	8003974 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2212      	movs	r2, #18
 8003972:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f7ff fc60 	bl	800323a <HAL_I2C_MasterRxCpltCallback>
}
 800397a:	e012      	b.n	80039a2 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003986:	b2d2      	uxtb	r2, r2
 8003988:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398e:	1c5a      	adds	r2, r3, #1
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003998:	b29b      	uxth	r3, r3
 800399a:	3b01      	subs	r3, #1
 800399c:	b29a      	uxth	r2, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80039a2:	bf00      	nop
 80039a4:	3710      	adds	r7, #16
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}

080039aa <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80039aa:	b480      	push	{r7}
 80039ac:	b083      	sub	sp, #12
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	2b40      	cmp	r3, #64	@ 0x40
 80039bc:	d117      	bne.n	80039ee <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d109      	bne.n	80039da <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	461a      	mov	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80039d6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80039d8:	e067      	b.n	8003aaa <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	f043 0301 	orr.w	r3, r3, #1
 80039e4:	b2da      	uxtb	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	611a      	str	r2, [r3, #16]
}
 80039ec:	e05d      	b.n	8003aaa <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	691b      	ldr	r3, [r3, #16]
 80039f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039f6:	d133      	bne.n	8003a60 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	2b21      	cmp	r3, #33	@ 0x21
 8003a02:	d109      	bne.n	8003a18 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a14:	611a      	str	r2, [r3, #16]
 8003a16:	e008      	b.n	8003a2a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	f043 0301 	orr.w	r3, r3, #1
 8003a22:	b2da      	uxtb	r2, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d004      	beq.n	8003a3c <I2C_Master_SB+0x92>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d108      	bne.n	8003a4e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d032      	beq.n	8003aaa <I2C_Master_SB+0x100>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d02d      	beq.n	8003aaa <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	685a      	ldr	r2, [r3, #4]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a5c:	605a      	str	r2, [r3, #4]
}
 8003a5e:	e024      	b.n	8003aaa <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d10e      	bne.n	8003a86 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	11db      	asrs	r3, r3, #7
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	f003 0306 	and.w	r3, r3, #6
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	f063 030f 	orn	r3, r3, #15
 8003a7c:	b2da      	uxtb	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	611a      	str	r2, [r3, #16]
}
 8003a84:	e011      	b.n	8003aaa <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d10d      	bne.n	8003aaa <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	11db      	asrs	r3, r3, #7
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	f003 0306 	and.w	r3, r3, #6
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	f063 030e 	orn	r3, r3, #14
 8003aa2:	b2da      	uxtb	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	611a      	str	r2, [r3, #16]
}
 8003aaa:	bf00      	nop
 8003aac:	370c      	adds	r7, #12
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bc80      	pop	{r7}
 8003ab2:	4770      	bx	lr

08003ab4 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac0:	b2da      	uxtb	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d004      	beq.n	8003ada <I2C_Master_ADD10+0x26>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d108      	bne.n	8003aec <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d00c      	beq.n	8003afc <I2C_Master_ADD10+0x48>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d007      	beq.n	8003afc <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	685a      	ldr	r2, [r3, #4]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003afa:	605a      	str	r2, [r3, #4]
  }
}
 8003afc:	bf00      	nop
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bc80      	pop	{r7}
 8003b04:	4770      	bx	lr

08003b06 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003b06:	b480      	push	{r7}
 8003b08:	b091      	sub	sp, #68	@ 0x44
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b14:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b22:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	2b22      	cmp	r3, #34	@ 0x22
 8003b2e:	f040 8174 	bne.w	8003e1a <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d10f      	bne.n	8003b5a <I2C_Master_ADDR+0x54>
 8003b3a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003b3e:	2b40      	cmp	r3, #64	@ 0x40
 8003b40:	d10b      	bne.n	8003b5a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b42:	2300      	movs	r3, #0
 8003b44:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	695b      	ldr	r3, [r3, #20]
 8003b4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	699b      	ldr	r3, [r3, #24]
 8003b54:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b58:	e16b      	b.n	8003e32 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d11d      	bne.n	8003b9e <I2C_Master_ADDR+0x98>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003b6a:	d118      	bne.n	8003b9e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b90:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b96:	1c5a      	adds	r2, r3, #1
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	651a      	str	r2, [r3, #80]	@ 0x50
 8003b9c:	e149      	b.n	8003e32 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d113      	bne.n	8003bd0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ba8:	2300      	movs	r3, #0
 8003baa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	695b      	ldr	r3, [r3, #20]
 8003bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	699b      	ldr	r3, [r3, #24]
 8003bba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bcc:	601a      	str	r2, [r3, #0]
 8003bce:	e120      	b.n	8003e12 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	f040 808a 	bne.w	8003cf0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bde:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003be2:	d137      	bne.n	8003c54 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bf2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bfe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c02:	d113      	bne.n	8003c2c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c12:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c14:	2300      	movs	r3, #0
 8003c16:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2a:	e0f2      	b.n	8003e12 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	623b      	str	r3, [r7, #32]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	695b      	ldr	r3, [r3, #20]
 8003c36:	623b      	str	r3, [r7, #32]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	623b      	str	r3, [r7, #32]
 8003c40:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c50:	601a      	str	r2, [r3, #0]
 8003c52:	e0de      	b.n	8003e12 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c56:	2b08      	cmp	r3, #8
 8003c58:	d02e      	beq.n	8003cb8 <I2C_Master_ADDR+0x1b2>
 8003c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c5c:	2b20      	cmp	r3, #32
 8003c5e:	d02b      	beq.n	8003cb8 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003c60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c62:	2b12      	cmp	r3, #18
 8003c64:	d102      	bne.n	8003c6c <I2C_Master_ADDR+0x166>
 8003c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d125      	bne.n	8003cb8 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c6e:	2b04      	cmp	r3, #4
 8003c70:	d00e      	beq.n	8003c90 <I2C_Master_ADDR+0x18a>
 8003c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d00b      	beq.n	8003c90 <I2C_Master_ADDR+0x18a>
 8003c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c7a:	2b10      	cmp	r3, #16
 8003c7c:	d008      	beq.n	8003c90 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c8c:	601a      	str	r2, [r3, #0]
 8003c8e:	e007      	b.n	8003ca0 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c9e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	61fb      	str	r3, [r7, #28]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	695b      	ldr	r3, [r3, #20]
 8003caa:	61fb      	str	r3, [r7, #28]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	699b      	ldr	r3, [r3, #24]
 8003cb2:	61fb      	str	r3, [r7, #28]
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	e0ac      	b.n	8003e12 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cc6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cc8:	2300      	movs	r3, #0
 8003cca:	61bb      	str	r3, [r7, #24]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	61bb      	str	r3, [r7, #24]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	699b      	ldr	r3, [r3, #24]
 8003cda:	61bb      	str	r3, [r7, #24]
 8003cdc:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	e090      	b.n	8003e12 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d158      	bne.n	8003dac <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cfc:	2b04      	cmp	r3, #4
 8003cfe:	d021      	beq.n	8003d44 <I2C_Master_ADDR+0x23e>
 8003d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d01e      	beq.n	8003d44 <I2C_Master_ADDR+0x23e>
 8003d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d08:	2b10      	cmp	r3, #16
 8003d0a:	d01b      	beq.n	8003d44 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d1a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	617b      	str	r3, [r7, #20]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	695b      	ldr	r3, [r3, #20]
 8003d26:	617b      	str	r3, [r7, #20]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	699b      	ldr	r3, [r3, #24]
 8003d2e:	617b      	str	r3, [r7, #20]
 8003d30:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d40:	601a      	str	r2, [r3, #0]
 8003d42:	e012      	b.n	8003d6a <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d52:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d54:	2300      	movs	r3, #0
 8003d56:	613b      	str	r3, [r7, #16]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	613b      	str	r3, [r7, #16]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	613b      	str	r3, [r7, #16]
 8003d68:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d78:	d14b      	bne.n	8003e12 <I2C_Master_ADDR+0x30c>
 8003d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d7c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d80:	d00b      	beq.n	8003d9a <I2C_Master_ADDR+0x294>
 8003d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d008      	beq.n	8003d9a <I2C_Master_ADDR+0x294>
 8003d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d8a:	2b08      	cmp	r3, #8
 8003d8c:	d005      	beq.n	8003d9a <I2C_Master_ADDR+0x294>
 8003d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d90:	2b10      	cmp	r3, #16
 8003d92:	d002      	beq.n	8003d9a <I2C_Master_ADDR+0x294>
 8003d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d96:	2b20      	cmp	r3, #32
 8003d98:	d13b      	bne.n	8003e12 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	685a      	ldr	r2, [r3, #4]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003da8:	605a      	str	r2, [r3, #4]
 8003daa:	e032      	b.n	8003e12 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003dba:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003dc6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dca:	d117      	bne.n	8003dfc <I2C_Master_ADDR+0x2f6>
 8003dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dce:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003dd2:	d00b      	beq.n	8003dec <I2C_Master_ADDR+0x2e6>
 8003dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d008      	beq.n	8003dec <I2C_Master_ADDR+0x2e6>
 8003dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ddc:	2b08      	cmp	r3, #8
 8003dde:	d005      	beq.n	8003dec <I2C_Master_ADDR+0x2e6>
 8003de0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003de2:	2b10      	cmp	r3, #16
 8003de4:	d002      	beq.n	8003dec <I2C_Master_ADDR+0x2e6>
 8003de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003de8:	2b20      	cmp	r3, #32
 8003dea:	d107      	bne.n	8003dfc <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685a      	ldr	r2, [r3, #4]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003dfa:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	60fb      	str	r3, [r7, #12]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	60fb      	str	r3, [r7, #12]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	60fb      	str	r3, [r7, #12]
 8003e10:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003e18:	e00b      	b.n	8003e32 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	60bb      	str	r3, [r7, #8]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	695b      	ldr	r3, [r3, #20]
 8003e24:	60bb      	str	r3, [r7, #8]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	699b      	ldr	r3, [r3, #24]
 8003e2c:	60bb      	str	r3, [r7, #8]
 8003e2e:	68bb      	ldr	r3, [r7, #8]
}
 8003e30:	e7ff      	b.n	8003e32 <I2C_Master_ADDR+0x32c>
 8003e32:	bf00      	nop
 8003e34:	3744      	adds	r7, #68	@ 0x44
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bc80      	pop	{r7}
 8003e3a:	4770      	bx	lr

08003e3c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e4a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d02b      	beq.n	8003eae <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5a:	781a      	ldrb	r2, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e66:	1c5a      	adds	r2, r3, #1
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	3b01      	subs	r3, #1
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d114      	bne.n	8003eae <I2C_SlaveTransmit_TXE+0x72>
 8003e84:	7bfb      	ldrb	r3, [r7, #15]
 8003e86:	2b29      	cmp	r3, #41	@ 0x29
 8003e88:	d111      	bne.n	8003eae <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	685a      	ldr	r2, [r3, #4]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e98:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2221      	movs	r2, #33	@ 0x21
 8003e9e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2228      	movs	r2, #40	@ 0x28
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f7ff f9cf 	bl	800324c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003eae:	bf00      	nop
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}

08003eb6 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003eb6:	b480      	push	{r7}
 8003eb8:	b083      	sub	sp, #12
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d011      	beq.n	8003eec <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ecc:	781a      	ldrb	r2, [r3, #0]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed8:	1c5a      	adds	r2, r3, #1
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003eec:	bf00      	nop
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bc80      	pop	{r7}
 8003ef4:	4770      	bx	lr

08003ef6 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003ef6:	b580      	push	{r7, lr}
 8003ef8:	b084      	sub	sp, #16
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f04:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d02c      	beq.n	8003f6a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	691a      	ldr	r2, [r3, #16]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1a:	b2d2      	uxtb	r2, r2
 8003f1c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f22:	1c5a      	adds	r2, r3, #1
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	b29a      	uxth	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d114      	bne.n	8003f6a <I2C_SlaveReceive_RXNE+0x74>
 8003f40:	7bfb      	ldrb	r3, [r7, #15]
 8003f42:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f44:	d111      	bne.n	8003f6a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685a      	ldr	r2, [r3, #4]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f54:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2222      	movs	r2, #34	@ 0x22
 8003f5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2228      	movs	r2, #40	@ 0x28
 8003f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	f7ff f97a 	bl	800325e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003f6a:	bf00      	nop
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003f72:	b480      	push	{r7}
 8003f74:	b083      	sub	sp, #12
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d012      	beq.n	8003faa <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	691a      	ldr	r2, [r3, #16]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f8e:	b2d2      	uxtb	r2, r2
 8003f90:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f96:	1c5a      	adds	r2, r3, #1
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	b29a      	uxth	r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003faa:	bf00      	nop
 8003fac:	370c      	adds	r7, #12
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bc80      	pop	{r7}
 8003fb2:	4770      	bx	lr

08003fb4 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003fce:	2b28      	cmp	r3, #40	@ 0x28
 8003fd0:	d127      	bne.n	8004022 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	685a      	ldr	r2, [r3, #4]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fe0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	089b      	lsrs	r3, r3, #2
 8003fe6:	f003 0301 	and.w	r3, r3, #1
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	09db      	lsrs	r3, r3, #7
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d103      	bne.n	8004006 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	81bb      	strh	r3, [r7, #12]
 8004004:	e002      	b.n	800400c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	699b      	ldr	r3, [r3, #24]
 800400a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004014:	89ba      	ldrh	r2, [r7, #12]
 8004016:	7bfb      	ldrb	r3, [r7, #15]
 8004018:	4619      	mov	r1, r3
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f7ff f928 	bl	8003270 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004020:	e00e      	b.n	8004040 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004022:	2300      	movs	r3, #0
 8004024:	60bb      	str	r3, [r7, #8]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	695b      	ldr	r3, [r3, #20]
 800402c:	60bb      	str	r3, [r7, #8]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	699b      	ldr	r3, [r3, #24]
 8004034:	60bb      	str	r3, [r7, #8]
 8004036:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004040:	bf00      	nop
 8004042:	3710      	adds	r7, #16
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}

08004048 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004056:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	685a      	ldr	r2, [r3, #4]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004066:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004068:	2300      	movs	r3, #0
 800406a:	60bb      	str	r3, [r7, #8]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	60bb      	str	r3, [r7, #8]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f042 0201 	orr.w	r2, r2, #1
 8004082:	601a      	str	r2, [r3, #0]
 8004084:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004094:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040a4:	d172      	bne.n	800418c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80040a6:	7bfb      	ldrb	r3, [r7, #15]
 80040a8:	2b22      	cmp	r3, #34	@ 0x22
 80040aa:	d002      	beq.n	80040b2 <I2C_Slave_STOPF+0x6a>
 80040ac:	7bfb      	ldrb	r3, [r7, #15]
 80040ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80040b0:	d135      	bne.n	800411e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	b29a      	uxth	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d005      	beq.n	80040d6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ce:	f043 0204 	orr.w	r2, r3, #4
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	685a      	ldr	r2, [r3, #4]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040e4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ea:	4618      	mov	r0, r3
 80040ec:	f7fd fee2 	bl	8001eb4 <HAL_DMA_GetState>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d049      	beq.n	800418a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040fa:	4a69      	ldr	r2, [pc, #420]	@ (80042a0 <I2C_Slave_STOPF+0x258>)
 80040fc:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004102:	4618      	mov	r0, r3
 8004104:	f7fd fe5e 	bl	8001dc4 <HAL_DMA_Abort_IT>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d03d      	beq.n	800418a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004112:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004118:	4610      	mov	r0, r2
 800411a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800411c:	e035      	b.n	800418a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	b29a      	uxth	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004130:	b29b      	uxth	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	d005      	beq.n	8004142 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800413a:	f043 0204 	orr.w	r2, r3, #4
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	685a      	ldr	r2, [r3, #4]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004150:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004156:	4618      	mov	r0, r3
 8004158:	f7fd feac 	bl	8001eb4 <HAL_DMA_GetState>
 800415c:	4603      	mov	r3, r0
 800415e:	2b01      	cmp	r3, #1
 8004160:	d014      	beq.n	800418c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004166:	4a4e      	ldr	r2, [pc, #312]	@ (80042a0 <I2C_Slave_STOPF+0x258>)
 8004168:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800416e:	4618      	mov	r0, r3
 8004170:	f7fd fe28 	bl	8001dc4 <HAL_DMA_Abort_IT>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d008      	beq.n	800418c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800417e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004184:	4610      	mov	r0, r2
 8004186:	4798      	blx	r3
 8004188:	e000      	b.n	800418c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800418a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004190:	b29b      	uxth	r3, r3
 8004192:	2b00      	cmp	r3, #0
 8004194:	d03e      	beq.n	8004214 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	f003 0304 	and.w	r3, r3, #4
 80041a0:	2b04      	cmp	r3, #4
 80041a2:	d112      	bne.n	80041ca <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	691a      	ldr	r2, [r3, #16]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ae:	b2d2      	uxtb	r2, r2
 80041b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b6:	1c5a      	adds	r2, r3, #1
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	3b01      	subs	r3, #1
 80041c4:	b29a      	uxth	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	695b      	ldr	r3, [r3, #20]
 80041d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d4:	2b40      	cmp	r3, #64	@ 0x40
 80041d6:	d112      	bne.n	80041fe <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	691a      	ldr	r2, [r3, #16]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e2:	b2d2      	uxtb	r2, r2
 80041e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ea:	1c5a      	adds	r2, r3, #1
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	3b01      	subs	r3, #1
 80041f8:	b29a      	uxth	r2, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004202:	b29b      	uxth	r3, r3
 8004204:	2b00      	cmp	r3, #0
 8004206:	d005      	beq.n	8004214 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420c:	f043 0204 	orr.w	r2, r3, #4
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004218:	2b00      	cmp	r3, #0
 800421a:	d003      	beq.n	8004224 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f000 f8b7 	bl	8004390 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004222:	e039      	b.n	8004298 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004224:	7bfb      	ldrb	r3, [r7, #15]
 8004226:	2b2a      	cmp	r3, #42	@ 0x2a
 8004228:	d109      	bne.n	800423e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2228      	movs	r2, #40	@ 0x28
 8004234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f7ff f810 	bl	800325e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004244:	b2db      	uxtb	r3, r3
 8004246:	2b28      	cmp	r3, #40	@ 0x28
 8004248:	d111      	bne.n	800426e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a15      	ldr	r2, [pc, #84]	@ (80042a4 <I2C_Slave_STOPF+0x25c>)
 800424e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2220      	movs	r2, #32
 800425a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f7ff f80f 	bl	800328a <HAL_I2C_ListenCpltCallback>
}
 800426c:	e014      	b.n	8004298 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004272:	2b22      	cmp	r3, #34	@ 0x22
 8004274:	d002      	beq.n	800427c <I2C_Slave_STOPF+0x234>
 8004276:	7bfb      	ldrb	r3, [r7, #15]
 8004278:	2b22      	cmp	r3, #34	@ 0x22
 800427a:	d10d      	bne.n	8004298 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2220      	movs	r2, #32
 8004286:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f7fe ffe3 	bl	800325e <HAL_I2C_SlaveRxCpltCallback>
}
 8004298:	bf00      	nop
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	08004895 	.word	0x08004895
 80042a4:	ffff0000 	.word	0xffff0000

080042a8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042b6:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042bc:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	2b08      	cmp	r3, #8
 80042c2:	d002      	beq.n	80042ca <I2C_Slave_AF+0x22>
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	2b20      	cmp	r3, #32
 80042c8:	d129      	bne.n	800431e <I2C_Slave_AF+0x76>
 80042ca:	7bfb      	ldrb	r3, [r7, #15]
 80042cc:	2b28      	cmp	r3, #40	@ 0x28
 80042ce:	d126      	bne.n	800431e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	4a2e      	ldr	r2, [pc, #184]	@ (800438c <I2C_Slave_AF+0xe4>)
 80042d4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	685a      	ldr	r2, [r3, #4]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80042e4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042ee:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042fe:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2220      	movs	r2, #32
 800430a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f7fe ffb7 	bl	800328a <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800431c:	e031      	b.n	8004382 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800431e:	7bfb      	ldrb	r3, [r7, #15]
 8004320:	2b21      	cmp	r3, #33	@ 0x21
 8004322:	d129      	bne.n	8004378 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a19      	ldr	r2, [pc, #100]	@ (800438c <I2C_Slave_AF+0xe4>)
 8004328:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2221      	movs	r2, #33	@ 0x21
 800432e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2220      	movs	r2, #32
 8004334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	685a      	ldr	r2, [r3, #4]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800434e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004358:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004368:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f7fe f890 	bl	8002490 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f7fe ff6b 	bl	800324c <HAL_I2C_SlaveTxCpltCallback>
}
 8004376:	e004      	b.n	8004382 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004380:	615a      	str	r2, [r3, #20]
}
 8004382:	bf00      	nop
 8004384:	3710      	adds	r7, #16
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	ffff0000 	.word	0xffff0000

08004390 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b084      	sub	sp, #16
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800439e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043a6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80043a8:	7bbb      	ldrb	r3, [r7, #14]
 80043aa:	2b10      	cmp	r3, #16
 80043ac:	d002      	beq.n	80043b4 <I2C_ITError+0x24>
 80043ae:	7bbb      	ldrb	r3, [r7, #14]
 80043b0:	2b40      	cmp	r3, #64	@ 0x40
 80043b2:	d10a      	bne.n	80043ca <I2C_ITError+0x3a>
 80043b4:	7bfb      	ldrb	r3, [r7, #15]
 80043b6:	2b22      	cmp	r3, #34	@ 0x22
 80043b8:	d107      	bne.n	80043ca <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043c8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80043ca:	7bfb      	ldrb	r3, [r7, #15]
 80043cc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80043d0:	2b28      	cmp	r3, #40	@ 0x28
 80043d2:	d107      	bne.n	80043e4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2228      	movs	r2, #40	@ 0x28
 80043de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80043e2:	e015      	b.n	8004410 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043f2:	d00a      	beq.n	800440a <I2C_ITError+0x7a>
 80043f4:	7bfb      	ldrb	r3, [r7, #15]
 80043f6:	2b60      	cmp	r3, #96	@ 0x60
 80043f8:	d007      	beq.n	800440a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2220      	movs	r2, #32
 80043fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800441a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800441e:	d162      	bne.n	80044e6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	685a      	ldr	r2, [r3, #4]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800442e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004434:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b01      	cmp	r3, #1
 800443c:	d020      	beq.n	8004480 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004442:	4a6a      	ldr	r2, [pc, #424]	@ (80045ec <I2C_ITError+0x25c>)
 8004444:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800444a:	4618      	mov	r0, r3
 800444c:	f7fd fcba 	bl	8001dc4 <HAL_DMA_Abort_IT>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	f000 8089 	beq.w	800456a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f022 0201 	bic.w	r2, r2, #1
 8004466:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2220      	movs	r2, #32
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004474:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800447a:	4610      	mov	r0, r2
 800447c:	4798      	blx	r3
 800447e:	e074      	b.n	800456a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004484:	4a59      	ldr	r2, [pc, #356]	@ (80045ec <I2C_ITError+0x25c>)
 8004486:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800448c:	4618      	mov	r0, r3
 800448e:	f7fd fc99 	bl	8001dc4 <HAL_DMA_Abort_IT>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d068      	beq.n	800456a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044a2:	2b40      	cmp	r3, #64	@ 0x40
 80044a4:	d10b      	bne.n	80044be <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	691a      	ldr	r2, [r3, #16]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b0:	b2d2      	uxtb	r2, r2
 80044b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b8:	1c5a      	adds	r2, r3, #1
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f022 0201 	bic.w	r2, r2, #1
 80044cc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2220      	movs	r2, #32
 80044d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80044e0:	4610      	mov	r0, r2
 80044e2:	4798      	blx	r3
 80044e4:	e041      	b.n	800456a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	2b60      	cmp	r3, #96	@ 0x60
 80044f0:	d125      	bne.n	800453e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2220      	movs	r2, #32
 80044f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	695b      	ldr	r3, [r3, #20]
 8004506:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800450a:	2b40      	cmp	r3, #64	@ 0x40
 800450c:	d10b      	bne.n	8004526 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	691a      	ldr	r2, [r3, #16]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004518:	b2d2      	uxtb	r2, r2
 800451a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004520:	1c5a      	adds	r2, r3, #1
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f022 0201 	bic.w	r2, r2, #1
 8004534:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f7fe fecb 	bl	80032d2 <HAL_I2C_AbortCpltCallback>
 800453c:	e015      	b.n	800456a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004548:	2b40      	cmp	r3, #64	@ 0x40
 800454a:	d10b      	bne.n	8004564 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	691a      	ldr	r2, [r3, #16]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004556:	b2d2      	uxtb	r2, r2
 8004558:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455e:	1c5a      	adds	r2, r3, #1
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f7fe feab 	bl	80032c0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	2b00      	cmp	r3, #0
 8004578:	d10e      	bne.n	8004598 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004580:	2b00      	cmp	r3, #0
 8004582:	d109      	bne.n	8004598 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800458a:	2b00      	cmp	r3, #0
 800458c:	d104      	bne.n	8004598 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004594:	2b00      	cmp	r3, #0
 8004596:	d007      	beq.n	80045a8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	685a      	ldr	r2, [r3, #4]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80045a6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045ae:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b4:	f003 0304 	and.w	r3, r3, #4
 80045b8:	2b04      	cmp	r3, #4
 80045ba:	d113      	bne.n	80045e4 <I2C_ITError+0x254>
 80045bc:	7bfb      	ldrb	r3, [r7, #15]
 80045be:	2b28      	cmp	r3, #40	@ 0x28
 80045c0:	d110      	bne.n	80045e4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4a0a      	ldr	r2, [pc, #40]	@ (80045f0 <I2C_ITError+0x260>)
 80045c6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2220      	movs	r2, #32
 80045d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f7fe fe53 	bl	800328a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80045e4:	bf00      	nop
 80045e6:	3710      	adds	r7, #16
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	08004895 	.word	0x08004895
 80045f0:	ffff0000 	.word	0xffff0000

080045f4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b088      	sub	sp, #32
 80045f8:	af02      	add	r7, sp, #8
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	607a      	str	r2, [r7, #4]
 80045fe:	603b      	str	r3, [r7, #0]
 8004600:	460b      	mov	r3, r1
 8004602:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004608:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	2b08      	cmp	r3, #8
 800460e:	d006      	beq.n	800461e <I2C_MasterRequestWrite+0x2a>
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d003      	beq.n	800461e <I2C_MasterRequestWrite+0x2a>
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800461c:	d108      	bne.n	8004630 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800462c:	601a      	str	r2, [r3, #0]
 800462e:	e00b      	b.n	8004648 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004634:	2b12      	cmp	r3, #18
 8004636:	d107      	bne.n	8004648 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004646:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	9300      	str	r3, [sp, #0]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004654:	68f8      	ldr	r0, [r7, #12]
 8004656:	f000 f9c5 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00d      	beq.n	800467c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800466a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800466e:	d103      	bne.n	8004678 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004676:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e035      	b.n	80046e8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	691b      	ldr	r3, [r3, #16]
 8004680:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004684:	d108      	bne.n	8004698 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004686:	897b      	ldrh	r3, [r7, #10]
 8004688:	b2db      	uxtb	r3, r3
 800468a:	461a      	mov	r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004694:	611a      	str	r2, [r3, #16]
 8004696:	e01b      	b.n	80046d0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004698:	897b      	ldrh	r3, [r7, #10]
 800469a:	11db      	asrs	r3, r3, #7
 800469c:	b2db      	uxtb	r3, r3
 800469e:	f003 0306 	and.w	r3, r3, #6
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	f063 030f 	orn	r3, r3, #15
 80046a8:	b2da      	uxtb	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	490e      	ldr	r1, [pc, #56]	@ (80046f0 <I2C_MasterRequestWrite+0xfc>)
 80046b6:	68f8      	ldr	r0, [r7, #12]
 80046b8:	f000 fa0e 	bl	8004ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d001      	beq.n	80046c6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	e010      	b.n	80046e8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80046c6:	897b      	ldrh	r3, [r7, #10]
 80046c8:	b2da      	uxtb	r2, r3
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	4907      	ldr	r1, [pc, #28]	@ (80046f4 <I2C_MasterRequestWrite+0x100>)
 80046d6:	68f8      	ldr	r0, [r7, #12]
 80046d8:	f000 f9fe 	bl	8004ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e000      	b.n	80046e8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80046e6:	2300      	movs	r3, #0
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3718      	adds	r7, #24
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	00010008 	.word	0x00010008
 80046f4:	00010002 	.word	0x00010002

080046f8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b088      	sub	sp, #32
 80046fc:	af02      	add	r7, sp, #8
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	607a      	str	r2, [r7, #4]
 8004702:	603b      	str	r3, [r7, #0]
 8004704:	460b      	mov	r3, r1
 8004706:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800470c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800471c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	2b08      	cmp	r3, #8
 8004722:	d006      	beq.n	8004732 <I2C_MasterRequestRead+0x3a>
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	2b01      	cmp	r3, #1
 8004728:	d003      	beq.n	8004732 <I2C_MasterRequestRead+0x3a>
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004730:	d108      	bne.n	8004744 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004740:	601a      	str	r2, [r3, #0]
 8004742:	e00b      	b.n	800475c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004748:	2b11      	cmp	r3, #17
 800474a:	d107      	bne.n	800475c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800475a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	9300      	str	r3, [sp, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004768:	68f8      	ldr	r0, [r7, #12]
 800476a:	f000 f93b 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 800476e:	4603      	mov	r3, r0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d00d      	beq.n	8004790 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800477e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004782:	d103      	bne.n	800478c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800478a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	e079      	b.n	8004884 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	691b      	ldr	r3, [r3, #16]
 8004794:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004798:	d108      	bne.n	80047ac <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800479a:	897b      	ldrh	r3, [r7, #10]
 800479c:	b2db      	uxtb	r3, r3
 800479e:	f043 0301 	orr.w	r3, r3, #1
 80047a2:	b2da      	uxtb	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	611a      	str	r2, [r3, #16]
 80047aa:	e05f      	b.n	800486c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80047ac:	897b      	ldrh	r3, [r7, #10]
 80047ae:	11db      	asrs	r3, r3, #7
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	f003 0306 	and.w	r3, r3, #6
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	f063 030f 	orn	r3, r3, #15
 80047bc:	b2da      	uxtb	r2, r3
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	4930      	ldr	r1, [pc, #192]	@ (800488c <I2C_MasterRequestRead+0x194>)
 80047ca:	68f8      	ldr	r0, [r7, #12]
 80047cc:	f000 f984 	bl	8004ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d001      	beq.n	80047da <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	e054      	b.n	8004884 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80047da:	897b      	ldrh	r3, [r7, #10]
 80047dc:	b2da      	uxtb	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	4929      	ldr	r1, [pc, #164]	@ (8004890 <I2C_MasterRequestRead+0x198>)
 80047ea:	68f8      	ldr	r0, [r7, #12]
 80047ec:	f000 f974 	bl	8004ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047f0:	4603      	mov	r3, r0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d001      	beq.n	80047fa <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e044      	b.n	8004884 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047fa:	2300      	movs	r3, #0
 80047fc:	613b      	str	r3, [r7, #16]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	695b      	ldr	r3, [r3, #20]
 8004804:	613b      	str	r3, [r7, #16]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	613b      	str	r3, [r7, #16]
 800480e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800481e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800482c:	68f8      	ldr	r0, [r7, #12]
 800482e:	f000 f8d9 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d00d      	beq.n	8004854 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004842:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004846:	d103      	bne.n	8004850 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800484e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004850:	2303      	movs	r3, #3
 8004852:	e017      	b.n	8004884 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004854:	897b      	ldrh	r3, [r7, #10]
 8004856:	11db      	asrs	r3, r3, #7
 8004858:	b2db      	uxtb	r3, r3
 800485a:	f003 0306 	and.w	r3, r3, #6
 800485e:	b2db      	uxtb	r3, r3
 8004860:	f063 030e 	orn	r3, r3, #14
 8004864:	b2da      	uxtb	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	4907      	ldr	r1, [pc, #28]	@ (8004890 <I2C_MasterRequestRead+0x198>)
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f000 f930 	bl	8004ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d001      	beq.n	8004882 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e000      	b.n	8004884 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	3718      	adds	r7, #24
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	00010008 	.word	0x00010008
 8004890:	00010002 	.word	0x00010002

08004894 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b086      	sub	sp, #24
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800489c:	2300      	movs	r3, #0
 800489e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048ac:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80048ae:	4b4b      	ldr	r3, [pc, #300]	@ (80049dc <I2C_DMAAbort+0x148>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	08db      	lsrs	r3, r3, #3
 80048b4:	4a4a      	ldr	r2, [pc, #296]	@ (80049e0 <I2C_DMAAbort+0x14c>)
 80048b6:	fba2 2303 	umull	r2, r3, r2, r3
 80048ba:	0a1a      	lsrs	r2, r3, #8
 80048bc:	4613      	mov	r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	4413      	add	r3, r2
 80048c2:	00da      	lsls	r2, r3, #3
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d106      	bne.n	80048dc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d2:	f043 0220 	orr.w	r2, r3, #32
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80048da:	e00a      	b.n	80048f2 <I2C_DMAAbort+0x5e>
    }
    count--;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	3b01      	subs	r3, #1
 80048e0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048f0:	d0ea      	beq.n	80048c8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d003      	beq.n	8004902 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048fe:	2200      	movs	r2, #0
 8004900:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004906:	2b00      	cmp	r3, #0
 8004908:	d003      	beq.n	8004912 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800490e:	2200      	movs	r2, #0
 8004910:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004920:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	2200      	movs	r2, #0
 8004926:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800492c:	2b00      	cmp	r3, #0
 800492e:	d003      	beq.n	8004938 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004934:	2200      	movs	r2, #0
 8004936:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800493c:	2b00      	cmp	r3, #0
 800493e:	d003      	beq.n	8004948 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004944:	2200      	movs	r2, #0
 8004946:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f022 0201 	bic.w	r2, r2, #1
 8004956:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800495e:	b2db      	uxtb	r3, r3
 8004960:	2b60      	cmp	r3, #96	@ 0x60
 8004962:	d10e      	bne.n	8004982 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	2220      	movs	r2, #32
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	2200      	movs	r2, #0
 8004978:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800497a:	6978      	ldr	r0, [r7, #20]
 800497c:	f7fe fca9 	bl	80032d2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004980:	e027      	b.n	80049d2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004982:	7cfb      	ldrb	r3, [r7, #19]
 8004984:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004988:	2b28      	cmp	r3, #40	@ 0x28
 800498a:	d117      	bne.n	80049bc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f042 0201 	orr.w	r2, r2, #1
 800499a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80049aa:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	2200      	movs	r2, #0
 80049b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	2228      	movs	r2, #40	@ 0x28
 80049b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80049ba:	e007      	b.n	80049cc <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	2220      	movs	r2, #32
 80049c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80049cc:	6978      	ldr	r0, [r7, #20]
 80049ce:	f7fe fc77 	bl	80032c0 <HAL_I2C_ErrorCallback>
}
 80049d2:	bf00      	nop
 80049d4:	3718      	adds	r7, #24
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	20000000 	.word	0x20000000
 80049e0:	14f8b589 	.word	0x14f8b589

080049e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	603b      	str	r3, [r7, #0]
 80049f0:	4613      	mov	r3, r2
 80049f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049f4:	e048      	b.n	8004a88 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049fc:	d044      	beq.n	8004a88 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049fe:	f7fd f8c9 	bl	8001b94 <HAL_GetTick>
 8004a02:	4602      	mov	r2, r0
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	683a      	ldr	r2, [r7, #0]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d302      	bcc.n	8004a14 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d139      	bne.n	8004a88 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	0c1b      	lsrs	r3, r3, #16
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d10d      	bne.n	8004a3a <I2C_WaitOnFlagUntilTimeout+0x56>
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	695b      	ldr	r3, [r3, #20]
 8004a24:	43da      	mvns	r2, r3
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	4013      	ands	r3, r2
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	bf0c      	ite	eq
 8004a30:	2301      	moveq	r3, #1
 8004a32:	2300      	movne	r3, #0
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	461a      	mov	r2, r3
 8004a38:	e00c      	b.n	8004a54 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	43da      	mvns	r2, r3
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	4013      	ands	r3, r2
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	bf0c      	ite	eq
 8004a4c:	2301      	moveq	r3, #1
 8004a4e:	2300      	movne	r3, #0
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	461a      	mov	r2, r3
 8004a54:	79fb      	ldrb	r3, [r7, #7]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d116      	bne.n	8004a88 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2220      	movs	r2, #32
 8004a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a74:	f043 0220 	orr.w	r2, r3, #32
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e023      	b.n	8004ad0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	0c1b      	lsrs	r3, r3, #16
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d10d      	bne.n	8004aae <I2C_WaitOnFlagUntilTimeout+0xca>
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	695b      	ldr	r3, [r3, #20]
 8004a98:	43da      	mvns	r2, r3
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	bf0c      	ite	eq
 8004aa4:	2301      	moveq	r3, #1
 8004aa6:	2300      	movne	r3, #0
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	461a      	mov	r2, r3
 8004aac:	e00c      	b.n	8004ac8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	43da      	mvns	r2, r3
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	4013      	ands	r3, r2
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	bf0c      	ite	eq
 8004ac0:	2301      	moveq	r3, #1
 8004ac2:	2300      	movne	r3, #0
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	79fb      	ldrb	r3, [r7, #7]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d093      	beq.n	80049f6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ace:	2300      	movs	r3, #0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3710      	adds	r7, #16
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	60f8      	str	r0, [r7, #12]
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	607a      	str	r2, [r7, #4]
 8004ae4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ae6:	e071      	b.n	8004bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	695b      	ldr	r3, [r3, #20]
 8004aee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004af6:	d123      	bne.n	8004b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b06:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b10:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2220      	movs	r2, #32
 8004b1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2c:	f043 0204 	orr.w	r2, r3, #4
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2200      	movs	r2, #0
 8004b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e067      	b.n	8004c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b46:	d041      	beq.n	8004bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b48:	f7fd f824 	bl	8001b94 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d302      	bcc.n	8004b5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d136      	bne.n	8004bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	0c1b      	lsrs	r3, r3, #16
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d10c      	bne.n	8004b82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	695b      	ldr	r3, [r3, #20]
 8004b6e:	43da      	mvns	r2, r3
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	4013      	ands	r3, r2
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	bf14      	ite	ne
 8004b7a:	2301      	movne	r3, #1
 8004b7c:	2300      	moveq	r3, #0
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	e00b      	b.n	8004b9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	43da      	mvns	r2, r3
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	bf14      	ite	ne
 8004b94:	2301      	movne	r3, #1
 8004b96:	2300      	moveq	r3, #0
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d016      	beq.n	8004bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2220      	movs	r2, #32
 8004ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb8:	f043 0220 	orr.w	r2, r3, #32
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e021      	b.n	8004c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	0c1b      	lsrs	r3, r3, #16
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d10c      	bne.n	8004bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	695b      	ldr	r3, [r3, #20]
 8004bdc:	43da      	mvns	r2, r3
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	4013      	ands	r3, r2
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	bf14      	ite	ne
 8004be8:	2301      	movne	r3, #1
 8004bea:	2300      	moveq	r3, #0
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	e00b      	b.n	8004c08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	43da      	mvns	r2, r3
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	bf14      	ite	ne
 8004c02:	2301      	movne	r3, #1
 8004c04:	2300      	moveq	r3, #0
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f47f af6d 	bne.w	8004ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3710      	adds	r7, #16
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c24:	e034      	b.n	8004c90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c26:	68f8      	ldr	r0, [r7, #12]
 8004c28:	f000 f915 	bl	8004e56 <I2C_IsAcknowledgeFailed>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d001      	beq.n	8004c36 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e034      	b.n	8004ca0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c3c:	d028      	beq.n	8004c90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c3e:	f7fc ffa9 	bl	8001b94 <HAL_GetTick>
 8004c42:	4602      	mov	r2, r0
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	68ba      	ldr	r2, [r7, #8]
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d302      	bcc.n	8004c54 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d11d      	bne.n	8004c90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c5e:	2b80      	cmp	r3, #128	@ 0x80
 8004c60:	d016      	beq.n	8004c90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2200      	movs	r2, #0
 8004c66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2220      	movs	r2, #32
 8004c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7c:	f043 0220 	orr.w	r2, r3, #32
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2200      	movs	r2, #0
 8004c88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e007      	b.n	8004ca0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	695b      	ldr	r3, [r3, #20]
 8004c96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c9a:	2b80      	cmp	r3, #128	@ 0x80
 8004c9c:	d1c3      	bne.n	8004c26 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3710      	adds	r7, #16
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004cb4:	e034      	b.n	8004d20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cb6:	68f8      	ldr	r0, [r7, #12]
 8004cb8:	f000 f8cd 	bl	8004e56 <I2C_IsAcknowledgeFailed>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d001      	beq.n	8004cc6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e034      	b.n	8004d30 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ccc:	d028      	beq.n	8004d20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cce:	f7fc ff61 	bl	8001b94 <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	68ba      	ldr	r2, [r7, #8]
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	d302      	bcc.n	8004ce4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d11d      	bne.n	8004d20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	695b      	ldr	r3, [r3, #20]
 8004cea:	f003 0304 	and.w	r3, r3, #4
 8004cee:	2b04      	cmp	r3, #4
 8004cf0:	d016      	beq.n	8004d20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2220      	movs	r2, #32
 8004cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d0c:	f043 0220 	orr.w	r2, r3, #32
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e007      	b.n	8004d30 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	f003 0304 	and.w	r3, r3, #4
 8004d2a:	2b04      	cmp	r3, #4
 8004d2c:	d1c3      	bne.n	8004cb6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3710      	adds	r7, #16
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b085      	sub	sp, #20
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d40:	2300      	movs	r3, #0
 8004d42:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004d44:	4b13      	ldr	r3, [pc, #76]	@ (8004d94 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	08db      	lsrs	r3, r3, #3
 8004d4a:	4a13      	ldr	r2, [pc, #76]	@ (8004d98 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d50:	0a1a      	lsrs	r2, r3, #8
 8004d52:	4613      	mov	r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	4413      	add	r3, r2
 8004d58:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	3b01      	subs	r3, #1
 8004d5e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d107      	bne.n	8004d76 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d6a:	f043 0220 	orr.w	r2, r3, #32
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e008      	b.n	8004d88 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d84:	d0e9      	beq.n	8004d5a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004d86:	2300      	movs	r3, #0
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3714      	adds	r7, #20
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bc80      	pop	{r7}
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	20000000 	.word	0x20000000
 8004d98:	14f8b589 	.word	0x14f8b589

08004d9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004da8:	e049      	b.n	8004e3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	695b      	ldr	r3, [r3, #20]
 8004db0:	f003 0310 	and.w	r3, r3, #16
 8004db4:	2b10      	cmp	r3, #16
 8004db6:	d119      	bne.n	8004dec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f06f 0210 	mvn.w	r2, #16
 8004dc0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2220      	movs	r2, #32
 8004dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	e030      	b.n	8004e4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dec:	f7fc fed2 	bl	8001b94 <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	68ba      	ldr	r2, [r7, #8]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d302      	bcc.n	8004e02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d11d      	bne.n	8004e3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	695b      	ldr	r3, [r3, #20]
 8004e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e0c:	2b40      	cmp	r3, #64	@ 0x40
 8004e0e:	d016      	beq.n	8004e3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2220      	movs	r2, #32
 8004e1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2a:	f043 0220 	orr.w	r2, r3, #32
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2200      	movs	r2, #0
 8004e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	e007      	b.n	8004e4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	695b      	ldr	r3, [r3, #20]
 8004e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e48:	2b40      	cmp	r3, #64	@ 0x40
 8004e4a:	d1ae      	bne.n	8004daa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3710      	adds	r7, #16
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e56:	b480      	push	{r7}
 8004e58:	b083      	sub	sp, #12
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	695b      	ldr	r3, [r3, #20]
 8004e64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e6c:	d11b      	bne.n	8004ea6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004e76:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2220      	movs	r2, #32
 8004e82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e92:	f043 0204 	orr.w	r2, r3, #4
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e000      	b.n	8004ea8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bc80      	pop	{r7}
 8004eb0:	4770      	bx	lr

08004eb2 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b083      	sub	sp, #12
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ebe:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004ec2:	d103      	bne.n	8004ecc <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004eca:	e007      	b.n	8004edc <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed0:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004ed4:	d102      	bne.n	8004edc <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2208      	movs	r2, #8
 8004eda:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004edc:	bf00      	nop
 8004ede:	370c      	adds	r7, #12
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bc80      	pop	{r7}
 8004ee4:	4770      	bx	lr
	...

08004ee8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d101      	bne.n	8004efa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e272      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0301 	and.w	r3, r3, #1
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	f000 8087 	beq.w	8005016 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f08:	4b92      	ldr	r3, [pc, #584]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f003 030c 	and.w	r3, r3, #12
 8004f10:	2b04      	cmp	r3, #4
 8004f12:	d00c      	beq.n	8004f2e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f14:	4b8f      	ldr	r3, [pc, #572]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	f003 030c 	and.w	r3, r3, #12
 8004f1c:	2b08      	cmp	r3, #8
 8004f1e:	d112      	bne.n	8004f46 <HAL_RCC_OscConfig+0x5e>
 8004f20:	4b8c      	ldr	r3, [pc, #560]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f2c:	d10b      	bne.n	8004f46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f2e:	4b89      	ldr	r3, [pc, #548]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d06c      	beq.n	8005014 <HAL_RCC_OscConfig+0x12c>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d168      	bne.n	8005014 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e24c      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f4e:	d106      	bne.n	8004f5e <HAL_RCC_OscConfig+0x76>
 8004f50:	4b80      	ldr	r3, [pc, #512]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a7f      	ldr	r2, [pc, #508]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004f56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f5a:	6013      	str	r3, [r2, #0]
 8004f5c:	e02e      	b.n	8004fbc <HAL_RCC_OscConfig+0xd4>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10c      	bne.n	8004f80 <HAL_RCC_OscConfig+0x98>
 8004f66:	4b7b      	ldr	r3, [pc, #492]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a7a      	ldr	r2, [pc, #488]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004f6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f70:	6013      	str	r3, [r2, #0]
 8004f72:	4b78      	ldr	r3, [pc, #480]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a77      	ldr	r2, [pc, #476]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004f78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f7c:	6013      	str	r3, [r2, #0]
 8004f7e:	e01d      	b.n	8004fbc <HAL_RCC_OscConfig+0xd4>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f88:	d10c      	bne.n	8004fa4 <HAL_RCC_OscConfig+0xbc>
 8004f8a:	4b72      	ldr	r3, [pc, #456]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a71      	ldr	r2, [pc, #452]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004f90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f94:	6013      	str	r3, [r2, #0]
 8004f96:	4b6f      	ldr	r3, [pc, #444]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a6e      	ldr	r2, [pc, #440]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fa0:	6013      	str	r3, [r2, #0]
 8004fa2:	e00b      	b.n	8004fbc <HAL_RCC_OscConfig+0xd4>
 8004fa4:	4b6b      	ldr	r3, [pc, #428]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a6a      	ldr	r2, [pc, #424]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004faa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fae:	6013      	str	r3, [r2, #0]
 8004fb0:	4b68      	ldr	r3, [pc, #416]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a67      	ldr	r2, [pc, #412]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004fb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d013      	beq.n	8004fec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc4:	f7fc fde6 	bl	8001b94 <HAL_GetTick>
 8004fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fca:	e008      	b.n	8004fde <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fcc:	f7fc fde2 	bl	8001b94 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	2b64      	cmp	r3, #100	@ 0x64
 8004fd8:	d901      	bls.n	8004fde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e200      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fde:	4b5d      	ldr	r3, [pc, #372]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d0f0      	beq.n	8004fcc <HAL_RCC_OscConfig+0xe4>
 8004fea:	e014      	b.n	8005016 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fec:	f7fc fdd2 	bl	8001b94 <HAL_GetTick>
 8004ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ff2:	e008      	b.n	8005006 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ff4:	f7fc fdce 	bl	8001b94 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	2b64      	cmp	r3, #100	@ 0x64
 8005000:	d901      	bls.n	8005006 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e1ec      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005006:	4b53      	ldr	r3, [pc, #332]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1f0      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x10c>
 8005012:	e000      	b.n	8005016 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d063      	beq.n	80050ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005022:	4b4c      	ldr	r3, [pc, #304]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	f003 030c 	and.w	r3, r3, #12
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00b      	beq.n	8005046 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800502e:	4b49      	ldr	r3, [pc, #292]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	f003 030c 	and.w	r3, r3, #12
 8005036:	2b08      	cmp	r3, #8
 8005038:	d11c      	bne.n	8005074 <HAL_RCC_OscConfig+0x18c>
 800503a:	4b46      	ldr	r3, [pc, #280]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005042:	2b00      	cmp	r3, #0
 8005044:	d116      	bne.n	8005074 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005046:	4b43      	ldr	r3, [pc, #268]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d005      	beq.n	800505e <HAL_RCC_OscConfig+0x176>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	2b01      	cmp	r3, #1
 8005058:	d001      	beq.n	800505e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e1c0      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800505e:	4b3d      	ldr	r3, [pc, #244]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	695b      	ldr	r3, [r3, #20]
 800506a:	00db      	lsls	r3, r3, #3
 800506c:	4939      	ldr	r1, [pc, #228]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 800506e:	4313      	orrs	r3, r2
 8005070:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005072:	e03a      	b.n	80050ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d020      	beq.n	80050be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800507c:	4b36      	ldr	r3, [pc, #216]	@ (8005158 <HAL_RCC_OscConfig+0x270>)
 800507e:	2201      	movs	r2, #1
 8005080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005082:	f7fc fd87 	bl	8001b94 <HAL_GetTick>
 8005086:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005088:	e008      	b.n	800509c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800508a:	f7fc fd83 	bl	8001b94 <HAL_GetTick>
 800508e:	4602      	mov	r2, r0
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	2b02      	cmp	r3, #2
 8005096:	d901      	bls.n	800509c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e1a1      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800509c:	4b2d      	ldr	r3, [pc, #180]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0302 	and.w	r3, r3, #2
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d0f0      	beq.n	800508a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050a8:	4b2a      	ldr	r3, [pc, #168]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	00db      	lsls	r3, r3, #3
 80050b6:	4927      	ldr	r1, [pc, #156]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 80050b8:	4313      	orrs	r3, r2
 80050ba:	600b      	str	r3, [r1, #0]
 80050bc:	e015      	b.n	80050ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050be:	4b26      	ldr	r3, [pc, #152]	@ (8005158 <HAL_RCC_OscConfig+0x270>)
 80050c0:	2200      	movs	r2, #0
 80050c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050c4:	f7fc fd66 	bl	8001b94 <HAL_GetTick>
 80050c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050ca:	e008      	b.n	80050de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050cc:	f7fc fd62 	bl	8001b94 <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	2b02      	cmp	r3, #2
 80050d8:	d901      	bls.n	80050de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80050da:	2303      	movs	r3, #3
 80050dc:	e180      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050de:	4b1d      	ldr	r3, [pc, #116]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 0302 	and.w	r3, r3, #2
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d1f0      	bne.n	80050cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 0308 	and.w	r3, r3, #8
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d03a      	beq.n	800516c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	699b      	ldr	r3, [r3, #24]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d019      	beq.n	8005132 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050fe:	4b17      	ldr	r3, [pc, #92]	@ (800515c <HAL_RCC_OscConfig+0x274>)
 8005100:	2201      	movs	r2, #1
 8005102:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005104:	f7fc fd46 	bl	8001b94 <HAL_GetTick>
 8005108:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800510a:	e008      	b.n	800511e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800510c:	f7fc fd42 	bl	8001b94 <HAL_GetTick>
 8005110:	4602      	mov	r2, r0
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	2b02      	cmp	r3, #2
 8005118:	d901      	bls.n	800511e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800511a:	2303      	movs	r3, #3
 800511c:	e160      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800511e:	4b0d      	ldr	r3, [pc, #52]	@ (8005154 <HAL_RCC_OscConfig+0x26c>)
 8005120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005122:	f003 0302 	and.w	r3, r3, #2
 8005126:	2b00      	cmp	r3, #0
 8005128:	d0f0      	beq.n	800510c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800512a:	2001      	movs	r0, #1
 800512c:	f000 faba 	bl	80056a4 <RCC_Delay>
 8005130:	e01c      	b.n	800516c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005132:	4b0a      	ldr	r3, [pc, #40]	@ (800515c <HAL_RCC_OscConfig+0x274>)
 8005134:	2200      	movs	r2, #0
 8005136:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005138:	f7fc fd2c 	bl	8001b94 <HAL_GetTick>
 800513c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800513e:	e00f      	b.n	8005160 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005140:	f7fc fd28 	bl	8001b94 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	2b02      	cmp	r3, #2
 800514c:	d908      	bls.n	8005160 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800514e:	2303      	movs	r3, #3
 8005150:	e146      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
 8005152:	bf00      	nop
 8005154:	40021000 	.word	0x40021000
 8005158:	42420000 	.word	0x42420000
 800515c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005160:	4b92      	ldr	r3, [pc, #584]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005164:	f003 0302 	and.w	r3, r3, #2
 8005168:	2b00      	cmp	r3, #0
 800516a:	d1e9      	bne.n	8005140 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0304 	and.w	r3, r3, #4
 8005174:	2b00      	cmp	r3, #0
 8005176:	f000 80a6 	beq.w	80052c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800517a:	2300      	movs	r3, #0
 800517c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800517e:	4b8b      	ldr	r3, [pc, #556]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005180:	69db      	ldr	r3, [r3, #28]
 8005182:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005186:	2b00      	cmp	r3, #0
 8005188:	d10d      	bne.n	80051a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800518a:	4b88      	ldr	r3, [pc, #544]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 800518c:	69db      	ldr	r3, [r3, #28]
 800518e:	4a87      	ldr	r2, [pc, #540]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005190:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005194:	61d3      	str	r3, [r2, #28]
 8005196:	4b85      	ldr	r3, [pc, #532]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005198:	69db      	ldr	r3, [r3, #28]
 800519a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800519e:	60bb      	str	r3, [r7, #8]
 80051a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051a2:	2301      	movs	r3, #1
 80051a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051a6:	4b82      	ldr	r3, [pc, #520]	@ (80053b0 <HAL_RCC_OscConfig+0x4c8>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d118      	bne.n	80051e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051b2:	4b7f      	ldr	r3, [pc, #508]	@ (80053b0 <HAL_RCC_OscConfig+0x4c8>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a7e      	ldr	r2, [pc, #504]	@ (80053b0 <HAL_RCC_OscConfig+0x4c8>)
 80051b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051be:	f7fc fce9 	bl	8001b94 <HAL_GetTick>
 80051c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051c4:	e008      	b.n	80051d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051c6:	f7fc fce5 	bl	8001b94 <HAL_GetTick>
 80051ca:	4602      	mov	r2, r0
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	2b64      	cmp	r3, #100	@ 0x64
 80051d2:	d901      	bls.n	80051d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80051d4:	2303      	movs	r3, #3
 80051d6:	e103      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051d8:	4b75      	ldr	r3, [pc, #468]	@ (80053b0 <HAL_RCC_OscConfig+0x4c8>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d0f0      	beq.n	80051c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	2b01      	cmp	r3, #1
 80051ea:	d106      	bne.n	80051fa <HAL_RCC_OscConfig+0x312>
 80051ec:	4b6f      	ldr	r3, [pc, #444]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 80051ee:	6a1b      	ldr	r3, [r3, #32]
 80051f0:	4a6e      	ldr	r2, [pc, #440]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 80051f2:	f043 0301 	orr.w	r3, r3, #1
 80051f6:	6213      	str	r3, [r2, #32]
 80051f8:	e02d      	b.n	8005256 <HAL_RCC_OscConfig+0x36e>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	68db      	ldr	r3, [r3, #12]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d10c      	bne.n	800521c <HAL_RCC_OscConfig+0x334>
 8005202:	4b6a      	ldr	r3, [pc, #424]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005204:	6a1b      	ldr	r3, [r3, #32]
 8005206:	4a69      	ldr	r2, [pc, #420]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005208:	f023 0301 	bic.w	r3, r3, #1
 800520c:	6213      	str	r3, [r2, #32]
 800520e:	4b67      	ldr	r3, [pc, #412]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005210:	6a1b      	ldr	r3, [r3, #32]
 8005212:	4a66      	ldr	r2, [pc, #408]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005214:	f023 0304 	bic.w	r3, r3, #4
 8005218:	6213      	str	r3, [r2, #32]
 800521a:	e01c      	b.n	8005256 <HAL_RCC_OscConfig+0x36e>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	68db      	ldr	r3, [r3, #12]
 8005220:	2b05      	cmp	r3, #5
 8005222:	d10c      	bne.n	800523e <HAL_RCC_OscConfig+0x356>
 8005224:	4b61      	ldr	r3, [pc, #388]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005226:	6a1b      	ldr	r3, [r3, #32]
 8005228:	4a60      	ldr	r2, [pc, #384]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 800522a:	f043 0304 	orr.w	r3, r3, #4
 800522e:	6213      	str	r3, [r2, #32]
 8005230:	4b5e      	ldr	r3, [pc, #376]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005232:	6a1b      	ldr	r3, [r3, #32]
 8005234:	4a5d      	ldr	r2, [pc, #372]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005236:	f043 0301 	orr.w	r3, r3, #1
 800523a:	6213      	str	r3, [r2, #32]
 800523c:	e00b      	b.n	8005256 <HAL_RCC_OscConfig+0x36e>
 800523e:	4b5b      	ldr	r3, [pc, #364]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005240:	6a1b      	ldr	r3, [r3, #32]
 8005242:	4a5a      	ldr	r2, [pc, #360]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005244:	f023 0301 	bic.w	r3, r3, #1
 8005248:	6213      	str	r3, [r2, #32]
 800524a:	4b58      	ldr	r3, [pc, #352]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	4a57      	ldr	r2, [pc, #348]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005250:	f023 0304 	bic.w	r3, r3, #4
 8005254:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d015      	beq.n	800528a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800525e:	f7fc fc99 	bl	8001b94 <HAL_GetTick>
 8005262:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005264:	e00a      	b.n	800527c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005266:	f7fc fc95 	bl	8001b94 <HAL_GetTick>
 800526a:	4602      	mov	r2, r0
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005274:	4293      	cmp	r3, r2
 8005276:	d901      	bls.n	800527c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	e0b1      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800527c:	4b4b      	ldr	r3, [pc, #300]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 800527e:	6a1b      	ldr	r3, [r3, #32]
 8005280:	f003 0302 	and.w	r3, r3, #2
 8005284:	2b00      	cmp	r3, #0
 8005286:	d0ee      	beq.n	8005266 <HAL_RCC_OscConfig+0x37e>
 8005288:	e014      	b.n	80052b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800528a:	f7fc fc83 	bl	8001b94 <HAL_GetTick>
 800528e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005290:	e00a      	b.n	80052a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005292:	f7fc fc7f 	bl	8001b94 <HAL_GetTick>
 8005296:	4602      	mov	r2, r0
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	1ad3      	subs	r3, r2, r3
 800529c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d901      	bls.n	80052a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e09b      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052a8:	4b40      	ldr	r3, [pc, #256]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 80052aa:	6a1b      	ldr	r3, [r3, #32]
 80052ac:	f003 0302 	and.w	r3, r3, #2
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d1ee      	bne.n	8005292 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80052b4:	7dfb      	ldrb	r3, [r7, #23]
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d105      	bne.n	80052c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052ba:	4b3c      	ldr	r3, [pc, #240]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 80052bc:	69db      	ldr	r3, [r3, #28]
 80052be:	4a3b      	ldr	r2, [pc, #236]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 80052c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	69db      	ldr	r3, [r3, #28]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	f000 8087 	beq.w	80053de <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052d0:	4b36      	ldr	r3, [pc, #216]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f003 030c 	and.w	r3, r3, #12
 80052d8:	2b08      	cmp	r3, #8
 80052da:	d061      	beq.n	80053a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	69db      	ldr	r3, [r3, #28]
 80052e0:	2b02      	cmp	r3, #2
 80052e2:	d146      	bne.n	8005372 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052e4:	4b33      	ldr	r3, [pc, #204]	@ (80053b4 <HAL_RCC_OscConfig+0x4cc>)
 80052e6:	2200      	movs	r2, #0
 80052e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052ea:	f7fc fc53 	bl	8001b94 <HAL_GetTick>
 80052ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052f0:	e008      	b.n	8005304 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052f2:	f7fc fc4f 	bl	8001b94 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d901      	bls.n	8005304 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	e06d      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005304:	4b29      	ldr	r3, [pc, #164]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800530c:	2b00      	cmp	r3, #0
 800530e:	d1f0      	bne.n	80052f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a1b      	ldr	r3, [r3, #32]
 8005314:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005318:	d108      	bne.n	800532c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800531a:	4b24      	ldr	r3, [pc, #144]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	4921      	ldr	r1, [pc, #132]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005328:	4313      	orrs	r3, r2
 800532a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800532c:	4b1f      	ldr	r3, [pc, #124]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6a19      	ldr	r1, [r3, #32]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800533c:	430b      	orrs	r3, r1
 800533e:	491b      	ldr	r1, [pc, #108]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005340:	4313      	orrs	r3, r2
 8005342:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005344:	4b1b      	ldr	r3, [pc, #108]	@ (80053b4 <HAL_RCC_OscConfig+0x4cc>)
 8005346:	2201      	movs	r2, #1
 8005348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800534a:	f7fc fc23 	bl	8001b94 <HAL_GetTick>
 800534e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005350:	e008      	b.n	8005364 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005352:	f7fc fc1f 	bl	8001b94 <HAL_GetTick>
 8005356:	4602      	mov	r2, r0
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	1ad3      	subs	r3, r2, r3
 800535c:	2b02      	cmp	r3, #2
 800535e:	d901      	bls.n	8005364 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005360:	2303      	movs	r3, #3
 8005362:	e03d      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005364:	4b11      	ldr	r3, [pc, #68]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800536c:	2b00      	cmp	r3, #0
 800536e:	d0f0      	beq.n	8005352 <HAL_RCC_OscConfig+0x46a>
 8005370:	e035      	b.n	80053de <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005372:	4b10      	ldr	r3, [pc, #64]	@ (80053b4 <HAL_RCC_OscConfig+0x4cc>)
 8005374:	2200      	movs	r2, #0
 8005376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005378:	f7fc fc0c 	bl	8001b94 <HAL_GetTick>
 800537c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800537e:	e008      	b.n	8005392 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005380:	f7fc fc08 	bl	8001b94 <HAL_GetTick>
 8005384:	4602      	mov	r2, r0
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	2b02      	cmp	r3, #2
 800538c:	d901      	bls.n	8005392 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	e026      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005392:	4b06      	ldr	r3, [pc, #24]	@ (80053ac <HAL_RCC_OscConfig+0x4c4>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d1f0      	bne.n	8005380 <HAL_RCC_OscConfig+0x498>
 800539e:	e01e      	b.n	80053de <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	69db      	ldr	r3, [r3, #28]
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d107      	bne.n	80053b8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e019      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
 80053ac:	40021000 	.word	0x40021000
 80053b0:	40007000 	.word	0x40007000
 80053b4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80053b8:	4b0b      	ldr	r3, [pc, #44]	@ (80053e8 <HAL_RCC_OscConfig+0x500>)
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6a1b      	ldr	r3, [r3, #32]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d106      	bne.n	80053da <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d001      	beq.n	80053de <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e000      	b.n	80053e0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80053de:	2300      	movs	r3, #0
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3718      	adds	r7, #24
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	40021000 	.word	0x40021000

080053ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d101      	bne.n	8005400 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	e0d0      	b.n	80055a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005400:	4b6a      	ldr	r3, [pc, #424]	@ (80055ac <HAL_RCC_ClockConfig+0x1c0>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 0307 	and.w	r3, r3, #7
 8005408:	683a      	ldr	r2, [r7, #0]
 800540a:	429a      	cmp	r2, r3
 800540c:	d910      	bls.n	8005430 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800540e:	4b67      	ldr	r3, [pc, #412]	@ (80055ac <HAL_RCC_ClockConfig+0x1c0>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f023 0207 	bic.w	r2, r3, #7
 8005416:	4965      	ldr	r1, [pc, #404]	@ (80055ac <HAL_RCC_ClockConfig+0x1c0>)
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	4313      	orrs	r3, r2
 800541c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800541e:	4b63      	ldr	r3, [pc, #396]	@ (80055ac <HAL_RCC_ClockConfig+0x1c0>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0307 	and.w	r3, r3, #7
 8005426:	683a      	ldr	r2, [r7, #0]
 8005428:	429a      	cmp	r2, r3
 800542a:	d001      	beq.n	8005430 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e0b8      	b.n	80055a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0302 	and.w	r3, r3, #2
 8005438:	2b00      	cmp	r3, #0
 800543a:	d020      	beq.n	800547e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 0304 	and.w	r3, r3, #4
 8005444:	2b00      	cmp	r3, #0
 8005446:	d005      	beq.n	8005454 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005448:	4b59      	ldr	r3, [pc, #356]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	4a58      	ldr	r2, [pc, #352]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 800544e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005452:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 0308 	and.w	r3, r3, #8
 800545c:	2b00      	cmp	r3, #0
 800545e:	d005      	beq.n	800546c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005460:	4b53      	ldr	r3, [pc, #332]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	4a52      	ldr	r2, [pc, #328]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 8005466:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800546a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800546c:	4b50      	ldr	r3, [pc, #320]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	494d      	ldr	r1, [pc, #308]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 800547a:	4313      	orrs	r3, r2
 800547c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f003 0301 	and.w	r3, r3, #1
 8005486:	2b00      	cmp	r3, #0
 8005488:	d040      	beq.n	800550c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	2b01      	cmp	r3, #1
 8005490:	d107      	bne.n	80054a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005492:	4b47      	ldr	r3, [pc, #284]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800549a:	2b00      	cmp	r3, #0
 800549c:	d115      	bne.n	80054ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e07f      	b.n	80055a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	d107      	bne.n	80054ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054aa:	4b41      	ldr	r3, [pc, #260]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d109      	bne.n	80054ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	e073      	b.n	80055a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054ba:	4b3d      	ldr	r3, [pc, #244]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0302 	and.w	r3, r3, #2
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d101      	bne.n	80054ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e06b      	b.n	80055a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054ca:	4b39      	ldr	r3, [pc, #228]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f023 0203 	bic.w	r2, r3, #3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	4936      	ldr	r1, [pc, #216]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 80054d8:	4313      	orrs	r3, r2
 80054da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054dc:	f7fc fb5a 	bl	8001b94 <HAL_GetTick>
 80054e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054e2:	e00a      	b.n	80054fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054e4:	f7fc fb56 	bl	8001b94 <HAL_GetTick>
 80054e8:	4602      	mov	r2, r0
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	1ad3      	subs	r3, r2, r3
 80054ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d901      	bls.n	80054fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e053      	b.n	80055a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054fa:	4b2d      	ldr	r3, [pc, #180]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	f003 020c 	and.w	r2, r3, #12
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	429a      	cmp	r2, r3
 800550a:	d1eb      	bne.n	80054e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800550c:	4b27      	ldr	r3, [pc, #156]	@ (80055ac <HAL_RCC_ClockConfig+0x1c0>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0307 	and.w	r3, r3, #7
 8005514:	683a      	ldr	r2, [r7, #0]
 8005516:	429a      	cmp	r2, r3
 8005518:	d210      	bcs.n	800553c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800551a:	4b24      	ldr	r3, [pc, #144]	@ (80055ac <HAL_RCC_ClockConfig+0x1c0>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f023 0207 	bic.w	r2, r3, #7
 8005522:	4922      	ldr	r1, [pc, #136]	@ (80055ac <HAL_RCC_ClockConfig+0x1c0>)
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	4313      	orrs	r3, r2
 8005528:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800552a:	4b20      	ldr	r3, [pc, #128]	@ (80055ac <HAL_RCC_ClockConfig+0x1c0>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 0307 	and.w	r3, r3, #7
 8005532:	683a      	ldr	r2, [r7, #0]
 8005534:	429a      	cmp	r2, r3
 8005536:	d001      	beq.n	800553c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e032      	b.n	80055a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0304 	and.w	r3, r3, #4
 8005544:	2b00      	cmp	r3, #0
 8005546:	d008      	beq.n	800555a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005548:	4b19      	ldr	r3, [pc, #100]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	4916      	ldr	r1, [pc, #88]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 8005556:	4313      	orrs	r3, r2
 8005558:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0308 	and.w	r3, r3, #8
 8005562:	2b00      	cmp	r3, #0
 8005564:	d009      	beq.n	800557a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005566:	4b12      	ldr	r3, [pc, #72]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	691b      	ldr	r3, [r3, #16]
 8005572:	00db      	lsls	r3, r3, #3
 8005574:	490e      	ldr	r1, [pc, #56]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 8005576:	4313      	orrs	r3, r2
 8005578:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800557a:	f000 f821 	bl	80055c0 <HAL_RCC_GetSysClockFreq>
 800557e:	4602      	mov	r2, r0
 8005580:	4b0b      	ldr	r3, [pc, #44]	@ (80055b0 <HAL_RCC_ClockConfig+0x1c4>)
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	091b      	lsrs	r3, r3, #4
 8005586:	f003 030f 	and.w	r3, r3, #15
 800558a:	490a      	ldr	r1, [pc, #40]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c8>)
 800558c:	5ccb      	ldrb	r3, [r1, r3]
 800558e:	fa22 f303 	lsr.w	r3, r2, r3
 8005592:	4a09      	ldr	r2, [pc, #36]	@ (80055b8 <HAL_RCC_ClockConfig+0x1cc>)
 8005594:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005596:	4b09      	ldr	r3, [pc, #36]	@ (80055bc <HAL_RCC_ClockConfig+0x1d0>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4618      	mov	r0, r3
 800559c:	f7fc fab8 	bl	8001b10 <HAL_InitTick>

  return HAL_OK;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3710      	adds	r7, #16
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	bf00      	nop
 80055ac:	40022000 	.word	0x40022000
 80055b0:	40021000 	.word	0x40021000
 80055b4:	080061dc 	.word	0x080061dc
 80055b8:	20000000 	.word	0x20000000
 80055bc:	2000000c 	.word	0x2000000c

080055c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b087      	sub	sp, #28
 80055c4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80055c6:	2300      	movs	r3, #0
 80055c8:	60fb      	str	r3, [r7, #12]
 80055ca:	2300      	movs	r3, #0
 80055cc:	60bb      	str	r3, [r7, #8]
 80055ce:	2300      	movs	r3, #0
 80055d0:	617b      	str	r3, [r7, #20]
 80055d2:	2300      	movs	r3, #0
 80055d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80055d6:	2300      	movs	r3, #0
 80055d8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80055da:	4b1e      	ldr	r3, [pc, #120]	@ (8005654 <HAL_RCC_GetSysClockFreq+0x94>)
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f003 030c 	and.w	r3, r3, #12
 80055e6:	2b04      	cmp	r3, #4
 80055e8:	d002      	beq.n	80055f0 <HAL_RCC_GetSysClockFreq+0x30>
 80055ea:	2b08      	cmp	r3, #8
 80055ec:	d003      	beq.n	80055f6 <HAL_RCC_GetSysClockFreq+0x36>
 80055ee:	e027      	b.n	8005640 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80055f0:	4b19      	ldr	r3, [pc, #100]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x98>)
 80055f2:	613b      	str	r3, [r7, #16]
      break;
 80055f4:	e027      	b.n	8005646 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	0c9b      	lsrs	r3, r3, #18
 80055fa:	f003 030f 	and.w	r3, r3, #15
 80055fe:	4a17      	ldr	r2, [pc, #92]	@ (800565c <HAL_RCC_GetSysClockFreq+0x9c>)
 8005600:	5cd3      	ldrb	r3, [r2, r3]
 8005602:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d010      	beq.n	8005630 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800560e:	4b11      	ldr	r3, [pc, #68]	@ (8005654 <HAL_RCC_GetSysClockFreq+0x94>)
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	0c5b      	lsrs	r3, r3, #17
 8005614:	f003 0301 	and.w	r3, r3, #1
 8005618:	4a11      	ldr	r2, [pc, #68]	@ (8005660 <HAL_RCC_GetSysClockFreq+0xa0>)
 800561a:	5cd3      	ldrb	r3, [r2, r3]
 800561c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a0d      	ldr	r2, [pc, #52]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x98>)
 8005622:	fb03 f202 	mul.w	r2, r3, r2
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	fbb2 f3f3 	udiv	r3, r2, r3
 800562c:	617b      	str	r3, [r7, #20]
 800562e:	e004      	b.n	800563a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	4a0c      	ldr	r2, [pc, #48]	@ (8005664 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005634:	fb02 f303 	mul.w	r3, r2, r3
 8005638:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	613b      	str	r3, [r7, #16]
      break;
 800563e:	e002      	b.n	8005646 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005640:	4b05      	ldr	r3, [pc, #20]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x98>)
 8005642:	613b      	str	r3, [r7, #16]
      break;
 8005644:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005646:	693b      	ldr	r3, [r7, #16]
}
 8005648:	4618      	mov	r0, r3
 800564a:	371c      	adds	r7, #28
 800564c:	46bd      	mov	sp, r7
 800564e:	bc80      	pop	{r7}
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop
 8005654:	40021000 	.word	0x40021000
 8005658:	007a1200 	.word	0x007a1200
 800565c:	08006974 	.word	0x08006974
 8005660:	08006984 	.word	0x08006984
 8005664:	003d0900 	.word	0x003d0900

08005668 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005668:	b480      	push	{r7}
 800566a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800566c:	4b02      	ldr	r3, [pc, #8]	@ (8005678 <HAL_RCC_GetHCLKFreq+0x10>)
 800566e:	681b      	ldr	r3, [r3, #0]
}
 8005670:	4618      	mov	r0, r3
 8005672:	46bd      	mov	sp, r7
 8005674:	bc80      	pop	{r7}
 8005676:	4770      	bx	lr
 8005678:	20000000 	.word	0x20000000

0800567c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005680:	f7ff fff2 	bl	8005668 <HAL_RCC_GetHCLKFreq>
 8005684:	4602      	mov	r2, r0
 8005686:	4b05      	ldr	r3, [pc, #20]	@ (800569c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	0a1b      	lsrs	r3, r3, #8
 800568c:	f003 0307 	and.w	r3, r3, #7
 8005690:	4903      	ldr	r1, [pc, #12]	@ (80056a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005692:	5ccb      	ldrb	r3, [r1, r3]
 8005694:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005698:	4618      	mov	r0, r3
 800569a:	bd80      	pop	{r7, pc}
 800569c:	40021000 	.word	0x40021000
 80056a0:	080061ec 	.word	0x080061ec

080056a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b085      	sub	sp, #20
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80056ac:	4b0a      	ldr	r3, [pc, #40]	@ (80056d8 <RCC_Delay+0x34>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a0a      	ldr	r2, [pc, #40]	@ (80056dc <RCC_Delay+0x38>)
 80056b2:	fba2 2303 	umull	r2, r3, r2, r3
 80056b6:	0a5b      	lsrs	r3, r3, #9
 80056b8:	687a      	ldr	r2, [r7, #4]
 80056ba:	fb02 f303 	mul.w	r3, r2, r3
 80056be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80056c0:	bf00      	nop
  }
  while (Delay --);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	1e5a      	subs	r2, r3, #1
 80056c6:	60fa      	str	r2, [r7, #12]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1f9      	bne.n	80056c0 <RCC_Delay+0x1c>
}
 80056cc:	bf00      	nop
 80056ce:	bf00      	nop
 80056d0:	3714      	adds	r7, #20
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bc80      	pop	{r7}
 80056d6:	4770      	bx	lr
 80056d8:	20000000 	.word	0x20000000
 80056dc:	10624dd3 	.word	0x10624dd3

080056e0 <sniprintf>:
 80056e0:	b40c      	push	{r2, r3}
 80056e2:	b530      	push	{r4, r5, lr}
 80056e4:	4b18      	ldr	r3, [pc, #96]	@ (8005748 <sniprintf+0x68>)
 80056e6:	1e0c      	subs	r4, r1, #0
 80056e8:	681d      	ldr	r5, [r3, #0]
 80056ea:	b09d      	sub	sp, #116	@ 0x74
 80056ec:	da08      	bge.n	8005700 <sniprintf+0x20>
 80056ee:	238b      	movs	r3, #139	@ 0x8b
 80056f0:	f04f 30ff 	mov.w	r0, #4294967295
 80056f4:	602b      	str	r3, [r5, #0]
 80056f6:	b01d      	add	sp, #116	@ 0x74
 80056f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80056fc:	b002      	add	sp, #8
 80056fe:	4770      	bx	lr
 8005700:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005704:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005708:	f04f 0300 	mov.w	r3, #0
 800570c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800570e:	bf0c      	ite	eq
 8005710:	4623      	moveq	r3, r4
 8005712:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005716:	9304      	str	r3, [sp, #16]
 8005718:	9307      	str	r3, [sp, #28]
 800571a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800571e:	9002      	str	r0, [sp, #8]
 8005720:	9006      	str	r0, [sp, #24]
 8005722:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005726:	4628      	mov	r0, r5
 8005728:	ab21      	add	r3, sp, #132	@ 0x84
 800572a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800572c:	a902      	add	r1, sp, #8
 800572e:	9301      	str	r3, [sp, #4]
 8005730:	f000 f992 	bl	8005a58 <_svfiprintf_r>
 8005734:	1c43      	adds	r3, r0, #1
 8005736:	bfbc      	itt	lt
 8005738:	238b      	movlt	r3, #139	@ 0x8b
 800573a:	602b      	strlt	r3, [r5, #0]
 800573c:	2c00      	cmp	r4, #0
 800573e:	d0da      	beq.n	80056f6 <sniprintf+0x16>
 8005740:	2200      	movs	r2, #0
 8005742:	9b02      	ldr	r3, [sp, #8]
 8005744:	701a      	strb	r2, [r3, #0]
 8005746:	e7d6      	b.n	80056f6 <sniprintf+0x16>
 8005748:	20000014 	.word	0x20000014

0800574c <memset>:
 800574c:	4603      	mov	r3, r0
 800574e:	4402      	add	r2, r0
 8005750:	4293      	cmp	r3, r2
 8005752:	d100      	bne.n	8005756 <memset+0xa>
 8005754:	4770      	bx	lr
 8005756:	f803 1b01 	strb.w	r1, [r3], #1
 800575a:	e7f9      	b.n	8005750 <memset+0x4>

0800575c <__errno>:
 800575c:	4b01      	ldr	r3, [pc, #4]	@ (8005764 <__errno+0x8>)
 800575e:	6818      	ldr	r0, [r3, #0]
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	20000014 	.word	0x20000014

08005768 <__libc_init_array>:
 8005768:	b570      	push	{r4, r5, r6, lr}
 800576a:	2600      	movs	r6, #0
 800576c:	4d0c      	ldr	r5, [pc, #48]	@ (80057a0 <__libc_init_array+0x38>)
 800576e:	4c0d      	ldr	r4, [pc, #52]	@ (80057a4 <__libc_init_array+0x3c>)
 8005770:	1b64      	subs	r4, r4, r5
 8005772:	10a4      	asrs	r4, r4, #2
 8005774:	42a6      	cmp	r6, r4
 8005776:	d109      	bne.n	800578c <__libc_init_array+0x24>
 8005778:	f000 fd00 	bl	800617c <_init>
 800577c:	2600      	movs	r6, #0
 800577e:	4d0a      	ldr	r5, [pc, #40]	@ (80057a8 <__libc_init_array+0x40>)
 8005780:	4c0a      	ldr	r4, [pc, #40]	@ (80057ac <__libc_init_array+0x44>)
 8005782:	1b64      	subs	r4, r4, r5
 8005784:	10a4      	asrs	r4, r4, #2
 8005786:	42a6      	cmp	r6, r4
 8005788:	d105      	bne.n	8005796 <__libc_init_array+0x2e>
 800578a:	bd70      	pop	{r4, r5, r6, pc}
 800578c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005790:	4798      	blx	r3
 8005792:	3601      	adds	r6, #1
 8005794:	e7ee      	b.n	8005774 <__libc_init_array+0xc>
 8005796:	f855 3b04 	ldr.w	r3, [r5], #4
 800579a:	4798      	blx	r3
 800579c:	3601      	adds	r6, #1
 800579e:	e7f2      	b.n	8005786 <__libc_init_array+0x1e>
 80057a0:	080069c4 	.word	0x080069c4
 80057a4:	080069c4 	.word	0x080069c4
 80057a8:	080069c4 	.word	0x080069c4
 80057ac:	080069c8 	.word	0x080069c8

080057b0 <__retarget_lock_acquire_recursive>:
 80057b0:	4770      	bx	lr

080057b2 <__retarget_lock_release_recursive>:
 80057b2:	4770      	bx	lr

080057b4 <_free_r>:
 80057b4:	b538      	push	{r3, r4, r5, lr}
 80057b6:	4605      	mov	r5, r0
 80057b8:	2900      	cmp	r1, #0
 80057ba:	d040      	beq.n	800583e <_free_r+0x8a>
 80057bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057c0:	1f0c      	subs	r4, r1, #4
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	bfb8      	it	lt
 80057c6:	18e4      	addlt	r4, r4, r3
 80057c8:	f000 f8de 	bl	8005988 <__malloc_lock>
 80057cc:	4a1c      	ldr	r2, [pc, #112]	@ (8005840 <_free_r+0x8c>)
 80057ce:	6813      	ldr	r3, [r2, #0]
 80057d0:	b933      	cbnz	r3, 80057e0 <_free_r+0x2c>
 80057d2:	6063      	str	r3, [r4, #4]
 80057d4:	6014      	str	r4, [r2, #0]
 80057d6:	4628      	mov	r0, r5
 80057d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80057dc:	f000 b8da 	b.w	8005994 <__malloc_unlock>
 80057e0:	42a3      	cmp	r3, r4
 80057e2:	d908      	bls.n	80057f6 <_free_r+0x42>
 80057e4:	6820      	ldr	r0, [r4, #0]
 80057e6:	1821      	adds	r1, r4, r0
 80057e8:	428b      	cmp	r3, r1
 80057ea:	bf01      	itttt	eq
 80057ec:	6819      	ldreq	r1, [r3, #0]
 80057ee:	685b      	ldreq	r3, [r3, #4]
 80057f0:	1809      	addeq	r1, r1, r0
 80057f2:	6021      	streq	r1, [r4, #0]
 80057f4:	e7ed      	b.n	80057d2 <_free_r+0x1e>
 80057f6:	461a      	mov	r2, r3
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	b10b      	cbz	r3, 8005800 <_free_r+0x4c>
 80057fc:	42a3      	cmp	r3, r4
 80057fe:	d9fa      	bls.n	80057f6 <_free_r+0x42>
 8005800:	6811      	ldr	r1, [r2, #0]
 8005802:	1850      	adds	r0, r2, r1
 8005804:	42a0      	cmp	r0, r4
 8005806:	d10b      	bne.n	8005820 <_free_r+0x6c>
 8005808:	6820      	ldr	r0, [r4, #0]
 800580a:	4401      	add	r1, r0
 800580c:	1850      	adds	r0, r2, r1
 800580e:	4283      	cmp	r3, r0
 8005810:	6011      	str	r1, [r2, #0]
 8005812:	d1e0      	bne.n	80057d6 <_free_r+0x22>
 8005814:	6818      	ldr	r0, [r3, #0]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	4408      	add	r0, r1
 800581a:	6010      	str	r0, [r2, #0]
 800581c:	6053      	str	r3, [r2, #4]
 800581e:	e7da      	b.n	80057d6 <_free_r+0x22>
 8005820:	d902      	bls.n	8005828 <_free_r+0x74>
 8005822:	230c      	movs	r3, #12
 8005824:	602b      	str	r3, [r5, #0]
 8005826:	e7d6      	b.n	80057d6 <_free_r+0x22>
 8005828:	6820      	ldr	r0, [r4, #0]
 800582a:	1821      	adds	r1, r4, r0
 800582c:	428b      	cmp	r3, r1
 800582e:	bf01      	itttt	eq
 8005830:	6819      	ldreq	r1, [r3, #0]
 8005832:	685b      	ldreq	r3, [r3, #4]
 8005834:	1809      	addeq	r1, r1, r0
 8005836:	6021      	streq	r1, [r4, #0]
 8005838:	6063      	str	r3, [r4, #4]
 800583a:	6054      	str	r4, [r2, #4]
 800583c:	e7cb      	b.n	80057d6 <_free_r+0x22>
 800583e:	bd38      	pop	{r3, r4, r5, pc}
 8005840:	20000630 	.word	0x20000630

08005844 <sbrk_aligned>:
 8005844:	b570      	push	{r4, r5, r6, lr}
 8005846:	4e0f      	ldr	r6, [pc, #60]	@ (8005884 <sbrk_aligned+0x40>)
 8005848:	460c      	mov	r4, r1
 800584a:	6831      	ldr	r1, [r6, #0]
 800584c:	4605      	mov	r5, r0
 800584e:	b911      	cbnz	r1, 8005856 <sbrk_aligned+0x12>
 8005850:	f000 fba8 	bl	8005fa4 <_sbrk_r>
 8005854:	6030      	str	r0, [r6, #0]
 8005856:	4621      	mov	r1, r4
 8005858:	4628      	mov	r0, r5
 800585a:	f000 fba3 	bl	8005fa4 <_sbrk_r>
 800585e:	1c43      	adds	r3, r0, #1
 8005860:	d103      	bne.n	800586a <sbrk_aligned+0x26>
 8005862:	f04f 34ff 	mov.w	r4, #4294967295
 8005866:	4620      	mov	r0, r4
 8005868:	bd70      	pop	{r4, r5, r6, pc}
 800586a:	1cc4      	adds	r4, r0, #3
 800586c:	f024 0403 	bic.w	r4, r4, #3
 8005870:	42a0      	cmp	r0, r4
 8005872:	d0f8      	beq.n	8005866 <sbrk_aligned+0x22>
 8005874:	1a21      	subs	r1, r4, r0
 8005876:	4628      	mov	r0, r5
 8005878:	f000 fb94 	bl	8005fa4 <_sbrk_r>
 800587c:	3001      	adds	r0, #1
 800587e:	d1f2      	bne.n	8005866 <sbrk_aligned+0x22>
 8005880:	e7ef      	b.n	8005862 <sbrk_aligned+0x1e>
 8005882:	bf00      	nop
 8005884:	2000062c 	.word	0x2000062c

08005888 <_malloc_r>:
 8005888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800588c:	1ccd      	adds	r5, r1, #3
 800588e:	f025 0503 	bic.w	r5, r5, #3
 8005892:	3508      	adds	r5, #8
 8005894:	2d0c      	cmp	r5, #12
 8005896:	bf38      	it	cc
 8005898:	250c      	movcc	r5, #12
 800589a:	2d00      	cmp	r5, #0
 800589c:	4606      	mov	r6, r0
 800589e:	db01      	blt.n	80058a4 <_malloc_r+0x1c>
 80058a0:	42a9      	cmp	r1, r5
 80058a2:	d904      	bls.n	80058ae <_malloc_r+0x26>
 80058a4:	230c      	movs	r3, #12
 80058a6:	6033      	str	r3, [r6, #0]
 80058a8:	2000      	movs	r0, #0
 80058aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005984 <_malloc_r+0xfc>
 80058b2:	f000 f869 	bl	8005988 <__malloc_lock>
 80058b6:	f8d8 3000 	ldr.w	r3, [r8]
 80058ba:	461c      	mov	r4, r3
 80058bc:	bb44      	cbnz	r4, 8005910 <_malloc_r+0x88>
 80058be:	4629      	mov	r1, r5
 80058c0:	4630      	mov	r0, r6
 80058c2:	f7ff ffbf 	bl	8005844 <sbrk_aligned>
 80058c6:	1c43      	adds	r3, r0, #1
 80058c8:	4604      	mov	r4, r0
 80058ca:	d158      	bne.n	800597e <_malloc_r+0xf6>
 80058cc:	f8d8 4000 	ldr.w	r4, [r8]
 80058d0:	4627      	mov	r7, r4
 80058d2:	2f00      	cmp	r7, #0
 80058d4:	d143      	bne.n	800595e <_malloc_r+0xd6>
 80058d6:	2c00      	cmp	r4, #0
 80058d8:	d04b      	beq.n	8005972 <_malloc_r+0xea>
 80058da:	6823      	ldr	r3, [r4, #0]
 80058dc:	4639      	mov	r1, r7
 80058de:	4630      	mov	r0, r6
 80058e0:	eb04 0903 	add.w	r9, r4, r3
 80058e4:	f000 fb5e 	bl	8005fa4 <_sbrk_r>
 80058e8:	4581      	cmp	r9, r0
 80058ea:	d142      	bne.n	8005972 <_malloc_r+0xea>
 80058ec:	6821      	ldr	r1, [r4, #0]
 80058ee:	4630      	mov	r0, r6
 80058f0:	1a6d      	subs	r5, r5, r1
 80058f2:	4629      	mov	r1, r5
 80058f4:	f7ff ffa6 	bl	8005844 <sbrk_aligned>
 80058f8:	3001      	adds	r0, #1
 80058fa:	d03a      	beq.n	8005972 <_malloc_r+0xea>
 80058fc:	6823      	ldr	r3, [r4, #0]
 80058fe:	442b      	add	r3, r5
 8005900:	6023      	str	r3, [r4, #0]
 8005902:	f8d8 3000 	ldr.w	r3, [r8]
 8005906:	685a      	ldr	r2, [r3, #4]
 8005908:	bb62      	cbnz	r2, 8005964 <_malloc_r+0xdc>
 800590a:	f8c8 7000 	str.w	r7, [r8]
 800590e:	e00f      	b.n	8005930 <_malloc_r+0xa8>
 8005910:	6822      	ldr	r2, [r4, #0]
 8005912:	1b52      	subs	r2, r2, r5
 8005914:	d420      	bmi.n	8005958 <_malloc_r+0xd0>
 8005916:	2a0b      	cmp	r2, #11
 8005918:	d917      	bls.n	800594a <_malloc_r+0xc2>
 800591a:	1961      	adds	r1, r4, r5
 800591c:	42a3      	cmp	r3, r4
 800591e:	6025      	str	r5, [r4, #0]
 8005920:	bf18      	it	ne
 8005922:	6059      	strne	r1, [r3, #4]
 8005924:	6863      	ldr	r3, [r4, #4]
 8005926:	bf08      	it	eq
 8005928:	f8c8 1000 	streq.w	r1, [r8]
 800592c:	5162      	str	r2, [r4, r5]
 800592e:	604b      	str	r3, [r1, #4]
 8005930:	4630      	mov	r0, r6
 8005932:	f000 f82f 	bl	8005994 <__malloc_unlock>
 8005936:	f104 000b 	add.w	r0, r4, #11
 800593a:	1d23      	adds	r3, r4, #4
 800593c:	f020 0007 	bic.w	r0, r0, #7
 8005940:	1ac2      	subs	r2, r0, r3
 8005942:	bf1c      	itt	ne
 8005944:	1a1b      	subne	r3, r3, r0
 8005946:	50a3      	strne	r3, [r4, r2]
 8005948:	e7af      	b.n	80058aa <_malloc_r+0x22>
 800594a:	6862      	ldr	r2, [r4, #4]
 800594c:	42a3      	cmp	r3, r4
 800594e:	bf0c      	ite	eq
 8005950:	f8c8 2000 	streq.w	r2, [r8]
 8005954:	605a      	strne	r2, [r3, #4]
 8005956:	e7eb      	b.n	8005930 <_malloc_r+0xa8>
 8005958:	4623      	mov	r3, r4
 800595a:	6864      	ldr	r4, [r4, #4]
 800595c:	e7ae      	b.n	80058bc <_malloc_r+0x34>
 800595e:	463c      	mov	r4, r7
 8005960:	687f      	ldr	r7, [r7, #4]
 8005962:	e7b6      	b.n	80058d2 <_malloc_r+0x4a>
 8005964:	461a      	mov	r2, r3
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	42a3      	cmp	r3, r4
 800596a:	d1fb      	bne.n	8005964 <_malloc_r+0xdc>
 800596c:	2300      	movs	r3, #0
 800596e:	6053      	str	r3, [r2, #4]
 8005970:	e7de      	b.n	8005930 <_malloc_r+0xa8>
 8005972:	230c      	movs	r3, #12
 8005974:	4630      	mov	r0, r6
 8005976:	6033      	str	r3, [r6, #0]
 8005978:	f000 f80c 	bl	8005994 <__malloc_unlock>
 800597c:	e794      	b.n	80058a8 <_malloc_r+0x20>
 800597e:	6005      	str	r5, [r0, #0]
 8005980:	e7d6      	b.n	8005930 <_malloc_r+0xa8>
 8005982:	bf00      	nop
 8005984:	20000630 	.word	0x20000630

08005988 <__malloc_lock>:
 8005988:	4801      	ldr	r0, [pc, #4]	@ (8005990 <__malloc_lock+0x8>)
 800598a:	f7ff bf11 	b.w	80057b0 <__retarget_lock_acquire_recursive>
 800598e:	bf00      	nop
 8005990:	20000628 	.word	0x20000628

08005994 <__malloc_unlock>:
 8005994:	4801      	ldr	r0, [pc, #4]	@ (800599c <__malloc_unlock+0x8>)
 8005996:	f7ff bf0c 	b.w	80057b2 <__retarget_lock_release_recursive>
 800599a:	bf00      	nop
 800599c:	20000628 	.word	0x20000628

080059a0 <__ssputs_r>:
 80059a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059a4:	461f      	mov	r7, r3
 80059a6:	688e      	ldr	r6, [r1, #8]
 80059a8:	4682      	mov	sl, r0
 80059aa:	42be      	cmp	r6, r7
 80059ac:	460c      	mov	r4, r1
 80059ae:	4690      	mov	r8, r2
 80059b0:	680b      	ldr	r3, [r1, #0]
 80059b2:	d82d      	bhi.n	8005a10 <__ssputs_r+0x70>
 80059b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80059b8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80059bc:	d026      	beq.n	8005a0c <__ssputs_r+0x6c>
 80059be:	6965      	ldr	r5, [r4, #20]
 80059c0:	6909      	ldr	r1, [r1, #16]
 80059c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80059c6:	eba3 0901 	sub.w	r9, r3, r1
 80059ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80059ce:	1c7b      	adds	r3, r7, #1
 80059d0:	444b      	add	r3, r9
 80059d2:	106d      	asrs	r5, r5, #1
 80059d4:	429d      	cmp	r5, r3
 80059d6:	bf38      	it	cc
 80059d8:	461d      	movcc	r5, r3
 80059da:	0553      	lsls	r3, r2, #21
 80059dc:	d527      	bpl.n	8005a2e <__ssputs_r+0x8e>
 80059de:	4629      	mov	r1, r5
 80059e0:	f7ff ff52 	bl	8005888 <_malloc_r>
 80059e4:	4606      	mov	r6, r0
 80059e6:	b360      	cbz	r0, 8005a42 <__ssputs_r+0xa2>
 80059e8:	464a      	mov	r2, r9
 80059ea:	6921      	ldr	r1, [r4, #16]
 80059ec:	f000 faf8 	bl	8005fe0 <memcpy>
 80059f0:	89a3      	ldrh	r3, [r4, #12]
 80059f2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80059f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059fa:	81a3      	strh	r3, [r4, #12]
 80059fc:	6126      	str	r6, [r4, #16]
 80059fe:	444e      	add	r6, r9
 8005a00:	6026      	str	r6, [r4, #0]
 8005a02:	463e      	mov	r6, r7
 8005a04:	6165      	str	r5, [r4, #20]
 8005a06:	eba5 0509 	sub.w	r5, r5, r9
 8005a0a:	60a5      	str	r5, [r4, #8]
 8005a0c:	42be      	cmp	r6, r7
 8005a0e:	d900      	bls.n	8005a12 <__ssputs_r+0x72>
 8005a10:	463e      	mov	r6, r7
 8005a12:	4632      	mov	r2, r6
 8005a14:	4641      	mov	r1, r8
 8005a16:	6820      	ldr	r0, [r4, #0]
 8005a18:	f000 faaa 	bl	8005f70 <memmove>
 8005a1c:	2000      	movs	r0, #0
 8005a1e:	68a3      	ldr	r3, [r4, #8]
 8005a20:	1b9b      	subs	r3, r3, r6
 8005a22:	60a3      	str	r3, [r4, #8]
 8005a24:	6823      	ldr	r3, [r4, #0]
 8005a26:	4433      	add	r3, r6
 8005a28:	6023      	str	r3, [r4, #0]
 8005a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a2e:	462a      	mov	r2, r5
 8005a30:	f000 fae4 	bl	8005ffc <_realloc_r>
 8005a34:	4606      	mov	r6, r0
 8005a36:	2800      	cmp	r0, #0
 8005a38:	d1e0      	bne.n	80059fc <__ssputs_r+0x5c>
 8005a3a:	4650      	mov	r0, sl
 8005a3c:	6921      	ldr	r1, [r4, #16]
 8005a3e:	f7ff feb9 	bl	80057b4 <_free_r>
 8005a42:	230c      	movs	r3, #12
 8005a44:	f8ca 3000 	str.w	r3, [sl]
 8005a48:	89a3      	ldrh	r3, [r4, #12]
 8005a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8005a4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a52:	81a3      	strh	r3, [r4, #12]
 8005a54:	e7e9      	b.n	8005a2a <__ssputs_r+0x8a>
	...

08005a58 <_svfiprintf_r>:
 8005a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a5c:	4698      	mov	r8, r3
 8005a5e:	898b      	ldrh	r3, [r1, #12]
 8005a60:	4607      	mov	r7, r0
 8005a62:	061b      	lsls	r3, r3, #24
 8005a64:	460d      	mov	r5, r1
 8005a66:	4614      	mov	r4, r2
 8005a68:	b09d      	sub	sp, #116	@ 0x74
 8005a6a:	d510      	bpl.n	8005a8e <_svfiprintf_r+0x36>
 8005a6c:	690b      	ldr	r3, [r1, #16]
 8005a6e:	b973      	cbnz	r3, 8005a8e <_svfiprintf_r+0x36>
 8005a70:	2140      	movs	r1, #64	@ 0x40
 8005a72:	f7ff ff09 	bl	8005888 <_malloc_r>
 8005a76:	6028      	str	r0, [r5, #0]
 8005a78:	6128      	str	r0, [r5, #16]
 8005a7a:	b930      	cbnz	r0, 8005a8a <_svfiprintf_r+0x32>
 8005a7c:	230c      	movs	r3, #12
 8005a7e:	603b      	str	r3, [r7, #0]
 8005a80:	f04f 30ff 	mov.w	r0, #4294967295
 8005a84:	b01d      	add	sp, #116	@ 0x74
 8005a86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a8a:	2340      	movs	r3, #64	@ 0x40
 8005a8c:	616b      	str	r3, [r5, #20]
 8005a8e:	2300      	movs	r3, #0
 8005a90:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a92:	2320      	movs	r3, #32
 8005a94:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005a98:	2330      	movs	r3, #48	@ 0x30
 8005a9a:	f04f 0901 	mov.w	r9, #1
 8005a9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005aa2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005c3c <_svfiprintf_r+0x1e4>
 8005aa6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005aaa:	4623      	mov	r3, r4
 8005aac:	469a      	mov	sl, r3
 8005aae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ab2:	b10a      	cbz	r2, 8005ab8 <_svfiprintf_r+0x60>
 8005ab4:	2a25      	cmp	r2, #37	@ 0x25
 8005ab6:	d1f9      	bne.n	8005aac <_svfiprintf_r+0x54>
 8005ab8:	ebba 0b04 	subs.w	fp, sl, r4
 8005abc:	d00b      	beq.n	8005ad6 <_svfiprintf_r+0x7e>
 8005abe:	465b      	mov	r3, fp
 8005ac0:	4622      	mov	r2, r4
 8005ac2:	4629      	mov	r1, r5
 8005ac4:	4638      	mov	r0, r7
 8005ac6:	f7ff ff6b 	bl	80059a0 <__ssputs_r>
 8005aca:	3001      	adds	r0, #1
 8005acc:	f000 80a7 	beq.w	8005c1e <_svfiprintf_r+0x1c6>
 8005ad0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ad2:	445a      	add	r2, fp
 8005ad4:	9209      	str	r2, [sp, #36]	@ 0x24
 8005ad6:	f89a 3000 	ldrb.w	r3, [sl]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	f000 809f 	beq.w	8005c1e <_svfiprintf_r+0x1c6>
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ae6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005aea:	f10a 0a01 	add.w	sl, sl, #1
 8005aee:	9304      	str	r3, [sp, #16]
 8005af0:	9307      	str	r3, [sp, #28]
 8005af2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005af6:	931a      	str	r3, [sp, #104]	@ 0x68
 8005af8:	4654      	mov	r4, sl
 8005afa:	2205      	movs	r2, #5
 8005afc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b00:	484e      	ldr	r0, [pc, #312]	@ (8005c3c <_svfiprintf_r+0x1e4>)
 8005b02:	f000 fa5f 	bl	8005fc4 <memchr>
 8005b06:	9a04      	ldr	r2, [sp, #16]
 8005b08:	b9d8      	cbnz	r0, 8005b42 <_svfiprintf_r+0xea>
 8005b0a:	06d0      	lsls	r0, r2, #27
 8005b0c:	bf44      	itt	mi
 8005b0e:	2320      	movmi	r3, #32
 8005b10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b14:	0711      	lsls	r1, r2, #28
 8005b16:	bf44      	itt	mi
 8005b18:	232b      	movmi	r3, #43	@ 0x2b
 8005b1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b1e:	f89a 3000 	ldrb.w	r3, [sl]
 8005b22:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b24:	d015      	beq.n	8005b52 <_svfiprintf_r+0xfa>
 8005b26:	4654      	mov	r4, sl
 8005b28:	2000      	movs	r0, #0
 8005b2a:	f04f 0c0a 	mov.w	ip, #10
 8005b2e:	9a07      	ldr	r2, [sp, #28]
 8005b30:	4621      	mov	r1, r4
 8005b32:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b36:	3b30      	subs	r3, #48	@ 0x30
 8005b38:	2b09      	cmp	r3, #9
 8005b3a:	d94b      	bls.n	8005bd4 <_svfiprintf_r+0x17c>
 8005b3c:	b1b0      	cbz	r0, 8005b6c <_svfiprintf_r+0x114>
 8005b3e:	9207      	str	r2, [sp, #28]
 8005b40:	e014      	b.n	8005b6c <_svfiprintf_r+0x114>
 8005b42:	eba0 0308 	sub.w	r3, r0, r8
 8005b46:	fa09 f303 	lsl.w	r3, r9, r3
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	46a2      	mov	sl, r4
 8005b4e:	9304      	str	r3, [sp, #16]
 8005b50:	e7d2      	b.n	8005af8 <_svfiprintf_r+0xa0>
 8005b52:	9b03      	ldr	r3, [sp, #12]
 8005b54:	1d19      	adds	r1, r3, #4
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	9103      	str	r1, [sp, #12]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	bfbb      	ittet	lt
 8005b5e:	425b      	neglt	r3, r3
 8005b60:	f042 0202 	orrlt.w	r2, r2, #2
 8005b64:	9307      	strge	r3, [sp, #28]
 8005b66:	9307      	strlt	r3, [sp, #28]
 8005b68:	bfb8      	it	lt
 8005b6a:	9204      	strlt	r2, [sp, #16]
 8005b6c:	7823      	ldrb	r3, [r4, #0]
 8005b6e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005b70:	d10a      	bne.n	8005b88 <_svfiprintf_r+0x130>
 8005b72:	7863      	ldrb	r3, [r4, #1]
 8005b74:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b76:	d132      	bne.n	8005bde <_svfiprintf_r+0x186>
 8005b78:	9b03      	ldr	r3, [sp, #12]
 8005b7a:	3402      	adds	r4, #2
 8005b7c:	1d1a      	adds	r2, r3, #4
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	9203      	str	r2, [sp, #12]
 8005b82:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005b86:	9305      	str	r3, [sp, #20]
 8005b88:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005c40 <_svfiprintf_r+0x1e8>
 8005b8c:	2203      	movs	r2, #3
 8005b8e:	4650      	mov	r0, sl
 8005b90:	7821      	ldrb	r1, [r4, #0]
 8005b92:	f000 fa17 	bl	8005fc4 <memchr>
 8005b96:	b138      	cbz	r0, 8005ba8 <_svfiprintf_r+0x150>
 8005b98:	2240      	movs	r2, #64	@ 0x40
 8005b9a:	9b04      	ldr	r3, [sp, #16]
 8005b9c:	eba0 000a 	sub.w	r0, r0, sl
 8005ba0:	4082      	lsls	r2, r0
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	3401      	adds	r4, #1
 8005ba6:	9304      	str	r3, [sp, #16]
 8005ba8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bac:	2206      	movs	r2, #6
 8005bae:	4825      	ldr	r0, [pc, #148]	@ (8005c44 <_svfiprintf_r+0x1ec>)
 8005bb0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005bb4:	f000 fa06 	bl	8005fc4 <memchr>
 8005bb8:	2800      	cmp	r0, #0
 8005bba:	d036      	beq.n	8005c2a <_svfiprintf_r+0x1d2>
 8005bbc:	4b22      	ldr	r3, [pc, #136]	@ (8005c48 <_svfiprintf_r+0x1f0>)
 8005bbe:	bb1b      	cbnz	r3, 8005c08 <_svfiprintf_r+0x1b0>
 8005bc0:	9b03      	ldr	r3, [sp, #12]
 8005bc2:	3307      	adds	r3, #7
 8005bc4:	f023 0307 	bic.w	r3, r3, #7
 8005bc8:	3308      	adds	r3, #8
 8005bca:	9303      	str	r3, [sp, #12]
 8005bcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bce:	4433      	add	r3, r6
 8005bd0:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bd2:	e76a      	b.n	8005aaa <_svfiprintf_r+0x52>
 8005bd4:	460c      	mov	r4, r1
 8005bd6:	2001      	movs	r0, #1
 8005bd8:	fb0c 3202 	mla	r2, ip, r2, r3
 8005bdc:	e7a8      	b.n	8005b30 <_svfiprintf_r+0xd8>
 8005bde:	2300      	movs	r3, #0
 8005be0:	f04f 0c0a 	mov.w	ip, #10
 8005be4:	4619      	mov	r1, r3
 8005be6:	3401      	adds	r4, #1
 8005be8:	9305      	str	r3, [sp, #20]
 8005bea:	4620      	mov	r0, r4
 8005bec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bf0:	3a30      	subs	r2, #48	@ 0x30
 8005bf2:	2a09      	cmp	r2, #9
 8005bf4:	d903      	bls.n	8005bfe <_svfiprintf_r+0x1a6>
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d0c6      	beq.n	8005b88 <_svfiprintf_r+0x130>
 8005bfa:	9105      	str	r1, [sp, #20]
 8005bfc:	e7c4      	b.n	8005b88 <_svfiprintf_r+0x130>
 8005bfe:	4604      	mov	r4, r0
 8005c00:	2301      	movs	r3, #1
 8005c02:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c06:	e7f0      	b.n	8005bea <_svfiprintf_r+0x192>
 8005c08:	ab03      	add	r3, sp, #12
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	462a      	mov	r2, r5
 8005c0e:	4638      	mov	r0, r7
 8005c10:	4b0e      	ldr	r3, [pc, #56]	@ (8005c4c <_svfiprintf_r+0x1f4>)
 8005c12:	a904      	add	r1, sp, #16
 8005c14:	f3af 8000 	nop.w
 8005c18:	1c42      	adds	r2, r0, #1
 8005c1a:	4606      	mov	r6, r0
 8005c1c:	d1d6      	bne.n	8005bcc <_svfiprintf_r+0x174>
 8005c1e:	89ab      	ldrh	r3, [r5, #12]
 8005c20:	065b      	lsls	r3, r3, #25
 8005c22:	f53f af2d 	bmi.w	8005a80 <_svfiprintf_r+0x28>
 8005c26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c28:	e72c      	b.n	8005a84 <_svfiprintf_r+0x2c>
 8005c2a:	ab03      	add	r3, sp, #12
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	462a      	mov	r2, r5
 8005c30:	4638      	mov	r0, r7
 8005c32:	4b06      	ldr	r3, [pc, #24]	@ (8005c4c <_svfiprintf_r+0x1f4>)
 8005c34:	a904      	add	r1, sp, #16
 8005c36:	f000 f87d 	bl	8005d34 <_printf_i>
 8005c3a:	e7ed      	b.n	8005c18 <_svfiprintf_r+0x1c0>
 8005c3c:	08006986 	.word	0x08006986
 8005c40:	0800698c 	.word	0x0800698c
 8005c44:	08006990 	.word	0x08006990
 8005c48:	00000000 	.word	0x00000000
 8005c4c:	080059a1 	.word	0x080059a1

08005c50 <_printf_common>:
 8005c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c54:	4616      	mov	r6, r2
 8005c56:	4698      	mov	r8, r3
 8005c58:	688a      	ldr	r2, [r1, #8]
 8005c5a:	690b      	ldr	r3, [r1, #16]
 8005c5c:	4607      	mov	r7, r0
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	bfb8      	it	lt
 8005c62:	4613      	movlt	r3, r2
 8005c64:	6033      	str	r3, [r6, #0]
 8005c66:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005c6a:	460c      	mov	r4, r1
 8005c6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005c70:	b10a      	cbz	r2, 8005c76 <_printf_common+0x26>
 8005c72:	3301      	adds	r3, #1
 8005c74:	6033      	str	r3, [r6, #0]
 8005c76:	6823      	ldr	r3, [r4, #0]
 8005c78:	0699      	lsls	r1, r3, #26
 8005c7a:	bf42      	ittt	mi
 8005c7c:	6833      	ldrmi	r3, [r6, #0]
 8005c7e:	3302      	addmi	r3, #2
 8005c80:	6033      	strmi	r3, [r6, #0]
 8005c82:	6825      	ldr	r5, [r4, #0]
 8005c84:	f015 0506 	ands.w	r5, r5, #6
 8005c88:	d106      	bne.n	8005c98 <_printf_common+0x48>
 8005c8a:	f104 0a19 	add.w	sl, r4, #25
 8005c8e:	68e3      	ldr	r3, [r4, #12]
 8005c90:	6832      	ldr	r2, [r6, #0]
 8005c92:	1a9b      	subs	r3, r3, r2
 8005c94:	42ab      	cmp	r3, r5
 8005c96:	dc2b      	bgt.n	8005cf0 <_printf_common+0xa0>
 8005c98:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005c9c:	6822      	ldr	r2, [r4, #0]
 8005c9e:	3b00      	subs	r3, #0
 8005ca0:	bf18      	it	ne
 8005ca2:	2301      	movne	r3, #1
 8005ca4:	0692      	lsls	r2, r2, #26
 8005ca6:	d430      	bmi.n	8005d0a <_printf_common+0xba>
 8005ca8:	4641      	mov	r1, r8
 8005caa:	4638      	mov	r0, r7
 8005cac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005cb0:	47c8      	blx	r9
 8005cb2:	3001      	adds	r0, #1
 8005cb4:	d023      	beq.n	8005cfe <_printf_common+0xae>
 8005cb6:	6823      	ldr	r3, [r4, #0]
 8005cb8:	6922      	ldr	r2, [r4, #16]
 8005cba:	f003 0306 	and.w	r3, r3, #6
 8005cbe:	2b04      	cmp	r3, #4
 8005cc0:	bf14      	ite	ne
 8005cc2:	2500      	movne	r5, #0
 8005cc4:	6833      	ldreq	r3, [r6, #0]
 8005cc6:	f04f 0600 	mov.w	r6, #0
 8005cca:	bf08      	it	eq
 8005ccc:	68e5      	ldreq	r5, [r4, #12]
 8005cce:	f104 041a 	add.w	r4, r4, #26
 8005cd2:	bf08      	it	eq
 8005cd4:	1aed      	subeq	r5, r5, r3
 8005cd6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005cda:	bf08      	it	eq
 8005cdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	bfc4      	itt	gt
 8005ce4:	1a9b      	subgt	r3, r3, r2
 8005ce6:	18ed      	addgt	r5, r5, r3
 8005ce8:	42b5      	cmp	r5, r6
 8005cea:	d11a      	bne.n	8005d22 <_printf_common+0xd2>
 8005cec:	2000      	movs	r0, #0
 8005cee:	e008      	b.n	8005d02 <_printf_common+0xb2>
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	4652      	mov	r2, sl
 8005cf4:	4641      	mov	r1, r8
 8005cf6:	4638      	mov	r0, r7
 8005cf8:	47c8      	blx	r9
 8005cfa:	3001      	adds	r0, #1
 8005cfc:	d103      	bne.n	8005d06 <_printf_common+0xb6>
 8005cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8005d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d06:	3501      	adds	r5, #1
 8005d08:	e7c1      	b.n	8005c8e <_printf_common+0x3e>
 8005d0a:	2030      	movs	r0, #48	@ 0x30
 8005d0c:	18e1      	adds	r1, r4, r3
 8005d0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005d12:	1c5a      	adds	r2, r3, #1
 8005d14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005d18:	4422      	add	r2, r4
 8005d1a:	3302      	adds	r3, #2
 8005d1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005d20:	e7c2      	b.n	8005ca8 <_printf_common+0x58>
 8005d22:	2301      	movs	r3, #1
 8005d24:	4622      	mov	r2, r4
 8005d26:	4641      	mov	r1, r8
 8005d28:	4638      	mov	r0, r7
 8005d2a:	47c8      	blx	r9
 8005d2c:	3001      	adds	r0, #1
 8005d2e:	d0e6      	beq.n	8005cfe <_printf_common+0xae>
 8005d30:	3601      	adds	r6, #1
 8005d32:	e7d9      	b.n	8005ce8 <_printf_common+0x98>

08005d34 <_printf_i>:
 8005d34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d38:	7e0f      	ldrb	r7, [r1, #24]
 8005d3a:	4691      	mov	r9, r2
 8005d3c:	2f78      	cmp	r7, #120	@ 0x78
 8005d3e:	4680      	mov	r8, r0
 8005d40:	460c      	mov	r4, r1
 8005d42:	469a      	mov	sl, r3
 8005d44:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005d46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005d4a:	d807      	bhi.n	8005d5c <_printf_i+0x28>
 8005d4c:	2f62      	cmp	r7, #98	@ 0x62
 8005d4e:	d80a      	bhi.n	8005d66 <_printf_i+0x32>
 8005d50:	2f00      	cmp	r7, #0
 8005d52:	f000 80d1 	beq.w	8005ef8 <_printf_i+0x1c4>
 8005d56:	2f58      	cmp	r7, #88	@ 0x58
 8005d58:	f000 80b8 	beq.w	8005ecc <_printf_i+0x198>
 8005d5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005d64:	e03a      	b.n	8005ddc <_printf_i+0xa8>
 8005d66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005d6a:	2b15      	cmp	r3, #21
 8005d6c:	d8f6      	bhi.n	8005d5c <_printf_i+0x28>
 8005d6e:	a101      	add	r1, pc, #4	@ (adr r1, 8005d74 <_printf_i+0x40>)
 8005d70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d74:	08005dcd 	.word	0x08005dcd
 8005d78:	08005de1 	.word	0x08005de1
 8005d7c:	08005d5d 	.word	0x08005d5d
 8005d80:	08005d5d 	.word	0x08005d5d
 8005d84:	08005d5d 	.word	0x08005d5d
 8005d88:	08005d5d 	.word	0x08005d5d
 8005d8c:	08005de1 	.word	0x08005de1
 8005d90:	08005d5d 	.word	0x08005d5d
 8005d94:	08005d5d 	.word	0x08005d5d
 8005d98:	08005d5d 	.word	0x08005d5d
 8005d9c:	08005d5d 	.word	0x08005d5d
 8005da0:	08005edf 	.word	0x08005edf
 8005da4:	08005e0b 	.word	0x08005e0b
 8005da8:	08005e99 	.word	0x08005e99
 8005dac:	08005d5d 	.word	0x08005d5d
 8005db0:	08005d5d 	.word	0x08005d5d
 8005db4:	08005f01 	.word	0x08005f01
 8005db8:	08005d5d 	.word	0x08005d5d
 8005dbc:	08005e0b 	.word	0x08005e0b
 8005dc0:	08005d5d 	.word	0x08005d5d
 8005dc4:	08005d5d 	.word	0x08005d5d
 8005dc8:	08005ea1 	.word	0x08005ea1
 8005dcc:	6833      	ldr	r3, [r6, #0]
 8005dce:	1d1a      	adds	r2, r3, #4
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	6032      	str	r2, [r6, #0]
 8005dd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005dd8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e09c      	b.n	8005f1a <_printf_i+0x1e6>
 8005de0:	6833      	ldr	r3, [r6, #0]
 8005de2:	6820      	ldr	r0, [r4, #0]
 8005de4:	1d19      	adds	r1, r3, #4
 8005de6:	6031      	str	r1, [r6, #0]
 8005de8:	0606      	lsls	r6, r0, #24
 8005dea:	d501      	bpl.n	8005df0 <_printf_i+0xbc>
 8005dec:	681d      	ldr	r5, [r3, #0]
 8005dee:	e003      	b.n	8005df8 <_printf_i+0xc4>
 8005df0:	0645      	lsls	r5, r0, #25
 8005df2:	d5fb      	bpl.n	8005dec <_printf_i+0xb8>
 8005df4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005df8:	2d00      	cmp	r5, #0
 8005dfa:	da03      	bge.n	8005e04 <_printf_i+0xd0>
 8005dfc:	232d      	movs	r3, #45	@ 0x2d
 8005dfe:	426d      	negs	r5, r5
 8005e00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e04:	230a      	movs	r3, #10
 8005e06:	4858      	ldr	r0, [pc, #352]	@ (8005f68 <_printf_i+0x234>)
 8005e08:	e011      	b.n	8005e2e <_printf_i+0xfa>
 8005e0a:	6821      	ldr	r1, [r4, #0]
 8005e0c:	6833      	ldr	r3, [r6, #0]
 8005e0e:	0608      	lsls	r0, r1, #24
 8005e10:	f853 5b04 	ldr.w	r5, [r3], #4
 8005e14:	d402      	bmi.n	8005e1c <_printf_i+0xe8>
 8005e16:	0649      	lsls	r1, r1, #25
 8005e18:	bf48      	it	mi
 8005e1a:	b2ad      	uxthmi	r5, r5
 8005e1c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005e1e:	6033      	str	r3, [r6, #0]
 8005e20:	bf14      	ite	ne
 8005e22:	230a      	movne	r3, #10
 8005e24:	2308      	moveq	r3, #8
 8005e26:	4850      	ldr	r0, [pc, #320]	@ (8005f68 <_printf_i+0x234>)
 8005e28:	2100      	movs	r1, #0
 8005e2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005e2e:	6866      	ldr	r6, [r4, #4]
 8005e30:	2e00      	cmp	r6, #0
 8005e32:	60a6      	str	r6, [r4, #8]
 8005e34:	db05      	blt.n	8005e42 <_printf_i+0x10e>
 8005e36:	6821      	ldr	r1, [r4, #0]
 8005e38:	432e      	orrs	r6, r5
 8005e3a:	f021 0104 	bic.w	r1, r1, #4
 8005e3e:	6021      	str	r1, [r4, #0]
 8005e40:	d04b      	beq.n	8005eda <_printf_i+0x1a6>
 8005e42:	4616      	mov	r6, r2
 8005e44:	fbb5 f1f3 	udiv	r1, r5, r3
 8005e48:	fb03 5711 	mls	r7, r3, r1, r5
 8005e4c:	5dc7      	ldrb	r7, [r0, r7]
 8005e4e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005e52:	462f      	mov	r7, r5
 8005e54:	42bb      	cmp	r3, r7
 8005e56:	460d      	mov	r5, r1
 8005e58:	d9f4      	bls.n	8005e44 <_printf_i+0x110>
 8005e5a:	2b08      	cmp	r3, #8
 8005e5c:	d10b      	bne.n	8005e76 <_printf_i+0x142>
 8005e5e:	6823      	ldr	r3, [r4, #0]
 8005e60:	07df      	lsls	r7, r3, #31
 8005e62:	d508      	bpl.n	8005e76 <_printf_i+0x142>
 8005e64:	6923      	ldr	r3, [r4, #16]
 8005e66:	6861      	ldr	r1, [r4, #4]
 8005e68:	4299      	cmp	r1, r3
 8005e6a:	bfde      	ittt	le
 8005e6c:	2330      	movle	r3, #48	@ 0x30
 8005e6e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005e72:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005e76:	1b92      	subs	r2, r2, r6
 8005e78:	6122      	str	r2, [r4, #16]
 8005e7a:	464b      	mov	r3, r9
 8005e7c:	4621      	mov	r1, r4
 8005e7e:	4640      	mov	r0, r8
 8005e80:	f8cd a000 	str.w	sl, [sp]
 8005e84:	aa03      	add	r2, sp, #12
 8005e86:	f7ff fee3 	bl	8005c50 <_printf_common>
 8005e8a:	3001      	adds	r0, #1
 8005e8c:	d14a      	bne.n	8005f24 <_printf_i+0x1f0>
 8005e8e:	f04f 30ff 	mov.w	r0, #4294967295
 8005e92:	b004      	add	sp, #16
 8005e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e98:	6823      	ldr	r3, [r4, #0]
 8005e9a:	f043 0320 	orr.w	r3, r3, #32
 8005e9e:	6023      	str	r3, [r4, #0]
 8005ea0:	2778      	movs	r7, #120	@ 0x78
 8005ea2:	4832      	ldr	r0, [pc, #200]	@ (8005f6c <_printf_i+0x238>)
 8005ea4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005ea8:	6823      	ldr	r3, [r4, #0]
 8005eaa:	6831      	ldr	r1, [r6, #0]
 8005eac:	061f      	lsls	r7, r3, #24
 8005eae:	f851 5b04 	ldr.w	r5, [r1], #4
 8005eb2:	d402      	bmi.n	8005eba <_printf_i+0x186>
 8005eb4:	065f      	lsls	r7, r3, #25
 8005eb6:	bf48      	it	mi
 8005eb8:	b2ad      	uxthmi	r5, r5
 8005eba:	6031      	str	r1, [r6, #0]
 8005ebc:	07d9      	lsls	r1, r3, #31
 8005ebe:	bf44      	itt	mi
 8005ec0:	f043 0320 	orrmi.w	r3, r3, #32
 8005ec4:	6023      	strmi	r3, [r4, #0]
 8005ec6:	b11d      	cbz	r5, 8005ed0 <_printf_i+0x19c>
 8005ec8:	2310      	movs	r3, #16
 8005eca:	e7ad      	b.n	8005e28 <_printf_i+0xf4>
 8005ecc:	4826      	ldr	r0, [pc, #152]	@ (8005f68 <_printf_i+0x234>)
 8005ece:	e7e9      	b.n	8005ea4 <_printf_i+0x170>
 8005ed0:	6823      	ldr	r3, [r4, #0]
 8005ed2:	f023 0320 	bic.w	r3, r3, #32
 8005ed6:	6023      	str	r3, [r4, #0]
 8005ed8:	e7f6      	b.n	8005ec8 <_printf_i+0x194>
 8005eda:	4616      	mov	r6, r2
 8005edc:	e7bd      	b.n	8005e5a <_printf_i+0x126>
 8005ede:	6833      	ldr	r3, [r6, #0]
 8005ee0:	6825      	ldr	r5, [r4, #0]
 8005ee2:	1d18      	adds	r0, r3, #4
 8005ee4:	6961      	ldr	r1, [r4, #20]
 8005ee6:	6030      	str	r0, [r6, #0]
 8005ee8:	062e      	lsls	r6, r5, #24
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	d501      	bpl.n	8005ef2 <_printf_i+0x1be>
 8005eee:	6019      	str	r1, [r3, #0]
 8005ef0:	e002      	b.n	8005ef8 <_printf_i+0x1c4>
 8005ef2:	0668      	lsls	r0, r5, #25
 8005ef4:	d5fb      	bpl.n	8005eee <_printf_i+0x1ba>
 8005ef6:	8019      	strh	r1, [r3, #0]
 8005ef8:	2300      	movs	r3, #0
 8005efa:	4616      	mov	r6, r2
 8005efc:	6123      	str	r3, [r4, #16]
 8005efe:	e7bc      	b.n	8005e7a <_printf_i+0x146>
 8005f00:	6833      	ldr	r3, [r6, #0]
 8005f02:	2100      	movs	r1, #0
 8005f04:	1d1a      	adds	r2, r3, #4
 8005f06:	6032      	str	r2, [r6, #0]
 8005f08:	681e      	ldr	r6, [r3, #0]
 8005f0a:	6862      	ldr	r2, [r4, #4]
 8005f0c:	4630      	mov	r0, r6
 8005f0e:	f000 f859 	bl	8005fc4 <memchr>
 8005f12:	b108      	cbz	r0, 8005f18 <_printf_i+0x1e4>
 8005f14:	1b80      	subs	r0, r0, r6
 8005f16:	6060      	str	r0, [r4, #4]
 8005f18:	6863      	ldr	r3, [r4, #4]
 8005f1a:	6123      	str	r3, [r4, #16]
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f22:	e7aa      	b.n	8005e7a <_printf_i+0x146>
 8005f24:	4632      	mov	r2, r6
 8005f26:	4649      	mov	r1, r9
 8005f28:	4640      	mov	r0, r8
 8005f2a:	6923      	ldr	r3, [r4, #16]
 8005f2c:	47d0      	blx	sl
 8005f2e:	3001      	adds	r0, #1
 8005f30:	d0ad      	beq.n	8005e8e <_printf_i+0x15a>
 8005f32:	6823      	ldr	r3, [r4, #0]
 8005f34:	079b      	lsls	r3, r3, #30
 8005f36:	d413      	bmi.n	8005f60 <_printf_i+0x22c>
 8005f38:	68e0      	ldr	r0, [r4, #12]
 8005f3a:	9b03      	ldr	r3, [sp, #12]
 8005f3c:	4298      	cmp	r0, r3
 8005f3e:	bfb8      	it	lt
 8005f40:	4618      	movlt	r0, r3
 8005f42:	e7a6      	b.n	8005e92 <_printf_i+0x15e>
 8005f44:	2301      	movs	r3, #1
 8005f46:	4632      	mov	r2, r6
 8005f48:	4649      	mov	r1, r9
 8005f4a:	4640      	mov	r0, r8
 8005f4c:	47d0      	blx	sl
 8005f4e:	3001      	adds	r0, #1
 8005f50:	d09d      	beq.n	8005e8e <_printf_i+0x15a>
 8005f52:	3501      	adds	r5, #1
 8005f54:	68e3      	ldr	r3, [r4, #12]
 8005f56:	9903      	ldr	r1, [sp, #12]
 8005f58:	1a5b      	subs	r3, r3, r1
 8005f5a:	42ab      	cmp	r3, r5
 8005f5c:	dcf2      	bgt.n	8005f44 <_printf_i+0x210>
 8005f5e:	e7eb      	b.n	8005f38 <_printf_i+0x204>
 8005f60:	2500      	movs	r5, #0
 8005f62:	f104 0619 	add.w	r6, r4, #25
 8005f66:	e7f5      	b.n	8005f54 <_printf_i+0x220>
 8005f68:	08006997 	.word	0x08006997
 8005f6c:	080069a8 	.word	0x080069a8

08005f70 <memmove>:
 8005f70:	4288      	cmp	r0, r1
 8005f72:	b510      	push	{r4, lr}
 8005f74:	eb01 0402 	add.w	r4, r1, r2
 8005f78:	d902      	bls.n	8005f80 <memmove+0x10>
 8005f7a:	4284      	cmp	r4, r0
 8005f7c:	4623      	mov	r3, r4
 8005f7e:	d807      	bhi.n	8005f90 <memmove+0x20>
 8005f80:	1e43      	subs	r3, r0, #1
 8005f82:	42a1      	cmp	r1, r4
 8005f84:	d008      	beq.n	8005f98 <memmove+0x28>
 8005f86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005f8e:	e7f8      	b.n	8005f82 <memmove+0x12>
 8005f90:	4601      	mov	r1, r0
 8005f92:	4402      	add	r2, r0
 8005f94:	428a      	cmp	r2, r1
 8005f96:	d100      	bne.n	8005f9a <memmove+0x2a>
 8005f98:	bd10      	pop	{r4, pc}
 8005f9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005fa2:	e7f7      	b.n	8005f94 <memmove+0x24>

08005fa4 <_sbrk_r>:
 8005fa4:	b538      	push	{r3, r4, r5, lr}
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	4d05      	ldr	r5, [pc, #20]	@ (8005fc0 <_sbrk_r+0x1c>)
 8005faa:	4604      	mov	r4, r0
 8005fac:	4608      	mov	r0, r1
 8005fae:	602b      	str	r3, [r5, #0]
 8005fb0:	f7fb f934 	bl	800121c <_sbrk>
 8005fb4:	1c43      	adds	r3, r0, #1
 8005fb6:	d102      	bne.n	8005fbe <_sbrk_r+0x1a>
 8005fb8:	682b      	ldr	r3, [r5, #0]
 8005fba:	b103      	cbz	r3, 8005fbe <_sbrk_r+0x1a>
 8005fbc:	6023      	str	r3, [r4, #0]
 8005fbe:	bd38      	pop	{r3, r4, r5, pc}
 8005fc0:	20000624 	.word	0x20000624

08005fc4 <memchr>:
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	b510      	push	{r4, lr}
 8005fc8:	b2c9      	uxtb	r1, r1
 8005fca:	4402      	add	r2, r0
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	4618      	mov	r0, r3
 8005fd0:	d101      	bne.n	8005fd6 <memchr+0x12>
 8005fd2:	2000      	movs	r0, #0
 8005fd4:	e003      	b.n	8005fde <memchr+0x1a>
 8005fd6:	7804      	ldrb	r4, [r0, #0]
 8005fd8:	3301      	adds	r3, #1
 8005fda:	428c      	cmp	r4, r1
 8005fdc:	d1f6      	bne.n	8005fcc <memchr+0x8>
 8005fde:	bd10      	pop	{r4, pc}

08005fe0 <memcpy>:
 8005fe0:	440a      	add	r2, r1
 8005fe2:	4291      	cmp	r1, r2
 8005fe4:	f100 33ff 	add.w	r3, r0, #4294967295
 8005fe8:	d100      	bne.n	8005fec <memcpy+0xc>
 8005fea:	4770      	bx	lr
 8005fec:	b510      	push	{r4, lr}
 8005fee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ff2:	4291      	cmp	r1, r2
 8005ff4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ff8:	d1f9      	bne.n	8005fee <memcpy+0xe>
 8005ffa:	bd10      	pop	{r4, pc}

08005ffc <_realloc_r>:
 8005ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006000:	4607      	mov	r7, r0
 8006002:	4614      	mov	r4, r2
 8006004:	460d      	mov	r5, r1
 8006006:	b921      	cbnz	r1, 8006012 <_realloc_r+0x16>
 8006008:	4611      	mov	r1, r2
 800600a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800600e:	f7ff bc3b 	b.w	8005888 <_malloc_r>
 8006012:	b92a      	cbnz	r2, 8006020 <_realloc_r+0x24>
 8006014:	f7ff fbce 	bl	80057b4 <_free_r>
 8006018:	4625      	mov	r5, r4
 800601a:	4628      	mov	r0, r5
 800601c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006020:	f000 f81a 	bl	8006058 <_malloc_usable_size_r>
 8006024:	4284      	cmp	r4, r0
 8006026:	4606      	mov	r6, r0
 8006028:	d802      	bhi.n	8006030 <_realloc_r+0x34>
 800602a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800602e:	d8f4      	bhi.n	800601a <_realloc_r+0x1e>
 8006030:	4621      	mov	r1, r4
 8006032:	4638      	mov	r0, r7
 8006034:	f7ff fc28 	bl	8005888 <_malloc_r>
 8006038:	4680      	mov	r8, r0
 800603a:	b908      	cbnz	r0, 8006040 <_realloc_r+0x44>
 800603c:	4645      	mov	r5, r8
 800603e:	e7ec      	b.n	800601a <_realloc_r+0x1e>
 8006040:	42b4      	cmp	r4, r6
 8006042:	4622      	mov	r2, r4
 8006044:	4629      	mov	r1, r5
 8006046:	bf28      	it	cs
 8006048:	4632      	movcs	r2, r6
 800604a:	f7ff ffc9 	bl	8005fe0 <memcpy>
 800604e:	4629      	mov	r1, r5
 8006050:	4638      	mov	r0, r7
 8006052:	f7ff fbaf 	bl	80057b4 <_free_r>
 8006056:	e7f1      	b.n	800603c <_realloc_r+0x40>

08006058 <_malloc_usable_size_r>:
 8006058:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800605c:	1f18      	subs	r0, r3, #4
 800605e:	2b00      	cmp	r3, #0
 8006060:	bfbc      	itt	lt
 8006062:	580b      	ldrlt	r3, [r1, r0]
 8006064:	18c0      	addlt	r0, r0, r3
 8006066:	4770      	bx	lr

08006068 <sqrtf>:
 8006068:	b538      	push	{r3, r4, r5, lr}
 800606a:	4605      	mov	r5, r0
 800606c:	f000 f816 	bl	800609c <__ieee754_sqrtf>
 8006070:	4629      	mov	r1, r5
 8006072:	4604      	mov	r4, r0
 8006074:	4628      	mov	r0, r5
 8006076:	f7fa fb3d 	bl	80006f4 <__aeabi_fcmpun>
 800607a:	b968      	cbnz	r0, 8006098 <sqrtf+0x30>
 800607c:	2100      	movs	r1, #0
 800607e:	4628      	mov	r0, r5
 8006080:	f7fa fb10 	bl	80006a4 <__aeabi_fcmplt>
 8006084:	b140      	cbz	r0, 8006098 <sqrtf+0x30>
 8006086:	f7ff fb69 	bl	800575c <__errno>
 800608a:	2321      	movs	r3, #33	@ 0x21
 800608c:	2100      	movs	r1, #0
 800608e:	6003      	str	r3, [r0, #0]
 8006090:	4608      	mov	r0, r1
 8006092:	f7fa fa1d 	bl	80004d0 <__aeabi_fdiv>
 8006096:	4604      	mov	r4, r0
 8006098:	4620      	mov	r0, r4
 800609a:	bd38      	pop	{r3, r4, r5, pc}

0800609c <__ieee754_sqrtf>:
 800609c:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80060a0:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80060a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060a8:	4603      	mov	r3, r0
 80060aa:	4604      	mov	r4, r0
 80060ac:	d30a      	bcc.n	80060c4 <__ieee754_sqrtf+0x28>
 80060ae:	4601      	mov	r1, r0
 80060b0:	f7fa f95a 	bl	8000368 <__aeabi_fmul>
 80060b4:	4601      	mov	r1, r0
 80060b6:	4620      	mov	r0, r4
 80060b8:	f7fa f84e 	bl	8000158 <__addsf3>
 80060bc:	4604      	mov	r4, r0
 80060be:	4620      	mov	r0, r4
 80060c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060c4:	2a00      	cmp	r2, #0
 80060c6:	d0fa      	beq.n	80060be <__ieee754_sqrtf+0x22>
 80060c8:	2800      	cmp	r0, #0
 80060ca:	da06      	bge.n	80060da <__ieee754_sqrtf+0x3e>
 80060cc:	4601      	mov	r1, r0
 80060ce:	f7fa f841 	bl	8000154 <__aeabi_fsub>
 80060d2:	4601      	mov	r1, r0
 80060d4:	f7fa f9fc 	bl	80004d0 <__aeabi_fdiv>
 80060d8:	e7f0      	b.n	80060bc <__ieee754_sqrtf+0x20>
 80060da:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 80060de:	d03c      	beq.n	800615a <__ieee754_sqrtf+0xbe>
 80060e0:	15c2      	asrs	r2, r0, #23
 80060e2:	2400      	movs	r4, #0
 80060e4:	2019      	movs	r0, #25
 80060e6:	4626      	mov	r6, r4
 80060e8:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 80060ec:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80060f0:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 80060f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80060f8:	07d2      	lsls	r2, r2, #31
 80060fa:	bf58      	it	pl
 80060fc:	005b      	lslpl	r3, r3, #1
 80060fe:	106d      	asrs	r5, r5, #1
 8006100:	005b      	lsls	r3, r3, #1
 8006102:	1872      	adds	r2, r6, r1
 8006104:	429a      	cmp	r2, r3
 8006106:	bfcf      	iteee	gt
 8006108:	461a      	movgt	r2, r3
 800610a:	1856      	addle	r6, r2, r1
 800610c:	1864      	addle	r4, r4, r1
 800610e:	1a9a      	suble	r2, r3, r2
 8006110:	3801      	subs	r0, #1
 8006112:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8006116:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800611a:	d1f2      	bne.n	8006102 <__ieee754_sqrtf+0x66>
 800611c:	b1ba      	cbz	r2, 800614e <__ieee754_sqrtf+0xb2>
 800611e:	4e15      	ldr	r6, [pc, #84]	@ (8006174 <__ieee754_sqrtf+0xd8>)
 8006120:	4f15      	ldr	r7, [pc, #84]	@ (8006178 <__ieee754_sqrtf+0xdc>)
 8006122:	6830      	ldr	r0, [r6, #0]
 8006124:	6839      	ldr	r1, [r7, #0]
 8006126:	f7fa f815 	bl	8000154 <__aeabi_fsub>
 800612a:	f8d6 8000 	ldr.w	r8, [r6]
 800612e:	4601      	mov	r1, r0
 8006130:	4640      	mov	r0, r8
 8006132:	f7fa fac1 	bl	80006b8 <__aeabi_fcmple>
 8006136:	b150      	cbz	r0, 800614e <__ieee754_sqrtf+0xb2>
 8006138:	6830      	ldr	r0, [r6, #0]
 800613a:	6839      	ldr	r1, [r7, #0]
 800613c:	f7fa f80c 	bl	8000158 <__addsf3>
 8006140:	6836      	ldr	r6, [r6, #0]
 8006142:	4601      	mov	r1, r0
 8006144:	4630      	mov	r0, r6
 8006146:	f7fa faad 	bl	80006a4 <__aeabi_fcmplt>
 800614a:	b170      	cbz	r0, 800616a <__ieee754_sqrtf+0xce>
 800614c:	3402      	adds	r4, #2
 800614e:	1064      	asrs	r4, r4, #1
 8006150:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8006154:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8006158:	e7b1      	b.n	80060be <__ieee754_sqrtf+0x22>
 800615a:	005b      	lsls	r3, r3, #1
 800615c:	0218      	lsls	r0, r3, #8
 800615e:	460a      	mov	r2, r1
 8006160:	f101 0101 	add.w	r1, r1, #1
 8006164:	d5f9      	bpl.n	800615a <__ieee754_sqrtf+0xbe>
 8006166:	4252      	negs	r2, r2
 8006168:	e7bb      	b.n	80060e2 <__ieee754_sqrtf+0x46>
 800616a:	3401      	adds	r4, #1
 800616c:	f024 0401 	bic.w	r4, r4, #1
 8006170:	e7ed      	b.n	800614e <__ieee754_sqrtf+0xb2>
 8006172:	bf00      	nop
 8006174:	080069c0 	.word	0x080069c0
 8006178:	080069bc 	.word	0x080069bc

0800617c <_init>:
 800617c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800617e:	bf00      	nop
 8006180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006182:	bc08      	pop	{r3}
 8006184:	469e      	mov	lr, r3
 8006186:	4770      	bx	lr

08006188 <_fini>:
 8006188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800618a:	bf00      	nop
 800618c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800618e:	bc08      	pop	{r3}
 8006190:	469e      	mov	lr, r3
 8006192:	4770      	bx	lr
