INFO: [VRFC 10-163] Analyzing VHDL file "/home/asautaux/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/simple_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asautaux/project_4/project_4.srcs/sources_1/imports/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
WARNING: [VRFC 10-280] actual for formal port rst_i is neither a static name nor a globally static expression [/home/asautaux/project_4/project_4.srcs/sources_1/imports/sources_1/new/top_level.vhd:74]
