-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity p_convertColorSpace is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    JpegEncoder_buffer_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    JpegEncoder_buffer_ce0 : OUT STD_LOGIC;
    JpegEncoder_buffer_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    JpegEncoder_buffer_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    JpegEncoder_buffer_ce1 : OUT STD_LOGIC;
    JpegEncoder_buffer_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    xPos : IN STD_LOGIC_VECTOR (9 downto 0);
    yData_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_0_ce0 : OUT STD_LOGIC;
    yData_0_we0 : OUT STD_LOGIC;
    yData_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    yData_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_0_ce1 : OUT STD_LOGIC;
    yData_0_we1 : OUT STD_LOGIC;
    yData_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    yData_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_1_ce0 : OUT STD_LOGIC;
    yData_1_we0 : OUT STD_LOGIC;
    yData_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    yData_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_1_ce1 : OUT STD_LOGIC;
    yData_1_we1 : OUT STD_LOGIC;
    yData_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    yData_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_2_ce0 : OUT STD_LOGIC;
    yData_2_we0 : OUT STD_LOGIC;
    yData_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    yData_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_2_ce1 : OUT STD_LOGIC;
    yData_2_we1 : OUT STD_LOGIC;
    yData_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    yData_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_3_ce0 : OUT STD_LOGIC;
    yData_3_we0 : OUT STD_LOGIC;
    yData_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    yData_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_3_ce1 : OUT STD_LOGIC;
    yData_3_we1 : OUT STD_LOGIC;
    yData_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    yData_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_4_ce0 : OUT STD_LOGIC;
    yData_4_we0 : OUT STD_LOGIC;
    yData_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    yData_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_4_ce1 : OUT STD_LOGIC;
    yData_4_we1 : OUT STD_LOGIC;
    yData_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    yData_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_5_ce0 : OUT STD_LOGIC;
    yData_5_we0 : OUT STD_LOGIC;
    yData_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    yData_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_5_ce1 : OUT STD_LOGIC;
    yData_5_we1 : OUT STD_LOGIC;
    yData_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    yData_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_6_ce0 : OUT STD_LOGIC;
    yData_6_we0 : OUT STD_LOGIC;
    yData_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    yData_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_6_ce1 : OUT STD_LOGIC;
    yData_6_we1 : OUT STD_LOGIC;
    yData_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    yData_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_7_ce0 : OUT STD_LOGIC;
    yData_7_we0 : OUT STD_LOGIC;
    yData_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    yData_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    yData_7_ce1 : OUT STD_LOGIC;
    yData_7_we1 : OUT STD_LOGIC;
    yData_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    cbData_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    cbData_0_ce0 : OUT STD_LOGIC;
    cbData_0_we0 : OUT STD_LOGIC;
    cbData_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    cbData_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    cbData_1_ce0 : OUT STD_LOGIC;
    cbData_1_we0 : OUT STD_LOGIC;
    cbData_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    cbData_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    cbData_2_ce0 : OUT STD_LOGIC;
    cbData_2_we0 : OUT STD_LOGIC;
    cbData_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    cbData_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    cbData_3_ce0 : OUT STD_LOGIC;
    cbData_3_we0 : OUT STD_LOGIC;
    cbData_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    cbData_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    cbData_4_ce0 : OUT STD_LOGIC;
    cbData_4_we0 : OUT STD_LOGIC;
    cbData_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    cbData_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    cbData_5_ce0 : OUT STD_LOGIC;
    cbData_5_we0 : OUT STD_LOGIC;
    cbData_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    cbData_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    cbData_6_ce0 : OUT STD_LOGIC;
    cbData_6_we0 : OUT STD_LOGIC;
    cbData_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    cbData_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    cbData_7_ce0 : OUT STD_LOGIC;
    cbData_7_we0 : OUT STD_LOGIC;
    cbData_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    crData_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    crData_0_ce0 : OUT STD_LOGIC;
    crData_0_we0 : OUT STD_LOGIC;
    crData_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    crData_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    crData_1_ce0 : OUT STD_LOGIC;
    crData_1_we0 : OUT STD_LOGIC;
    crData_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    crData_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    crData_2_ce0 : OUT STD_LOGIC;
    crData_2_we0 : OUT STD_LOGIC;
    crData_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    crData_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    crData_3_ce0 : OUT STD_LOGIC;
    crData_3_we0 : OUT STD_LOGIC;
    crData_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    crData_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    crData_4_ce0 : OUT STD_LOGIC;
    crData_4_we0 : OUT STD_LOGIC;
    crData_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    crData_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    crData_5_ce0 : OUT STD_LOGIC;
    crData_5_we0 : OUT STD_LOGIC;
    crData_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    crData_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    crData_6_ce0 : OUT STD_LOGIC;
    crData_6_we0 : OUT STD_LOGIC;
    crData_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    crData_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    crData_7_ce0 : OUT STD_LOGIC;
    crData_7_we0 : OUT STD_LOGIC;
    crData_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of p_convertColorSpace is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv17_12C : STD_LOGIC_VECTOR (16 downto 0) := "00000000100101100";
    constant ap_const_lv13_4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_const_lv17_99 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010011001";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv13_6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000110";
    constant ap_const_lv13_7 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000111";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv19_11F : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100011111";
    constant ap_const_lv19_16D : STD_LOGIC_VECTOR (18 downto 0) := "0000000000101101101";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv15_3A : STD_LOGIC_VECTOR (14 downto 0) := "000000000111010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal y_0_reg_2069 : STD_LOGIC_VECTOR (3 downto 0);
    signal reg_2080 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state29_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal icmp_ln345_reg_5041 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state18_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state30_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal reg_2085 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state13_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state25_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state16_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state28_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal reg_2089 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln350_2_fu_2093_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln350_2_reg_5025 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln350_4_fu_2097_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln350_4_reg_5030 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln345_fu_2101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal y_fu_2107_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal y_reg_5045 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln345_fu_2113_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln345_reg_5050 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln345_reg_5050_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln345_reg_5050_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln350_1_fu_2141_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln350_1_reg_5054 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln350_fu_2147_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln350_reg_5065 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln350_fu_2166_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln350_reg_5071 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state15_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state27_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal add_ln352_fu_2172_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln352_reg_5077 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln350_2_fu_2187_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln350_2_reg_5082 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln350_1_fu_2214_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln350_1_reg_5098 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln352_1_fu_2220_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln352_1_reg_5104 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln350_3_fu_2235_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln350_3_reg_5109 : STD_LOGIC_VECTOR (13 downto 0);
    signal JpegEncoder_buffer_l_reg_5115 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln350_2_fu_2266_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln350_2_reg_5135 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln352_2_fu_2272_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln352_2_reg_5141 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln350_4_fu_2287_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln350_4_reg_5146 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_fu_2296_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1192_reg_5152 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln350_3_fu_2328_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln350_3_reg_5172 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln352_3_fu_2334_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln352_3_reg_5178 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln350_5_fu_2349_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln350_5_reg_5183 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3945_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1192_reg_5189 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state7_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state19_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal mul_ln1118_78_fu_2358_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_78_reg_5194 : STD_LOGIC_VECTOR (16 downto 0);
    signal JpegEncoder_buffer_l_6_reg_5199 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln350_4_fu_2390_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln350_4_reg_5220 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln352_4_fu_2396_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln352_4_reg_5226 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln350_6_fu_2411_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln350_6_reg_5231 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3952_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1192_64_reg_5237 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state8_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal mul_ln1118_82_fu_2419_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_82_reg_5242 : STD_LOGIC_VECTOR (16 downto 0);
    signal JpegEncoder_buffer_l_9_reg_5247 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln350_5_fu_2451_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln350_5_reg_5268 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln352_5_fu_2457_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln352_5_reg_5274 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln350_7_fu_2472_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln350_7_reg_5279 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln350_8_fu_2486_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln350_8_reg_5285 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3959_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1192_66_reg_5291 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state9_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state21_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal mul_ln1118_86_fu_2494_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_86_reg_5296 : STD_LOGIC_VECTOR (16 downto 0);
    signal JpegEncoder_buffer_l_12_reg_5301 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln350_6_fu_2526_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln350_6_reg_5322 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln352_6_fu_2532_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln352_6_reg_5328 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3966_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1192_68_reg_5333 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state10_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state22_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal mul_ln1118_90_fu_2541_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_90_reg_5338 : STD_LOGIC_VECTOR (16 downto 0);
    signal JpegEncoder_buffer_l_15_reg_5343 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln350_7_fu_2573_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln350_7_reg_5364 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln352_7_fu_2579_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln352_7_reg_5370 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln353_fu_2585_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln353_reg_5375 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state11_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state23_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal add_ln353_1_fu_2590_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln353_1_reg_5380 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3973_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1192_70_reg_5385 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_94_fu_2598_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_94_reg_5390 : STD_LOGIC_VECTOR (16 downto 0);
    signal JpegEncoder_buffer_l_18_reg_5395 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state12_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state24_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal add_ln353_2_fu_2624_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln353_2_reg_5426 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln353_3_fu_2629_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln353_3_reg_5431 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3980_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1192_72_reg_5436 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_98_fu_2637_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_98_reg_5441 : STD_LOGIC_VECTOR (16 downto 0);
    signal JpegEncoder_buffer_l_21_reg_5446 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln353_4_fu_2663_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln353_4_reg_5477 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln353_5_fu_2668_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln353_5_reg_5482 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3987_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1192_74_reg_5487 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_102_fu_2676_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_102_reg_5492 : STD_LOGIC_VECTOR (16 downto 0);
    signal JpegEncoder_buffer_l_8_reg_5497 : STD_LOGIC_VECTOR (7 downto 0);
    signal JpegEncoder_buffer_l_11_reg_5507 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln353_6_fu_2698_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln353_6_reg_5527 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln353_7_fu_2703_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln353_7_reg_5532 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3994_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1192_76_reg_5537 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_s_reg_5542 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_reg_5548 : STD_LOGIC_VECTOR (7 downto 0);
    signal JpegEncoder_buffer_l_14_reg_5554 : STD_LOGIC_VECTOR (7 downto 0);
    signal JpegEncoder_buffer_l_17_reg_5564 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln356_fu_2762_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln356_reg_5584 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_fu_2771_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_reg_5589 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln356_1_fu_2797_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln356_1_reg_5594 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_1_fu_2807_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_1_reg_5599 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_25_reg_5604 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_reg_5610 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_76_fu_2842_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_76_reg_5626 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_fu_2848_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_reg_5631 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln_reg_5636 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_77_fu_2865_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_77_reg_5643 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_78_fu_2871_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_78_reg_5648 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_s_reg_5653 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln356_2_fu_2904_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln356_2_reg_5660 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_2_fu_2913_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_2_reg_5665 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln356_3_fu_2938_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln356_3_reg_5670 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_3_fu_2947_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_3_reg_5675 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_27_reg_5680 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_reg_5686 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_fu_2995_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_reg_5692 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_80_fu_3026_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_80_reg_5704 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_80_fu_3036_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_80_reg_5716 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_79_fu_3042_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_79_reg_5721 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_15_reg_5726 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln356_4_fu_3075_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln356_4_reg_5733 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_4_fu_3084_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_4_reg_5738 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln356_5_fu_3109_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln356_5_reg_5743 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_5_fu_3118_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_5_reg_5748 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_29_reg_5753 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_reg_5759 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_81_fu_3166_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_81_reg_5765 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_81_fu_3176_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_81_reg_5777 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_80_fu_3182_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_80_reg_5782 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_16_reg_5787 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln356_6_fu_3216_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln356_6_reg_5794 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_6_fu_3225_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_6_reg_5799 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln356_7_fu_3251_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln356_7_reg_5804 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_7_fu_3260_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln357_7_reg_5809 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln850_82_fu_3290_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_82_reg_5814 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_84_fu_3300_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_84_reg_5826 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_81_fu_3306_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_81_reg_5831 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_17_reg_5836 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_83_fu_3344_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_83_reg_5843 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_85_fu_3354_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_85_reg_5855 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_82_fu_3360_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_82_reg_5860 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_18_reg_5865 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_84_fu_3398_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_84_reg_5872 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_88_fu_3408_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_88_reg_5884 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_83_fu_3414_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_83_reg_5889 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_19_reg_5894 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_85_fu_3452_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_85_reg_5901 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_89_fu_3462_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_89_reg_5913 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_84_fu_3468_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_84_reg_5918 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_20_reg_5923 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_86_fu_3506_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_86_reg_5930 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_92_fu_3516_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_92_reg_5942 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_85_fu_3522_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_85_reg_5947 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_21_reg_5952 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_87_fu_3560_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_87_reg_5959 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_93_fu_3570_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_93_reg_5971 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_86_fu_3576_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_86_reg_5976 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_22_reg_5981 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_88_fu_3614_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_88_reg_5988 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_96_fu_3624_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_96_reg_6000 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_87_fu_3630_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_87_reg_6005 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_23_reg_6010 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_97_fu_3647_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_97_reg_6017 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_88_fu_3653_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_88_reg_6022 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_24_reg_6027 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_89_fu_3691_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_89_reg_6034 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_90_fu_3722_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_90_reg_6046 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_100_fu_3732_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_100_reg_6058 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_89_fu_3738_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_89_reg_6063 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_25_reg_6068 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_101_fu_3755_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_101_reg_6075 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_90_fu_3761_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_90_reg_6080 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_26_reg_6085 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_91_fu_3799_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_91_reg_6092 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_92_fu_3830_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_92_reg_6104 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_104_fu_3840_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_104_reg_6116 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_91_fu_3846_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_91_reg_6121 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_27_reg_6126 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_105_fu_3863_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_105_reg_6133 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln851_92_fu_3869_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_92_reg_6138 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln851_28_reg_6143 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_93_fu_3907_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_93_reg_6150 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_94_fu_3938_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_94_reg_6162 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_phi_mux_y_0_phi_fu_2073_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sext_ln351_fu_2192_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal sext_ln352_fu_2196_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln351_1_fu_2244_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal sext_ln352_1_fu_2248_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln351_2_fu_2306_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal sext_ln352_2_fu_2310_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln351_3_fu_2368_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal sext_ln352_3_fu_2372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln351_4_fu_2429_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal sext_ln352_4_fu_2433_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln351_5_fu_2504_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal sext_ln352_5_fu_2508_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln351_6_fu_2551_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal sext_ln352_6_fu_2555_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln351_7_fu_2608_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal sext_ln352_7_fu_2612_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln353_fu_2616_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal sext_ln353_1_fu_2620_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln353_2_fu_2655_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal sext_ln353_3_fu_2659_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln353_4_fu_2690_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln353_5_fu_2694_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln353_6_fu_2734_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal sext_ln353_7_fu_2738_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln355_fu_2742_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln355_1_fu_2777_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln355_2_fu_2885_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln355_3_fu_2919_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln355_4_fu_3056_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln355_5_fu_3090_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln355_6_fu_3196_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln355_7_fu_3231_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln350_8_fu_2117_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln350_9_fu_2129_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln350_1_fu_2137_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln350_fu_2125_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln_fu_2155_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln350_5_fu_2162_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln350_3_fu_2152_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln350_fu_2178_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln350_6_fu_2183_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln350_1_fu_2203_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln350_8_fu_2210_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln350_7_fu_2200_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln350_1_fu_2226_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln350_9_fu_2231_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln350_2_fu_2255_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln350_11_fu_2262_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln350_10_fu_2252_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln350_2_fu_2278_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln350_12_fu_2283_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_fu_2296_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln350_3_fu_2317_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln350_14_fu_2324_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln350_13_fu_2314_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln350_3_fu_2340_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln350_15_fu_2345_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_78_fu_2358_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln350_4_fu_2379_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln350_17_fu_2386_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln350_16_fu_2376_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln350_4_fu_2402_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln350_18_fu_2407_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_82_fu_2419_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln350_5_fu_2440_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln350_20_fu_2447_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln350_19_fu_2437_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln350_5_fu_2463_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln350_21_fu_2468_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln350_6_fu_2477_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln350_24_fu_2482_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_86_fu_2494_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln350_6_fu_2515_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln350_23_fu_2522_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln350_22_fu_2512_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_90_fu_2541_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln350_7_fu_2562_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln350_26_fu_2569_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln350_25_fu_2559_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_94_fu_2598_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_98_fu_2637_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_102_fu_2676_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4001_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4009_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln356_fu_2755_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_1_fu_2759_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln357_fu_2768_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_2_fu_2790_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_3_fu_2794_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln357_1_fu_2803_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4017_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4025_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_76_fu_2842_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1118_77_fu_2865_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_4_fu_2898_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_5_fu_2901_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln357_2_fu_2910_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_6_fu_2932_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_7_fu_2935_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln357_3_fu_2944_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4033_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4041_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln851_fu_2978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_fu_2983_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_139_fu_2971_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_fu_2988_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln851_80_fu_3009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_16_fu_3014_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_140_fu_3002_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_80_fu_3019_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_80_fu_3036_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_8_fu_3069_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_9_fu_3072_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln357_4_fu_3081_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_10_fu_3103_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_11_fu_3106_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln357_5_fu_3115_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4049_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4057_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln851_81_fu_3149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_17_fu_3154_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_141_fu_3142_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_81_fu_3159_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_81_fu_3176_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_12_fu_3209_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_13_fu_3213_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln357_6_fu_3222_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_14_fu_3244_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln356_15_fu_3248_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln357_7_fu_3257_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln851_82_fu_3273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_18_fu_3278_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_142_fu_3266_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_82_fu_3283_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_84_fu_3300_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln851_83_fu_3327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_19_fu_3332_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_143_fu_3320_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_83_fu_3337_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_85_fu_3354_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln851_84_fu_3381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_20_fu_3386_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_144_fu_3374_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_84_fu_3391_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_88_fu_3408_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln851_85_fu_3435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_21_fu_3440_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_145_fu_3428_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_85_fu_3445_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_89_fu_3462_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln851_86_fu_3489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_22_fu_3494_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_146_fu_3482_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_86_fu_3499_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_92_fu_3516_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln851_87_fu_3543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_23_fu_3548_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_147_fu_3536_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_87_fu_3553_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_93_fu_3570_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln851_88_fu_3597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_24_fu_3602_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_148_fu_3590_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_88_fu_3607_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_96_fu_3624_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1118_97_fu_3647_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln851_89_fu_3674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_25_fu_3679_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_149_fu_3667_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_89_fu_3684_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln851_90_fu_3705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_26_fu_3710_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_150_fu_3698_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_90_fu_3715_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_100_fu_3732_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1118_101_fu_3755_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln851_91_fu_3782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_27_fu_3787_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_151_fu_3775_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_91_fu_3792_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln851_92_fu_3813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_28_fu_3818_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_152_fu_3806_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_92_fu_3823_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_104_fu_3840_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1118_105_fu_3863_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln851_93_fu_3890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_29_fu_3895_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_153_fu_3883_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_93_fu_3900_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln851_94_fu_3921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_30_fu_3926_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_154_fu_3914_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_94_fu_3931_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3945_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3945_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3952_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3952_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3959_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3959_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3966_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3966_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3973_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3973_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3980_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3980_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3987_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3987_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3994_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3994_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4001_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4001_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4009_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4009_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4017_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4017_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4025_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4025_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4033_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4033_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4041_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4041_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4049_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4049_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4057_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4057_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_3945_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3952_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3959_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3966_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3973_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3980_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3987_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3994_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4001_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4009_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4017_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4025_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4033_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4041_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4049_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4057_p10 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1118_102_fu_2676_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_78_fu_2358_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_82_fu_2419_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_86_fu_2494_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_90_fu_2541_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_94_fu_2598_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1118_98_fu_2637_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1192_fu_2296_p10 : STD_LOGIC_VECTOR (16 downto 0);

    component jpeg2_mac_muladd_kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component jpeg2_mac_muladd_lbW IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component jpeg2_mac_muladd_mb6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;



begin
    jpeg2_mac_muladd_kbM_U65 : component jpeg2_mac_muladd_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 9,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3945_p0,
        din1 => grp_fu_3945_p1,
        din2 => mul_ln1192_reg_5152,
        ce => ap_const_logic_1,
        dout => grp_fu_3945_p3);

    jpeg2_mac_muladd_lbW_U66 : component jpeg2_mac_muladd_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3952_p0,
        din1 => grp_fu_3952_p1,
        din2 => mul_ln1118_78_reg_5194,
        ce => ap_const_logic_1,
        dout => grp_fu_3952_p3);

    jpeg2_mac_muladd_lbW_U67 : component jpeg2_mac_muladd_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3959_p0,
        din1 => grp_fu_3959_p1,
        din2 => mul_ln1118_82_reg_5242,
        ce => ap_const_logic_1,
        dout => grp_fu_3959_p3);

    jpeg2_mac_muladd_lbW_U68 : component jpeg2_mac_muladd_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3966_p0,
        din1 => grp_fu_3966_p1,
        din2 => mul_ln1118_86_reg_5296,
        ce => ap_const_logic_1,
        dout => grp_fu_3966_p3);

    jpeg2_mac_muladd_lbW_U69 : component jpeg2_mac_muladd_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3973_p0,
        din1 => grp_fu_3973_p1,
        din2 => mul_ln1118_90_reg_5338,
        ce => ap_const_logic_1,
        dout => grp_fu_3973_p3);

    jpeg2_mac_muladd_lbW_U70 : component jpeg2_mac_muladd_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3980_p0,
        din1 => grp_fu_3980_p1,
        din2 => mul_ln1118_94_reg_5390,
        ce => ap_const_logic_1,
        dout => grp_fu_3980_p3);

    jpeg2_mac_muladd_lbW_U71 : component jpeg2_mac_muladd_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3987_p0,
        din1 => grp_fu_3987_p1,
        din2 => mul_ln1118_98_reg_5441,
        ce => ap_const_logic_1,
        dout => grp_fu_3987_p3);

    jpeg2_mac_muladd_lbW_U72 : component jpeg2_mac_muladd_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 10,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3994_p0,
        din1 => grp_fu_3994_p1,
        din2 => mul_ln1118_102_reg_5492,
        ce => ap_const_logic_1,
        dout => grp_fu_3994_p3);

    jpeg2_mac_muladd_mb6_U73 : component jpeg2_mac_muladd_mb6
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4001_p0,
        din1 => grp_fu_4001_p1,
        din2 => add_ln1192_reg_5189,
        ce => ap_const_logic_1,
        dout => grp_fu_4001_p3);

    jpeg2_mac_muladd_mb6_U74 : component jpeg2_mac_muladd_mb6
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4009_p0,
        din1 => grp_fu_4009_p1,
        din2 => add_ln1192_64_reg_5237,
        ce => ap_const_logic_1,
        dout => grp_fu_4009_p3);

    jpeg2_mac_muladd_mb6_U75 : component jpeg2_mac_muladd_mb6
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4017_p0,
        din1 => grp_fu_4017_p1,
        din2 => add_ln1192_66_reg_5291,
        ce => ap_const_logic_1,
        dout => grp_fu_4017_p3);

    jpeg2_mac_muladd_mb6_U76 : component jpeg2_mac_muladd_mb6
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4025_p0,
        din1 => grp_fu_4025_p1,
        din2 => add_ln1192_68_reg_5333,
        ce => ap_const_logic_1,
        dout => grp_fu_4025_p3);

    jpeg2_mac_muladd_mb6_U77 : component jpeg2_mac_muladd_mb6
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4033_p0,
        din1 => grp_fu_4033_p1,
        din2 => add_ln1192_70_reg_5385,
        ce => ap_const_logic_1,
        dout => grp_fu_4033_p3);

    jpeg2_mac_muladd_mb6_U78 : component jpeg2_mac_muladd_mb6
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4041_p0,
        din1 => grp_fu_4041_p1,
        din2 => add_ln1192_72_reg_5436,
        ce => ap_const_logic_1,
        dout => grp_fu_4041_p3);

    jpeg2_mac_muladd_mb6_U79 : component jpeg2_mac_muladd_mb6
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4049_p0,
        din1 => grp_fu_4049_p1,
        din2 => add_ln1192_74_reg_5487,
        ce => ap_const_logic_1,
        dout => grp_fu_4049_p3);

    jpeg2_mac_muladd_mb6_U80 : component jpeg2_mac_muladd_mb6
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4057_p0,
        din1 => grp_fu_4057_p1,
        din2 => add_ln1192_76_reg_5537,
        ce => ap_const_logic_1,
        dout => grp_fu_4057_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    reg_2080_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    reg_2080 <= JpegEncoder_buffer_q0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    reg_2080 <= JpegEncoder_buffer_q1;
                end if;
            end if; 
        end if;
    end process;

    y_0_reg_2069_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                y_0_reg_2069 <= y_reg_5045;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                y_0_reg_2069 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                JpegEncoder_buffer_l_11_reg_5507 <= JpegEncoder_buffer_q1;
                JpegEncoder_buffer_l_8_reg_5497 <= JpegEncoder_buffer_q0;
                add_ln1192_76_reg_5537 <= grp_fu_3994_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                JpegEncoder_buffer_l_12_reg_5301 <= JpegEncoder_buffer_q0;
                add_ln1192_66_reg_5291 <= grp_fu_3959_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                JpegEncoder_buffer_l_14_reg_5554 <= JpegEncoder_buffer_q0;
                JpegEncoder_buffer_l_17_reg_5564 <= JpegEncoder_buffer_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                JpegEncoder_buffer_l_15_reg_5343 <= JpegEncoder_buffer_q0;
                add_ln1192_68_reg_5333 <= grp_fu_3966_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                JpegEncoder_buffer_l_18_reg_5395 <= JpegEncoder_buffer_q0;
                add_ln1192_70_reg_5385 <= grp_fu_3973_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                JpegEncoder_buffer_l_21_reg_5446 <= JpegEncoder_buffer_q0;
                add_ln1192_72_reg_5436 <= grp_fu_3980_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                JpegEncoder_buffer_l_6_reg_5199 <= JpegEncoder_buffer_q0;
                add_ln1192_reg_5189 <= grp_fu_3945_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                JpegEncoder_buffer_l_9_reg_5247 <= JpegEncoder_buffer_q0;
                add_ln1192_64_reg_5237 <= grp_fu_3952_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                JpegEncoder_buffer_l_reg_5115 <= JpegEncoder_buffer_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                add_ln1192_74_reg_5487 <= grp_fu_3987_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln345_fu_2101_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    add_ln350_1_reg_5054(12 downto 7) <= add_ln350_1_fu_2141_p2(12 downto 7);
                add_ln350_reg_5065 <= add_ln350_fu_2147_p2;
                trunc_ln345_reg_5050 <= trunc_ln345_fu_2113_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln350_2_reg_5082 <= add_ln350_2_fu_2187_p2;
                add_ln352_reg_5077 <= add_ln352_fu_2172_p2;
                sub_ln350_reg_5071 <= sub_ln350_fu_2166_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln350_3_reg_5109 <= add_ln350_3_fu_2235_p2;
                add_ln352_1_reg_5104 <= add_ln352_1_fu_2220_p2;
                sub_ln350_1_reg_5098 <= sub_ln350_1_fu_2214_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln350_4_reg_5146 <= add_ln350_4_fu_2287_p2;
                add_ln352_2_reg_5141 <= add_ln352_2_fu_2272_p2;
                sub_ln350_2_reg_5135 <= sub_ln350_2_fu_2266_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                add_ln350_5_reg_5183 <= add_ln350_5_fu_2349_p2;
                add_ln352_3_reg_5178 <= add_ln352_3_fu_2334_p2;
                mul_ln1192_reg_5152 <= mul_ln1192_fu_2296_p2;
                sub_ln350_3_reg_5172 <= sub_ln350_3_fu_2328_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                add_ln350_6_reg_5231 <= add_ln350_6_fu_2411_p2;
                add_ln352_4_reg_5226 <= add_ln352_4_fu_2396_p2;
                mul_ln1118_78_reg_5194 <= mul_ln1118_78_fu_2358_p2;
                sub_ln350_4_reg_5220 <= sub_ln350_4_fu_2390_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                add_ln350_7_reg_5279 <= add_ln350_7_fu_2472_p2;
                add_ln350_8_reg_5285 <= add_ln350_8_fu_2486_p2;
                add_ln352_5_reg_5274 <= add_ln352_5_fu_2457_p2;
                mul_ln1118_82_reg_5242 <= mul_ln1118_82_fu_2419_p2;
                sub_ln350_5_reg_5268 <= sub_ln350_5_fu_2451_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                add_ln352_6_reg_5328 <= add_ln352_6_fu_2532_p2;
                mul_ln1118_86_reg_5296 <= mul_ln1118_86_fu_2494_p2;
                sub_ln350_6_reg_5322 <= sub_ln350_6_fu_2526_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                add_ln352_7_reg_5370 <= add_ln352_7_fu_2579_p2;
                mul_ln1118_90_reg_5338 <= mul_ln1118_90_fu_2541_p2;
                sub_ln350_7_reg_5364 <= sub_ln350_7_fu_2573_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                add_ln353_1_reg_5380 <= add_ln353_1_fu_2590_p2;
                add_ln353_reg_5375 <= add_ln353_fu_2585_p2;
                mul_ln1118_94_reg_5390 <= mul_ln1118_94_fu_2598_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                add_ln353_2_reg_5426 <= add_ln353_2_fu_2624_p2;
                add_ln353_3_reg_5431 <= add_ln353_3_fu_2629_p2;
                mul_ln1118_98_reg_5441 <= mul_ln1118_98_fu_2637_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                add_ln353_4_reg_5477 <= add_ln353_4_fu_2663_p2;
                add_ln353_5_reg_5482 <= add_ln353_5_fu_2668_p2;
                mul_ln1118_102_reg_5492 <= mul_ln1118_102_fu_2676_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln353_6_reg_5527 <= add_ln353_6_fu_2698_p2;
                add_ln353_7_reg_5532 <= add_ln353_7_fu_2703_p2;
                icmp_ln345_reg_5041 <= icmp_ln345_fu_2101_p2;
                mul_ln1118_96_reg_6000 <= mul_ln1118_96_fu_3624_p2;
                mul_ln1118_97_reg_6017 <= mul_ln1118_97_fu_3647_p2;
                select_ln850_88_reg_5988 <= select_ln850_88_fu_3614_p3;
                trunc_ln345_reg_5050_pp0_iter1_reg <= trunc_ln345_reg_5050;
                trunc_ln345_reg_5050_pp0_iter2_reg <= trunc_ln345_reg_5050_pp0_iter1_reg;
                trunc_ln851_23_reg_6010 <= mul_ln1118_96_fu_3624_p2(16 downto 9);
                trunc_ln851_24_reg_6027 <= mul_ln1118_97_fu_3647_p2(16 downto 9);
                trunc_ln851_87_reg_6005 <= trunc_ln851_87_fu_3630_p1;
                trunc_ln851_88_reg_6022 <= trunc_ln851_88_fu_3653_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                mul_ln1118_100_reg_6058 <= mul_ln1118_100_fu_3732_p2;
                mul_ln1118_101_reg_6075 <= mul_ln1118_101_fu_3755_p2;
                select_ln850_89_reg_6034 <= select_ln850_89_fu_3691_p3;
                select_ln850_90_reg_6046 <= select_ln850_90_fu_3722_p3;
                tmp_24_reg_5548 <= grp_fu_4009_p3(16 downto 9);
                tmp_s_reg_5542 <= grp_fu_4001_p3(16 downto 9);
                trunc_ln851_25_reg_6068 <= mul_ln1118_100_fu_3732_p2(16 downto 9);
                trunc_ln851_26_reg_6085 <= mul_ln1118_101_fu_3755_p2(16 downto 9);
                trunc_ln851_89_reg_6063 <= trunc_ln851_89_fu_3738_p1;
                trunc_ln851_90_reg_6080 <= trunc_ln851_90_fu_3761_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_ln1118_104_reg_6116 <= mul_ln1118_104_fu_3840_p2;
                mul_ln1118_105_reg_6133 <= mul_ln1118_105_fu_3863_p2;
                select_ln850_91_reg_6092 <= select_ln850_91_fu_3799_p3;
                select_ln850_92_reg_6104 <= select_ln850_92_fu_3830_p3;
                sub_ln356_1_reg_5594 <= sub_ln356_1_fu_2797_p2;
                sub_ln356_reg_5584 <= sub_ln356_fu_2762_p2;
                sub_ln357_1_reg_5599 <= sub_ln357_1_fu_2807_p2;
                sub_ln357_reg_5589 <= sub_ln357_fu_2771_p2;
                tmp_25_reg_5604 <= grp_fu_4017_p3(16 downto 9);
                tmp_26_reg_5610 <= grp_fu_4025_p3(16 downto 9);
                trunc_ln851_27_reg_6126 <= mul_ln1118_104_fu_3840_p2(16 downto 9);
                trunc_ln851_28_reg_6143 <= mul_ln1118_105_fu_3863_p2(16 downto 9);
                trunc_ln851_91_reg_6121 <= trunc_ln851_91_fu_3846_p1;
                trunc_ln851_92_reg_6138 <= trunc_ln851_92_fu_3869_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                mul_ln1118_76_reg_5626 <= mul_ln1118_76_fu_2842_p2;
                mul_ln1118_77_reg_5643 <= mul_ln1118_77_fu_2865_p2;
                select_ln850_93_reg_6150 <= select_ln850_93_fu_3907_p3;
                select_ln850_94_reg_6162 <= select_ln850_94_fu_3938_p3;
                sub_ln356_2_reg_5660 <= sub_ln356_2_fu_2904_p2;
                sub_ln356_3_reg_5670 <= sub_ln356_3_fu_2938_p2;
                sub_ln357_2_reg_5665 <= sub_ln357_2_fu_2913_p2;
                sub_ln357_3_reg_5675 <= sub_ln357_3_fu_2947_p2;
                tmp_27_reg_5680 <= grp_fu_4033_p3(16 downto 9);
                tmp_28_reg_5686 <= grp_fu_4041_p3(16 downto 9);
                trunc_ln851_78_reg_5648 <= trunc_ln851_78_fu_2871_p1;
                trunc_ln851_reg_5631 <= trunc_ln851_fu_2848_p1;
                trunc_ln851_s_reg_5653 <= mul_ln1118_77_fu_2865_p2(16 downto 9);
                trunc_ln_reg_5636 <= mul_ln1118_76_fu_2842_p2(16 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                mul_ln1118_80_reg_5716 <= mul_ln1118_80_fu_3036_p2;
                select_ln850_80_reg_5704 <= select_ln850_80_fu_3026_p3;
                select_ln850_reg_5692 <= select_ln850_fu_2995_p3;
                sub_ln356_4_reg_5733 <= sub_ln356_4_fu_3075_p2;
                sub_ln356_5_reg_5743 <= sub_ln356_5_fu_3109_p2;
                sub_ln357_4_reg_5738 <= sub_ln357_4_fu_3084_p2;
                sub_ln357_5_reg_5748 <= sub_ln357_5_fu_3118_p2;
                tmp_29_reg_5753 <= grp_fu_4049_p3(16 downto 9);
                tmp_30_reg_5759 <= grp_fu_4057_p3(16 downto 9);
                trunc_ln851_15_reg_5726 <= mul_ln1118_80_fu_3036_p2(16 downto 9);
                trunc_ln851_79_reg_5721 <= trunc_ln851_79_fu_3042_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                mul_ln1118_81_reg_5777 <= mul_ln1118_81_fu_3176_p2;
                select_ln850_81_reg_5765 <= select_ln850_81_fu_3166_p3;
                sub_ln356_6_reg_5794 <= sub_ln356_6_fu_3216_p2;
                sub_ln356_7_reg_5804 <= sub_ln356_7_fu_3251_p2;
                sub_ln357_6_reg_5799 <= sub_ln357_6_fu_3225_p2;
                sub_ln357_7_reg_5809 <= sub_ln357_7_fu_3260_p2;
                trunc_ln851_16_reg_5787 <= mul_ln1118_81_fu_3176_p2(16 downto 9);
                trunc_ln851_80_reg_5782 <= trunc_ln851_80_fu_3182_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                mul_ln1118_84_reg_5826 <= mul_ln1118_84_fu_3300_p2;
                select_ln850_82_reg_5814 <= select_ln850_82_fu_3290_p3;
                trunc_ln851_17_reg_5836 <= mul_ln1118_84_fu_3300_p2(16 downto 9);
                trunc_ln851_81_reg_5831 <= trunc_ln851_81_fu_3306_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                mul_ln1118_85_reg_5855 <= mul_ln1118_85_fu_3354_p2;
                select_ln850_83_reg_5843 <= select_ln850_83_fu_3344_p3;
                trunc_ln851_18_reg_5865 <= mul_ln1118_85_fu_3354_p2(16 downto 9);
                trunc_ln851_82_reg_5860 <= trunc_ln851_82_fu_3360_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                mul_ln1118_88_reg_5884 <= mul_ln1118_88_fu_3408_p2;
                select_ln850_84_reg_5872 <= select_ln850_84_fu_3398_p3;
                trunc_ln851_19_reg_5894 <= mul_ln1118_88_fu_3408_p2(16 downto 9);
                trunc_ln851_83_reg_5889 <= trunc_ln851_83_fu_3414_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                mul_ln1118_89_reg_5913 <= mul_ln1118_89_fu_3462_p2;
                select_ln850_85_reg_5901 <= select_ln850_85_fu_3452_p3;
                trunc_ln851_20_reg_5923 <= mul_ln1118_89_fu_3462_p2(16 downto 9);
                trunc_ln851_84_reg_5918 <= trunc_ln851_84_fu_3468_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                mul_ln1118_92_reg_5942 <= mul_ln1118_92_fu_3516_p2;
                select_ln850_86_reg_5930 <= select_ln850_86_fu_3506_p3;
                trunc_ln851_21_reg_5952 <= mul_ln1118_92_fu_3516_p2(16 downto 9);
                trunc_ln851_85_reg_5947 <= trunc_ln851_85_fu_3522_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                mul_ln1118_93_reg_5971 <= mul_ln1118_93_fu_3570_p2;
                select_ln850_87_reg_5959 <= select_ln850_87_fu_3560_p3;
                trunc_ln851_22_reg_5981 <= mul_ln1118_93_fu_3570_p2(16 downto 9);
                trunc_ln851_86_reg_5976 <= trunc_ln851_86_fu_3576_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                reg_2085 <= JpegEncoder_buffer_q0;
                reg_2089 <= JpegEncoder_buffer_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                y_reg_5045 <= y_fu_2107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    zext_ln350_2_reg_5025(9 downto 0) <= zext_ln350_2_fu_2093_p1(9 downto 0);
                    zext_ln350_4_reg_5030(9 downto 0) <= zext_ln350_4_fu_2097_p1(9 downto 0);
            end if;
        end if;
    end process;
    zext_ln350_2_reg_5025(12 downto 10) <= "000";
    zext_ln350_4_reg_5030(13 downto 10) <= "0000";
    add_ln350_1_reg_5054(6 downto 0) <= "0000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter1, icmp_ln345_fu_2101_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage4_subdone, ap_enable_reg_pp0_iter2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln345_fu_2101_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((icmp_ln345_fu_2101_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone))) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;

    JpegEncoder_buffer_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage0, sext_ln351_fu_2192_p1, ap_block_pp0_stage2, sext_ln351_1_fu_2244_p1, ap_block_pp0_stage3, sext_ln351_2_fu_2306_p1, ap_block_pp0_stage4, sext_ln351_3_fu_2368_p1, ap_block_pp0_stage5, sext_ln351_4_fu_2429_p1, ap_block_pp0_stage6, sext_ln351_5_fu_2504_p1, ap_block_pp0_stage7, sext_ln351_6_fu_2551_p1, ap_block_pp0_stage8, sext_ln351_7_fu_2608_p1, ap_block_pp0_stage9, sext_ln353_fu_2616_p1, ap_block_pp0_stage10, sext_ln353_2_fu_2655_p1, ap_block_pp0_stage11, sext_ln353_4_fu_2690_p1, sext_ln353_6_fu_2734_p1, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            JpegEncoder_buffer_address0 <= sext_ln353_6_fu_2734_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            JpegEncoder_buffer_address0 <= sext_ln353_4_fu_2690_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            JpegEncoder_buffer_address0 <= sext_ln353_2_fu_2655_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            JpegEncoder_buffer_address0 <= sext_ln353_fu_2616_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            JpegEncoder_buffer_address0 <= sext_ln351_7_fu_2608_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            JpegEncoder_buffer_address0 <= sext_ln351_6_fu_2551_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            JpegEncoder_buffer_address0 <= sext_ln351_5_fu_2504_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            JpegEncoder_buffer_address0 <= sext_ln351_4_fu_2429_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            JpegEncoder_buffer_address0 <= sext_ln351_3_fu_2368_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            JpegEncoder_buffer_address0 <= sext_ln351_2_fu_2306_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            JpegEncoder_buffer_address0 <= sext_ln351_1_fu_2244_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            JpegEncoder_buffer_address0 <= sext_ln351_fu_2192_p1(14 - 1 downto 0);
        else 
            JpegEncoder_buffer_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    JpegEncoder_buffer_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage0, ap_block_pp0_stage2, sext_ln352_fu_2196_p1, ap_block_pp0_stage3, sext_ln352_1_fu_2248_p1, ap_block_pp0_stage4, sext_ln352_2_fu_2310_p1, ap_block_pp0_stage5, sext_ln352_3_fu_2372_p1, ap_block_pp0_stage6, sext_ln352_4_fu_2433_p1, ap_block_pp0_stage7, sext_ln352_5_fu_2508_p1, ap_block_pp0_stage8, sext_ln352_6_fu_2555_p1, ap_block_pp0_stage9, sext_ln352_7_fu_2612_p1, ap_block_pp0_stage10, sext_ln353_1_fu_2620_p1, ap_block_pp0_stage11, sext_ln353_3_fu_2659_p1, sext_ln353_5_fu_2694_p1, ap_block_pp0_stage1, sext_ln353_7_fu_2738_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            JpegEncoder_buffer_address1 <= sext_ln353_7_fu_2738_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            JpegEncoder_buffer_address1 <= sext_ln353_5_fu_2694_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            JpegEncoder_buffer_address1 <= sext_ln353_3_fu_2659_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            JpegEncoder_buffer_address1 <= sext_ln353_1_fu_2620_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            JpegEncoder_buffer_address1 <= sext_ln352_7_fu_2612_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            JpegEncoder_buffer_address1 <= sext_ln352_6_fu_2555_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            JpegEncoder_buffer_address1 <= sext_ln352_5_fu_2508_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            JpegEncoder_buffer_address1 <= sext_ln352_4_fu_2433_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            JpegEncoder_buffer_address1 <= sext_ln352_3_fu_2372_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            JpegEncoder_buffer_address1 <= sext_ln352_2_fu_2310_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            JpegEncoder_buffer_address1 <= sext_ln352_1_fu_2248_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            JpegEncoder_buffer_address1 <= sext_ln352_fu_2196_p1(14 - 1 downto 0);
        else 
            JpegEncoder_buffer_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    JpegEncoder_buffer_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            JpegEncoder_buffer_ce0 <= ap_const_logic_1;
        else 
            JpegEncoder_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    JpegEncoder_buffer_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            JpegEncoder_buffer_ce1 <= ap_const_logic_1;
        else 
            JpegEncoder_buffer_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln350_1_fu_2141_p2 <= std_logic_vector(unsigned(zext_ln350_1_fu_2137_p1) + unsigned(zext_ln350_fu_2125_p1));
    add_ln350_2_fu_2187_p2 <= std_logic_vector(unsigned(zext_ln350_4_reg_5030) + unsigned(zext_ln350_6_fu_2183_p1));
    add_ln350_3_fu_2235_p2 <= std_logic_vector(unsigned(zext_ln350_4_reg_5030) + unsigned(zext_ln350_9_fu_2231_p1));
    add_ln350_4_fu_2287_p2 <= std_logic_vector(unsigned(zext_ln350_4_reg_5030) + unsigned(zext_ln350_12_fu_2283_p1));
    add_ln350_5_fu_2349_p2 <= std_logic_vector(unsigned(zext_ln350_4_reg_5030) + unsigned(zext_ln350_15_fu_2345_p1));
    add_ln350_6_fu_2411_p2 <= std_logic_vector(unsigned(zext_ln350_4_reg_5030) + unsigned(zext_ln350_18_fu_2407_p1));
    add_ln350_7_fu_2472_p2 <= std_logic_vector(unsigned(zext_ln350_4_reg_5030) + unsigned(zext_ln350_21_fu_2468_p1));
    add_ln350_8_fu_2486_p2 <= std_logic_vector(unsigned(zext_ln350_4_reg_5030) + unsigned(zext_ln350_24_fu_2482_p1));
    add_ln350_fu_2147_p2 <= std_logic_vector(unsigned(zext_ln350_2_reg_5025) + unsigned(add_ln350_1_fu_2141_p2));
    add_ln352_1_fu_2220_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(sub_ln350_1_fu_2214_p2));
    add_ln352_2_fu_2272_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(sub_ln350_2_fu_2266_p2));
    add_ln352_3_fu_2334_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(sub_ln350_3_fu_2328_p2));
    add_ln352_4_fu_2396_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(sub_ln350_4_fu_2390_p2));
    add_ln352_5_fu_2457_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(sub_ln350_5_fu_2451_p2));
    add_ln352_6_fu_2532_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(sub_ln350_6_fu_2526_p2));
    add_ln352_7_fu_2579_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(sub_ln350_7_fu_2573_p2));
    add_ln352_fu_2172_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(sub_ln350_fu_2166_p2));
    add_ln353_1_fu_2590_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(sub_ln350_1_reg_5098));
    add_ln353_2_fu_2624_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(sub_ln350_2_reg_5135));
    add_ln353_3_fu_2629_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(sub_ln350_3_reg_5172));
    add_ln353_4_fu_2663_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(sub_ln350_4_reg_5220));
    add_ln353_5_fu_2668_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(sub_ln350_5_reg_5268));
    add_ln353_6_fu_2698_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(sub_ln350_6_reg_5322));
    add_ln353_7_fu_2703_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(sub_ln350_7_reg_5364));
    add_ln353_fu_2585_p2 <= std_logic_vector(unsigned(ap_const_lv16_2) + unsigned(sub_ln350_reg_5071));
    add_ln851_16_fu_3014_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln851_s_reg_5653));
    add_ln851_17_fu_3154_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln851_15_reg_5726));
    add_ln851_18_fu_3278_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln851_16_reg_5787));
    add_ln851_19_fu_3332_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln851_17_reg_5836));
    add_ln851_20_fu_3386_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln851_18_reg_5865));
    add_ln851_21_fu_3440_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln851_19_reg_5894));
    add_ln851_22_fu_3494_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln851_20_reg_5923));
    add_ln851_23_fu_3548_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln851_21_reg_5952));
    add_ln851_24_fu_3602_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln851_22_reg_5981));
    add_ln851_25_fu_3679_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln851_23_reg_6010));
    add_ln851_26_fu_3710_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln851_24_reg_6027));
    add_ln851_27_fu_3787_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln851_25_reg_6068));
    add_ln851_28_fu_3818_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln851_26_reg_6085));
    add_ln851_29_fu_3895_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln851_27_reg_6126));
    add_ln851_30_fu_3926_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln851_28_reg_6143));
    add_ln851_fu_2983_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(trunc_ln_reg_5636));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(10);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state31 <= ap_CS_fsm(13);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln345_fu_2101_p2)
    begin
        if ((icmp_ln345_fu_2101_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_y_0_phi_fu_2073_p4_assign_proc : process(y_0_reg_2069, icmp_ln345_reg_5041, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, y_reg_5045, ap_block_pp0_stage0)
    begin
        if (((icmp_ln345_reg_5041 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_y_0_phi_fu_2073_p4 <= y_reg_5045;
        else 
            ap_phi_mux_y_0_phi_fu_2073_p4 <= y_0_reg_2069;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    cbData_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_0_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_0_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_0_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_0_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_0_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_0_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_0_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_0_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            cbData_0_address0 <= "XXX";
        end if; 
    end process;


    cbData_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_0_ce0 <= ap_const_logic_1;
        else 
            cbData_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cbData_0_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, select_ln850_reg_5692, select_ln850_81_reg_5765, select_ln850_83_reg_5843, select_ln850_85_reg_5901, select_ln850_87_reg_5959, select_ln850_89_reg_6034, select_ln850_91_reg_6092, select_ln850_93_reg_6150, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_0_d0 <= select_ln850_93_reg_6150;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_0_d0 <= select_ln850_91_reg_6092;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_0_d0 <= select_ln850_89_reg_6034;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_0_d0 <= select_ln850_87_reg_5959;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_0_d0 <= select_ln850_85_reg_5901;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_0_d0 <= select_ln850_83_reg_5843;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_0_d0 <= select_ln850_81_reg_5765;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_0_d0 <= select_ln850_reg_5692;
        else 
            cbData_0_d0 <= "XXXXXXXX";
        end if; 
    end process;


    cbData_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_0_we0 <= ap_const_logic_1;
        else 
            cbData_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cbData_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_1_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_1_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_1_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_1_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_1_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_1_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_1_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_1_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            cbData_1_address0 <= "XXX";
        end if; 
    end process;


    cbData_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_1_ce0 <= ap_const_logic_1;
        else 
            cbData_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cbData_1_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, select_ln850_reg_5692, select_ln850_81_reg_5765, select_ln850_83_reg_5843, select_ln850_85_reg_5901, select_ln850_87_reg_5959, select_ln850_89_reg_6034, select_ln850_91_reg_6092, select_ln850_93_reg_6150, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_1_d0 <= select_ln850_93_reg_6150;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_1_d0 <= select_ln850_91_reg_6092;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_1_d0 <= select_ln850_89_reg_6034;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_1_d0 <= select_ln850_87_reg_5959;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_1_d0 <= select_ln850_85_reg_5901;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_1_d0 <= select_ln850_83_reg_5843;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_1_d0 <= select_ln850_81_reg_5765;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_1_d0 <= select_ln850_reg_5692;
        else 
            cbData_1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    cbData_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_1_we0 <= ap_const_logic_1;
        else 
            cbData_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cbData_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_2_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_2_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_2_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_2_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_2_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_2_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_2_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_2_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            cbData_2_address0 <= "XXX";
        end if; 
    end process;


    cbData_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_2_ce0 <= ap_const_logic_1;
        else 
            cbData_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cbData_2_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, select_ln850_reg_5692, select_ln850_81_reg_5765, select_ln850_83_reg_5843, select_ln850_85_reg_5901, select_ln850_87_reg_5959, select_ln850_89_reg_6034, select_ln850_91_reg_6092, select_ln850_93_reg_6150, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_2_d0 <= select_ln850_93_reg_6150;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_2_d0 <= select_ln850_91_reg_6092;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_2_d0 <= select_ln850_89_reg_6034;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_2_d0 <= select_ln850_87_reg_5959;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_2_d0 <= select_ln850_85_reg_5901;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_2_d0 <= select_ln850_83_reg_5843;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_2_d0 <= select_ln850_81_reg_5765;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_2_d0 <= select_ln850_reg_5692;
        else 
            cbData_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    cbData_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_2_we0 <= ap_const_logic_1;
        else 
            cbData_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cbData_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_3_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_3_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_3_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_3_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_3_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_3_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_3_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_3_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            cbData_3_address0 <= "XXX";
        end if; 
    end process;


    cbData_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_3_ce0 <= ap_const_logic_1;
        else 
            cbData_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cbData_3_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, select_ln850_reg_5692, select_ln850_81_reg_5765, select_ln850_83_reg_5843, select_ln850_85_reg_5901, select_ln850_87_reg_5959, select_ln850_89_reg_6034, select_ln850_91_reg_6092, select_ln850_93_reg_6150, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_3_d0 <= select_ln850_93_reg_6150;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_3_d0 <= select_ln850_91_reg_6092;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_3_d0 <= select_ln850_89_reg_6034;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_3_d0 <= select_ln850_87_reg_5959;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_3_d0 <= select_ln850_85_reg_5901;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_3_d0 <= select_ln850_83_reg_5843;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_3_d0 <= select_ln850_81_reg_5765;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_3_d0 <= select_ln850_reg_5692;
        else 
            cbData_3_d0 <= "XXXXXXXX";
        end if; 
    end process;


    cbData_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_3_we0 <= ap_const_logic_1;
        else 
            cbData_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cbData_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_4_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_4_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_4_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_4_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_4_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_4_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_4_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_4_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            cbData_4_address0 <= "XXX";
        end if; 
    end process;


    cbData_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_4_ce0 <= ap_const_logic_1;
        else 
            cbData_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cbData_4_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, select_ln850_reg_5692, select_ln850_81_reg_5765, select_ln850_83_reg_5843, select_ln850_85_reg_5901, select_ln850_87_reg_5959, select_ln850_89_reg_6034, select_ln850_91_reg_6092, select_ln850_93_reg_6150, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_4_d0 <= select_ln850_93_reg_6150;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_4_d0 <= select_ln850_91_reg_6092;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_4_d0 <= select_ln850_89_reg_6034;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_4_d0 <= select_ln850_87_reg_5959;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_4_d0 <= select_ln850_85_reg_5901;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_4_d0 <= select_ln850_83_reg_5843;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_4_d0 <= select_ln850_81_reg_5765;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_4_d0 <= select_ln850_reg_5692;
        else 
            cbData_4_d0 <= "XXXXXXXX";
        end if; 
    end process;


    cbData_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_4_we0 <= ap_const_logic_1;
        else 
            cbData_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cbData_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_5_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_5_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_5_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_5_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_5_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_5_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_5_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_5_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            cbData_5_address0 <= "XXX";
        end if; 
    end process;


    cbData_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_5_ce0 <= ap_const_logic_1;
        else 
            cbData_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cbData_5_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, select_ln850_reg_5692, select_ln850_81_reg_5765, select_ln850_83_reg_5843, select_ln850_85_reg_5901, select_ln850_87_reg_5959, select_ln850_89_reg_6034, select_ln850_91_reg_6092, select_ln850_93_reg_6150, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_5_d0 <= select_ln850_93_reg_6150;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_5_d0 <= select_ln850_91_reg_6092;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_5_d0 <= select_ln850_89_reg_6034;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_5_d0 <= select_ln850_87_reg_5959;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_5_d0 <= select_ln850_85_reg_5901;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_5_d0 <= select_ln850_83_reg_5843;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_5_d0 <= select_ln850_81_reg_5765;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_5_d0 <= select_ln850_reg_5692;
        else 
            cbData_5_d0 <= "XXXXXXXX";
        end if; 
    end process;


    cbData_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_5_we0 <= ap_const_logic_1;
        else 
            cbData_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cbData_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_6_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_6_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_6_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_6_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_6_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_6_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_6_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_6_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            cbData_6_address0 <= "XXX";
        end if; 
    end process;


    cbData_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_6_ce0 <= ap_const_logic_1;
        else 
            cbData_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cbData_6_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, select_ln850_reg_5692, select_ln850_81_reg_5765, select_ln850_83_reg_5843, select_ln850_85_reg_5901, select_ln850_87_reg_5959, select_ln850_89_reg_6034, select_ln850_91_reg_6092, select_ln850_93_reg_6150, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_6_d0 <= select_ln850_93_reg_6150;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_6_d0 <= select_ln850_91_reg_6092;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_6_d0 <= select_ln850_89_reg_6034;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_6_d0 <= select_ln850_87_reg_5959;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_6_d0 <= select_ln850_85_reg_5901;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_6_d0 <= select_ln850_83_reg_5843;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_6_d0 <= select_ln850_81_reg_5765;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_6_d0 <= select_ln850_reg_5692;
        else 
            cbData_6_d0 <= "XXXXXXXX";
        end if; 
    end process;


    cbData_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_6_we0 <= ap_const_logic_1;
        else 
            cbData_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cbData_7_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_7_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_7_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_7_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_7_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_7_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_7_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_7_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_7_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            cbData_7_address0 <= "XXX";
        end if; 
    end process;


    cbData_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_7_ce0 <= ap_const_logic_1;
        else 
            cbData_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cbData_7_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage10, select_ln850_reg_5692, select_ln850_81_reg_5765, select_ln850_83_reg_5843, select_ln850_85_reg_5901, select_ln850_87_reg_5959, select_ln850_89_reg_6034, select_ln850_91_reg_6092, select_ln850_93_reg_6150, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage8, ap_block_pp0_stage10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            cbData_7_d0 <= select_ln850_93_reg_6150;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            cbData_7_d0 <= select_ln850_91_reg_6092;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            cbData_7_d0 <= select_ln850_89_reg_6034;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            cbData_7_d0 <= select_ln850_87_reg_5959;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10))) then 
            cbData_7_d0 <= select_ln850_85_reg_5901;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            cbData_7_d0 <= select_ln850_83_reg_5843;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            cbData_7_d0 <= select_ln850_81_reg_5765;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            cbData_7_d0 <= select_ln850_reg_5692;
        else 
            cbData_7_d0 <= "XXXXXXXX";
        end if; 
    end process;


    cbData_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            cbData_7_we0 <= ap_const_logic_1;
        else 
            cbData_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_0_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_0_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_0_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_0_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_0_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_0_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_0_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_0_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            crData_0_address0 <= "XXX";
        end if; 
    end process;


    crData_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_0_ce0 <= ap_const_logic_1;
        else 
            crData_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_0_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, select_ln850_80_reg_5704, select_ln850_82_reg_5814, select_ln850_84_reg_5872, select_ln850_86_reg_5930, select_ln850_88_reg_5988, select_ln850_90_reg_6046, select_ln850_92_reg_6104, select_ln850_94_reg_6162, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_0_d0 <= select_ln850_94_reg_6162;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_0_d0 <= select_ln850_92_reg_6104;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_0_d0 <= select_ln850_90_reg_6046;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_0_d0 <= select_ln850_88_reg_5988;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_0_d0 <= select_ln850_86_reg_5930;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_0_d0 <= select_ln850_84_reg_5872;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_0_d0 <= select_ln850_82_reg_5814;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_0_d0 <= select_ln850_80_reg_5704;
        else 
            crData_0_d0 <= "XXXXXXXX";
        end if; 
    end process;


    crData_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_0_we0 <= ap_const_logic_1;
        else 
            crData_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_1_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_1_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_1_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_1_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_1_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_1_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_1_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_1_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            crData_1_address0 <= "XXX";
        end if; 
    end process;


    crData_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_1_ce0 <= ap_const_logic_1;
        else 
            crData_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_1_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, select_ln850_80_reg_5704, select_ln850_82_reg_5814, select_ln850_84_reg_5872, select_ln850_86_reg_5930, select_ln850_88_reg_5988, select_ln850_90_reg_6046, select_ln850_92_reg_6104, select_ln850_94_reg_6162, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_1_d0 <= select_ln850_94_reg_6162;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_1_d0 <= select_ln850_92_reg_6104;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_1_d0 <= select_ln850_90_reg_6046;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_1_d0 <= select_ln850_88_reg_5988;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_1_d0 <= select_ln850_86_reg_5930;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_1_d0 <= select_ln850_84_reg_5872;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_1_d0 <= select_ln850_82_reg_5814;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_1_d0 <= select_ln850_80_reg_5704;
        else 
            crData_1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    crData_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_1_we0 <= ap_const_logic_1;
        else 
            crData_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_2_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_2_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_2_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_2_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_2_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_2_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_2_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_2_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            crData_2_address0 <= "XXX";
        end if; 
    end process;


    crData_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_2_ce0 <= ap_const_logic_1;
        else 
            crData_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_2_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, select_ln850_80_reg_5704, select_ln850_82_reg_5814, select_ln850_84_reg_5872, select_ln850_86_reg_5930, select_ln850_88_reg_5988, select_ln850_90_reg_6046, select_ln850_92_reg_6104, select_ln850_94_reg_6162, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_2_d0 <= select_ln850_94_reg_6162;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_2_d0 <= select_ln850_92_reg_6104;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_2_d0 <= select_ln850_90_reg_6046;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_2_d0 <= select_ln850_88_reg_5988;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_2_d0 <= select_ln850_86_reg_5930;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_2_d0 <= select_ln850_84_reg_5872;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_2_d0 <= select_ln850_82_reg_5814;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_2_d0 <= select_ln850_80_reg_5704;
        else 
            crData_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    crData_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_2_we0 <= ap_const_logic_1;
        else 
            crData_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_3_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_3_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_3_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_3_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_3_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_3_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_3_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_3_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            crData_3_address0 <= "XXX";
        end if; 
    end process;


    crData_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_3_ce0 <= ap_const_logic_1;
        else 
            crData_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_3_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, select_ln850_80_reg_5704, select_ln850_82_reg_5814, select_ln850_84_reg_5872, select_ln850_86_reg_5930, select_ln850_88_reg_5988, select_ln850_90_reg_6046, select_ln850_92_reg_6104, select_ln850_94_reg_6162, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_3_d0 <= select_ln850_94_reg_6162;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_3_d0 <= select_ln850_92_reg_6104;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_3_d0 <= select_ln850_90_reg_6046;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_3_d0 <= select_ln850_88_reg_5988;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_3_d0 <= select_ln850_86_reg_5930;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_3_d0 <= select_ln850_84_reg_5872;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_3_d0 <= select_ln850_82_reg_5814;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_3_d0 <= select_ln850_80_reg_5704;
        else 
            crData_3_d0 <= "XXXXXXXX";
        end if; 
    end process;


    crData_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_3_we0 <= ap_const_logic_1;
        else 
            crData_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_4_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_4_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_4_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_4_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_4_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_4_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_4_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_4_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            crData_4_address0 <= "XXX";
        end if; 
    end process;


    crData_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_4_ce0 <= ap_const_logic_1;
        else 
            crData_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_4_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, select_ln850_80_reg_5704, select_ln850_82_reg_5814, select_ln850_84_reg_5872, select_ln850_86_reg_5930, select_ln850_88_reg_5988, select_ln850_90_reg_6046, select_ln850_92_reg_6104, select_ln850_94_reg_6162, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_4_d0 <= select_ln850_94_reg_6162;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_4_d0 <= select_ln850_92_reg_6104;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_4_d0 <= select_ln850_90_reg_6046;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_4_d0 <= select_ln850_88_reg_5988;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_4_d0 <= select_ln850_86_reg_5930;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_4_d0 <= select_ln850_84_reg_5872;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_4_d0 <= select_ln850_82_reg_5814;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_4_d0 <= select_ln850_80_reg_5704;
        else 
            crData_4_d0 <= "XXXXXXXX";
        end if; 
    end process;


    crData_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_4_we0 <= ap_const_logic_1;
        else 
            crData_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_5_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_5_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_5_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_5_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_5_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_5_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_5_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_5_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            crData_5_address0 <= "XXX";
        end if; 
    end process;


    crData_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_5_ce0 <= ap_const_logic_1;
        else 
            crData_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_5_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, select_ln850_80_reg_5704, select_ln850_82_reg_5814, select_ln850_84_reg_5872, select_ln850_86_reg_5930, select_ln850_88_reg_5988, select_ln850_90_reg_6046, select_ln850_92_reg_6104, select_ln850_94_reg_6162, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_5_d0 <= select_ln850_94_reg_6162;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_5_d0 <= select_ln850_92_reg_6104;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_5_d0 <= select_ln850_90_reg_6046;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_5_d0 <= select_ln850_88_reg_5988;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_5_d0 <= select_ln850_86_reg_5930;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_5_d0 <= select_ln850_84_reg_5872;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_5_d0 <= select_ln850_82_reg_5814;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_5_d0 <= select_ln850_80_reg_5704;
        else 
            crData_5_d0 <= "XXXXXXXX";
        end if; 
    end process;


    crData_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_5_we0 <= ap_const_logic_1;
        else 
            crData_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_6_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_6_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_6_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_6_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_6_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_6_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_6_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_6_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            crData_6_address0 <= "XXX";
        end if; 
    end process;


    crData_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_6_ce0 <= ap_const_logic_1;
        else 
            crData_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_6_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, select_ln850_80_reg_5704, select_ln850_82_reg_5814, select_ln850_84_reg_5872, select_ln850_86_reg_5930, select_ln850_88_reg_5988, select_ln850_90_reg_6046, select_ln850_92_reg_6104, select_ln850_94_reg_6162, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_6_d0 <= select_ln850_94_reg_6162;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_6_d0 <= select_ln850_92_reg_6104;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_6_d0 <= select_ln850_90_reg_6046;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_6_d0 <= select_ln850_88_reg_5988;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_6_d0 <= select_ln850_86_reg_5930;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_6_d0 <= select_ln850_84_reg_5872;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_6_d0 <= select_ln850_82_reg_5814;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_6_d0 <= select_ln850_80_reg_5704;
        else 
            crData_6_d0 <= "XXXXXXXX";
        end if; 
    end process;


    crData_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_6_we0 <= ap_const_logic_1;
        else 
            crData_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_7_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_7_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_7_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_7_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_7_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_7_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_7_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_7_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_7_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            crData_7_address0 <= "XXX";
        end if; 
    end process;


    crData_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_7_ce0 <= ap_const_logic_1;
        else 
            crData_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    crData_7_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, select_ln850_80_reg_5704, select_ln850_82_reg_5814, select_ln850_84_reg_5872, select_ln850_86_reg_5930, select_ln850_88_reg_5988, select_ln850_90_reg_6046, select_ln850_92_reg_6104, select_ln850_94_reg_6162, ap_enable_reg_pp0_iter2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage11, ap_block_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            crData_7_d0 <= select_ln850_94_reg_6162;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            crData_7_d0 <= select_ln850_92_reg_6104;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            crData_7_d0 <= select_ln850_90_reg_6046;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            crData_7_d0 <= select_ln850_88_reg_5988;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11))) then 
            crData_7_d0 <= select_ln850_86_reg_5930;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            crData_7_d0 <= select_ln850_84_reg_5872;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            crData_7_d0 <= select_ln850_82_reg_5814;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            crData_7_d0 <= select_ln850_80_reg_5704;
        else 
            crData_7_d0 <= "XXXXXXXX";
        end if; 
    end process;


    crData_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, trunc_ln345_reg_5050_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter2_reg = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            crData_7_we0 <= ap_const_logic_1;
        else 
            crData_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3945_p0 <= ap_const_lv17_99(9 - 1 downto 0);
    grp_fu_3945_p1 <= grp_fu_3945_p10(8 - 1 downto 0);
    grp_fu_3945_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q0),17));
    grp_fu_3952_p0 <= ap_const_lv17_12C(10 - 1 downto 0);
    grp_fu_3952_p1 <= grp_fu_3952_p10(8 - 1 downto 0);
    grp_fu_3952_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q1),17));
    grp_fu_3959_p0 <= ap_const_lv17_12C(10 - 1 downto 0);
    grp_fu_3959_p1 <= grp_fu_3959_p10(8 - 1 downto 0);
    grp_fu_3959_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q1),17));
    grp_fu_3966_p0 <= ap_const_lv17_12C(10 - 1 downto 0);
    grp_fu_3966_p1 <= grp_fu_3966_p10(8 - 1 downto 0);
    grp_fu_3966_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q1),17));
    grp_fu_3973_p0 <= ap_const_lv17_12C(10 - 1 downto 0);
    grp_fu_3973_p1 <= grp_fu_3973_p10(8 - 1 downto 0);
    grp_fu_3973_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q1),17));
    grp_fu_3980_p0 <= ap_const_lv17_12C(10 - 1 downto 0);
    grp_fu_3980_p1 <= grp_fu_3980_p10(8 - 1 downto 0);
    grp_fu_3980_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q1),17));
    grp_fu_3987_p0 <= ap_const_lv17_12C(10 - 1 downto 0);
    grp_fu_3987_p1 <= grp_fu_3987_p10(8 - 1 downto 0);
    grp_fu_3987_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q1),17));
    grp_fu_3994_p0 <= ap_const_lv17_12C(10 - 1 downto 0);
    grp_fu_3994_p1 <= grp_fu_3994_p10(8 - 1 downto 0);
    grp_fu_3994_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q1),17));
    grp_fu_4001_p0 <= ap_const_lv15_3A(7 - 1 downto 0);
    grp_fu_4001_p1 <= grp_fu_4001_p10(8 - 1 downto 0);
    grp_fu_4001_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q0),15));
    grp_fu_4009_p0 <= ap_const_lv15_3A(7 - 1 downto 0);
    grp_fu_4009_p1 <= grp_fu_4009_p10(8 - 1 downto 0);
    grp_fu_4009_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q1),15));
    grp_fu_4017_p0 <= ap_const_lv15_3A(7 - 1 downto 0);
    grp_fu_4017_p1 <= grp_fu_4017_p10(8 - 1 downto 0);
    grp_fu_4017_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q0),15));
    grp_fu_4025_p0 <= ap_const_lv15_3A(7 - 1 downto 0);
    grp_fu_4025_p1 <= grp_fu_4025_p10(8 - 1 downto 0);
    grp_fu_4025_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q1),15));
    grp_fu_4033_p0 <= ap_const_lv15_3A(7 - 1 downto 0);
    grp_fu_4033_p1 <= grp_fu_4033_p10(8 - 1 downto 0);
    grp_fu_4033_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q0),15));
    grp_fu_4041_p0 <= ap_const_lv15_3A(7 - 1 downto 0);
    grp_fu_4041_p1 <= grp_fu_4041_p10(8 - 1 downto 0);
    grp_fu_4041_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q1),15));
    grp_fu_4049_p0 <= ap_const_lv15_3A(7 - 1 downto 0);
    grp_fu_4049_p1 <= grp_fu_4049_p10(8 - 1 downto 0);
    grp_fu_4049_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q0),15));
    grp_fu_4057_p0 <= ap_const_lv15_3A(7 - 1 downto 0);
    grp_fu_4057_p1 <= grp_fu_4057_p10(8 - 1 downto 0);
    grp_fu_4057_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_q1),15));
    icmp_ln345_fu_2101_p2 <= "1" when (ap_phi_mux_y_0_phi_fu_2073_p4 = ap_const_lv4_8) else "0";
    icmp_ln851_80_fu_3009_p2 <= "1" when (trunc_ln851_78_reg_5648 = ap_const_lv9_0) else "0";
    icmp_ln851_81_fu_3149_p2 <= "1" when (trunc_ln851_79_reg_5721 = ap_const_lv9_0) else "0";
    icmp_ln851_82_fu_3273_p2 <= "1" when (trunc_ln851_80_reg_5782 = ap_const_lv9_0) else "0";
    icmp_ln851_83_fu_3327_p2 <= "1" when (trunc_ln851_81_reg_5831 = ap_const_lv9_0) else "0";
    icmp_ln851_84_fu_3381_p2 <= "1" when (trunc_ln851_82_reg_5860 = ap_const_lv9_0) else "0";
    icmp_ln851_85_fu_3435_p2 <= "1" when (trunc_ln851_83_reg_5889 = ap_const_lv9_0) else "0";
    icmp_ln851_86_fu_3489_p2 <= "1" when (trunc_ln851_84_reg_5918 = ap_const_lv9_0) else "0";
    icmp_ln851_87_fu_3543_p2 <= "1" when (trunc_ln851_85_reg_5947 = ap_const_lv9_0) else "0";
    icmp_ln851_88_fu_3597_p2 <= "1" when (trunc_ln851_86_reg_5976 = ap_const_lv9_0) else "0";
    icmp_ln851_89_fu_3674_p2 <= "1" when (trunc_ln851_87_reg_6005 = ap_const_lv9_0) else "0";
    icmp_ln851_90_fu_3705_p2 <= "1" when (trunc_ln851_88_reg_6022 = ap_const_lv9_0) else "0";
    icmp_ln851_91_fu_3782_p2 <= "1" when (trunc_ln851_89_reg_6063 = ap_const_lv9_0) else "0";
    icmp_ln851_92_fu_3813_p2 <= "1" when (trunc_ln851_90_reg_6080 = ap_const_lv9_0) else "0";
    icmp_ln851_93_fu_3890_p2 <= "1" when (trunc_ln851_91_reg_6121 = ap_const_lv9_0) else "0";
    icmp_ln851_94_fu_3921_p2 <= "1" when (trunc_ln851_92_reg_6138 = ap_const_lv9_0) else "0";
    icmp_ln851_fu_2978_p2 <= "1" when (trunc_ln851_reg_5631 = ap_const_lv9_0) else "0";
    mul_ln1118_100_fu_3732_p1 <= sub_ln356_6_reg_5794;
    mul_ln1118_100_fu_3732_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_11F) * signed(mul_ln1118_100_fu_3732_p1))), 19));
    mul_ln1118_101_fu_3755_p1 <= sub_ln357_6_reg_5799;
    mul_ln1118_101_fu_3755_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_16D) * signed(mul_ln1118_101_fu_3755_p1))), 19));
    mul_ln1118_102_fu_2676_p1 <= mul_ln1118_102_fu_2676_p10(8 - 1 downto 0);
    mul_ln1118_102_fu_2676_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_21_reg_5446),17));
    mul_ln1118_102_fu_2676_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv17_99) * unsigned(mul_ln1118_102_fu_2676_p1), 17));
    mul_ln1118_104_fu_3840_p1 <= sub_ln356_7_reg_5804;
    mul_ln1118_104_fu_3840_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_11F) * signed(mul_ln1118_104_fu_3840_p1))), 19));
    mul_ln1118_105_fu_3863_p1 <= sub_ln357_7_reg_5809;
    mul_ln1118_105_fu_3863_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_16D) * signed(mul_ln1118_105_fu_3863_p1))), 19));
    mul_ln1118_76_fu_2842_p1 <= sub_ln356_reg_5584;
    mul_ln1118_76_fu_2842_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_11F) * signed(mul_ln1118_76_fu_2842_p1))), 19));
    mul_ln1118_77_fu_2865_p1 <= sub_ln357_reg_5589;
    mul_ln1118_77_fu_2865_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_16D) * signed(mul_ln1118_77_fu_2865_p1))), 19));
    mul_ln1118_78_fu_2358_p1 <= mul_ln1118_78_fu_2358_p10(8 - 1 downto 0);
    mul_ln1118_78_fu_2358_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_2080),17));
    mul_ln1118_78_fu_2358_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv17_99) * unsigned(mul_ln1118_78_fu_2358_p1), 17));
    mul_ln1118_80_fu_3036_p1 <= sub_ln356_1_reg_5594;
    mul_ln1118_80_fu_3036_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_11F) * signed(mul_ln1118_80_fu_3036_p1))), 19));
    mul_ln1118_81_fu_3176_p1 <= sub_ln357_1_reg_5599;
    mul_ln1118_81_fu_3176_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_16D) * signed(mul_ln1118_81_fu_3176_p1))), 19));
    mul_ln1118_82_fu_2419_p1 <= mul_ln1118_82_fu_2419_p10(8 - 1 downto 0);
    mul_ln1118_82_fu_2419_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_6_reg_5199),17));
    mul_ln1118_82_fu_2419_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv17_99) * unsigned(mul_ln1118_82_fu_2419_p1), 17));
    mul_ln1118_84_fu_3300_p1 <= sub_ln356_2_reg_5660;
    mul_ln1118_84_fu_3300_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_11F) * signed(mul_ln1118_84_fu_3300_p1))), 19));
    mul_ln1118_85_fu_3354_p1 <= sub_ln357_2_reg_5665;
    mul_ln1118_85_fu_3354_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_16D) * signed(mul_ln1118_85_fu_3354_p1))), 19));
    mul_ln1118_86_fu_2494_p1 <= mul_ln1118_86_fu_2494_p10(8 - 1 downto 0);
    mul_ln1118_86_fu_2494_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_9_reg_5247),17));
    mul_ln1118_86_fu_2494_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv17_99) * unsigned(mul_ln1118_86_fu_2494_p1), 17));
    mul_ln1118_88_fu_3408_p1 <= sub_ln356_3_reg_5670;
    mul_ln1118_88_fu_3408_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_11F) * signed(mul_ln1118_88_fu_3408_p1))), 19));
    mul_ln1118_89_fu_3462_p1 <= sub_ln357_3_reg_5675;
    mul_ln1118_89_fu_3462_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_16D) * signed(mul_ln1118_89_fu_3462_p1))), 19));
    mul_ln1118_90_fu_2541_p1 <= mul_ln1118_90_fu_2541_p10(8 - 1 downto 0);
    mul_ln1118_90_fu_2541_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_12_reg_5301),17));
    mul_ln1118_90_fu_2541_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv17_99) * unsigned(mul_ln1118_90_fu_2541_p1), 17));
    mul_ln1118_92_fu_3516_p1 <= sub_ln356_4_reg_5733;
    mul_ln1118_92_fu_3516_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_11F) * signed(mul_ln1118_92_fu_3516_p1))), 19));
    mul_ln1118_93_fu_3570_p1 <= sub_ln357_4_reg_5738;
    mul_ln1118_93_fu_3570_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_16D) * signed(mul_ln1118_93_fu_3570_p1))), 19));
    mul_ln1118_94_fu_2598_p1 <= mul_ln1118_94_fu_2598_p10(8 - 1 downto 0);
    mul_ln1118_94_fu_2598_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_15_reg_5343),17));
    mul_ln1118_94_fu_2598_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv17_99) * unsigned(mul_ln1118_94_fu_2598_p1), 17));
    mul_ln1118_96_fu_3624_p1 <= sub_ln356_5_reg_5743;
    mul_ln1118_96_fu_3624_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_11F) * signed(mul_ln1118_96_fu_3624_p1))), 19));
    mul_ln1118_97_fu_3647_p1 <= sub_ln357_5_reg_5748;
    mul_ln1118_97_fu_3647_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_16D) * signed(mul_ln1118_97_fu_3647_p1))), 19));
    mul_ln1118_98_fu_2637_p1 <= mul_ln1118_98_fu_2637_p10(8 - 1 downto 0);
    mul_ln1118_98_fu_2637_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_18_reg_5395),17));
    mul_ln1118_98_fu_2637_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv17_99) * unsigned(mul_ln1118_98_fu_2637_p1), 17));
    mul_ln1192_fu_2296_p1 <= mul_ln1192_fu_2296_p10(8 - 1 downto 0);
    mul_ln1192_fu_2296_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_2080),17));
    mul_ln1192_fu_2296_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv17_12C) * unsigned(mul_ln1192_fu_2296_p1), 17));
    or_ln350_1_fu_2226_p2 <= (ap_const_lv13_2 or add_ln350_1_reg_5054);
    or_ln350_2_fu_2278_p2 <= (ap_const_lv13_3 or add_ln350_1_reg_5054);
    or_ln350_3_fu_2340_p2 <= (ap_const_lv13_4 or add_ln350_1_reg_5054);
    or_ln350_4_fu_2402_p2 <= (ap_const_lv13_5 or add_ln350_1_reg_5054);
    or_ln350_5_fu_2463_p2 <= (ap_const_lv13_6 or add_ln350_1_reg_5054);
    or_ln350_6_fu_2477_p2 <= (ap_const_lv13_7 or add_ln350_1_reg_5054);
    or_ln350_fu_2178_p2 <= (ap_const_lv13_1 or add_ln350_1_reg_5054);
    select_ln850_80_fu_3026_p3 <= 
        select_ln851_80_fu_3019_p3 when (tmp_140_fu_3002_p3(0) = '1') else 
        trunc_ln851_s_reg_5653;
    select_ln850_81_fu_3166_p3 <= 
        select_ln851_81_fu_3159_p3 when (tmp_141_fu_3142_p3(0) = '1') else 
        trunc_ln851_15_reg_5726;
    select_ln850_82_fu_3290_p3 <= 
        select_ln851_82_fu_3283_p3 when (tmp_142_fu_3266_p3(0) = '1') else 
        trunc_ln851_16_reg_5787;
    select_ln850_83_fu_3344_p3 <= 
        select_ln851_83_fu_3337_p3 when (tmp_143_fu_3320_p3(0) = '1') else 
        trunc_ln851_17_reg_5836;
    select_ln850_84_fu_3398_p3 <= 
        select_ln851_84_fu_3391_p3 when (tmp_144_fu_3374_p3(0) = '1') else 
        trunc_ln851_18_reg_5865;
    select_ln850_85_fu_3452_p3 <= 
        select_ln851_85_fu_3445_p3 when (tmp_145_fu_3428_p3(0) = '1') else 
        trunc_ln851_19_reg_5894;
    select_ln850_86_fu_3506_p3 <= 
        select_ln851_86_fu_3499_p3 when (tmp_146_fu_3482_p3(0) = '1') else 
        trunc_ln851_20_reg_5923;
    select_ln850_87_fu_3560_p3 <= 
        select_ln851_87_fu_3553_p3 when (tmp_147_fu_3536_p3(0) = '1') else 
        trunc_ln851_21_reg_5952;
    select_ln850_88_fu_3614_p3 <= 
        select_ln851_88_fu_3607_p3 when (tmp_148_fu_3590_p3(0) = '1') else 
        trunc_ln851_22_reg_5981;
    select_ln850_89_fu_3691_p3 <= 
        select_ln851_89_fu_3684_p3 when (tmp_149_fu_3667_p3(0) = '1') else 
        trunc_ln851_23_reg_6010;
    select_ln850_90_fu_3722_p3 <= 
        select_ln851_90_fu_3715_p3 when (tmp_150_fu_3698_p3(0) = '1') else 
        trunc_ln851_24_reg_6027;
    select_ln850_91_fu_3799_p3 <= 
        select_ln851_91_fu_3792_p3 when (tmp_151_fu_3775_p3(0) = '1') else 
        trunc_ln851_25_reg_6068;
    select_ln850_92_fu_3830_p3 <= 
        select_ln851_92_fu_3823_p3 when (tmp_152_fu_3806_p3(0) = '1') else 
        trunc_ln851_26_reg_6085;
    select_ln850_93_fu_3907_p3 <= 
        select_ln851_93_fu_3900_p3 when (tmp_153_fu_3883_p3(0) = '1') else 
        trunc_ln851_27_reg_6126;
    select_ln850_94_fu_3938_p3 <= 
        select_ln851_94_fu_3931_p3 when (tmp_154_fu_3914_p3(0) = '1') else 
        trunc_ln851_28_reg_6143;
    select_ln850_fu_2995_p3 <= 
        select_ln851_fu_2988_p3 when (tmp_139_fu_2971_p3(0) = '1') else 
        trunc_ln_reg_5636;
    select_ln851_80_fu_3019_p3 <= 
        trunc_ln851_s_reg_5653 when (icmp_ln851_80_fu_3009_p2(0) = '1') else 
        add_ln851_16_fu_3014_p2;
    select_ln851_81_fu_3159_p3 <= 
        trunc_ln851_15_reg_5726 when (icmp_ln851_81_fu_3149_p2(0) = '1') else 
        add_ln851_17_fu_3154_p2;
    select_ln851_82_fu_3283_p3 <= 
        trunc_ln851_16_reg_5787 when (icmp_ln851_82_fu_3273_p2(0) = '1') else 
        add_ln851_18_fu_3278_p2;
    select_ln851_83_fu_3337_p3 <= 
        trunc_ln851_17_reg_5836 when (icmp_ln851_83_fu_3327_p2(0) = '1') else 
        add_ln851_19_fu_3332_p2;
    select_ln851_84_fu_3391_p3 <= 
        trunc_ln851_18_reg_5865 when (icmp_ln851_84_fu_3381_p2(0) = '1') else 
        add_ln851_20_fu_3386_p2;
    select_ln851_85_fu_3445_p3 <= 
        trunc_ln851_19_reg_5894 when (icmp_ln851_85_fu_3435_p2(0) = '1') else 
        add_ln851_21_fu_3440_p2;
    select_ln851_86_fu_3499_p3 <= 
        trunc_ln851_20_reg_5923 when (icmp_ln851_86_fu_3489_p2(0) = '1') else 
        add_ln851_22_fu_3494_p2;
    select_ln851_87_fu_3553_p3 <= 
        trunc_ln851_21_reg_5952 when (icmp_ln851_87_fu_3543_p2(0) = '1') else 
        add_ln851_23_fu_3548_p2;
    select_ln851_88_fu_3607_p3 <= 
        trunc_ln851_22_reg_5981 when (icmp_ln851_88_fu_3597_p2(0) = '1') else 
        add_ln851_24_fu_3602_p2;
    select_ln851_89_fu_3684_p3 <= 
        trunc_ln851_23_reg_6010 when (icmp_ln851_89_fu_3674_p2(0) = '1') else 
        add_ln851_25_fu_3679_p2;
    select_ln851_90_fu_3715_p3 <= 
        trunc_ln851_24_reg_6027 when (icmp_ln851_90_fu_3705_p2(0) = '1') else 
        add_ln851_26_fu_3710_p2;
    select_ln851_91_fu_3792_p3 <= 
        trunc_ln851_25_reg_6068 when (icmp_ln851_91_fu_3782_p2(0) = '1') else 
        add_ln851_27_fu_3787_p2;
    select_ln851_92_fu_3823_p3 <= 
        trunc_ln851_26_reg_6085 when (icmp_ln851_92_fu_3813_p2(0) = '1') else 
        add_ln851_28_fu_3818_p2;
    select_ln851_93_fu_3900_p3 <= 
        trunc_ln851_27_reg_6126 when (icmp_ln851_93_fu_3890_p2(0) = '1') else 
        add_ln851_29_fu_3895_p2;
    select_ln851_94_fu_3931_p3 <= 
        trunc_ln851_28_reg_6143 when (icmp_ln851_94_fu_3921_p2(0) = '1') else 
        add_ln851_30_fu_3926_p2;
    select_ln851_fu_2988_p3 <= 
        trunc_ln_reg_5636 when (icmp_ln851_fu_2978_p2(0) = '1') else 
        add_ln851_fu_2983_p2;
        sext_ln351_1_fu_2244_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln350_1_reg_5098),64));

        sext_ln351_2_fu_2306_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln350_2_reg_5135),64));

        sext_ln351_3_fu_2368_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln350_3_reg_5172),64));

        sext_ln351_4_fu_2429_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln350_4_reg_5220),64));

        sext_ln351_5_fu_2504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln350_5_reg_5268),64));

        sext_ln351_6_fu_2551_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln350_6_reg_5322),64));

        sext_ln351_7_fu_2608_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln350_7_reg_5364),64));

        sext_ln351_fu_2192_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln350_reg_5071),64));

        sext_ln352_1_fu_2248_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln352_1_reg_5104),64));

        sext_ln352_2_fu_2310_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln352_2_reg_5141),64));

        sext_ln352_3_fu_2372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln352_3_reg_5178),64));

        sext_ln352_4_fu_2433_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln352_4_reg_5226),64));

        sext_ln352_5_fu_2508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln352_5_reg_5274),64));

        sext_ln352_6_fu_2555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln352_6_reg_5328),64));

        sext_ln352_7_fu_2612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln352_7_reg_5370),64));

        sext_ln352_fu_2196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln352_reg_5077),64));

        sext_ln353_1_fu_2620_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln353_1_reg_5380),64));

        sext_ln353_2_fu_2655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln353_2_reg_5426),64));

        sext_ln353_3_fu_2659_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln353_3_reg_5431),64));

        sext_ln353_4_fu_2690_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln353_4_reg_5477),64));

        sext_ln353_5_fu_2694_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln353_5_reg_5482),64));

        sext_ln353_6_fu_2734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln353_6_reg_5527),64));

        sext_ln353_7_fu_2738_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln353_7_reg_5532),64));

        sext_ln353_fu_2616_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln353_reg_5375),64));

    shl_ln350_1_fu_2203_p3 <= (add_ln350_2_reg_5082 & ap_const_lv2_0);
    shl_ln350_2_fu_2255_p3 <= (add_ln350_3_reg_5109 & ap_const_lv2_0);
    shl_ln350_3_fu_2317_p3 <= (add_ln350_4_reg_5146 & ap_const_lv2_0);
    shl_ln350_4_fu_2379_p3 <= (add_ln350_5_reg_5183 & ap_const_lv2_0);
    shl_ln350_5_fu_2440_p3 <= (add_ln350_6_reg_5231 & ap_const_lv2_0);
    shl_ln350_6_fu_2515_p3 <= (add_ln350_7_reg_5279 & ap_const_lv2_0);
    shl_ln350_7_fu_2562_p3 <= (add_ln350_8_reg_5285 & ap_const_lv2_0);
    shl_ln350_8_fu_2117_p3 <= (trunc_ln345_fu_2113_p1 & ap_const_lv9_0);
    shl_ln350_9_fu_2129_p3 <= (trunc_ln345_fu_2113_p1 & ap_const_lv7_0);
    shl_ln_fu_2155_p3 <= (add_ln350_reg_5065 & ap_const_lv2_0);
    sub_ln350_1_fu_2214_p2 <= std_logic_vector(unsigned(zext_ln350_8_fu_2210_p1) - unsigned(zext_ln350_7_fu_2200_p1));
    sub_ln350_2_fu_2266_p2 <= std_logic_vector(unsigned(zext_ln350_11_fu_2262_p1) - unsigned(zext_ln350_10_fu_2252_p1));
    sub_ln350_3_fu_2328_p2 <= std_logic_vector(unsigned(zext_ln350_14_fu_2324_p1) - unsigned(zext_ln350_13_fu_2314_p1));
    sub_ln350_4_fu_2390_p2 <= std_logic_vector(unsigned(zext_ln350_17_fu_2386_p1) - unsigned(zext_ln350_16_fu_2376_p1));
    sub_ln350_5_fu_2451_p2 <= std_logic_vector(unsigned(zext_ln350_20_fu_2447_p1) - unsigned(zext_ln350_19_fu_2437_p1));
    sub_ln350_6_fu_2526_p2 <= std_logic_vector(unsigned(zext_ln350_23_fu_2522_p1) - unsigned(zext_ln350_22_fu_2512_p1));
    sub_ln350_7_fu_2573_p2 <= std_logic_vector(unsigned(zext_ln350_26_fu_2569_p1) - unsigned(zext_ln350_25_fu_2559_p1));
    sub_ln350_fu_2166_p2 <= std_logic_vector(unsigned(zext_ln350_5_fu_2162_p1) - unsigned(zext_ln350_3_fu_2152_p1));
    sub_ln356_1_fu_2797_p2 <= std_logic_vector(unsigned(zext_ln356_2_fu_2790_p1) - unsigned(zext_ln356_3_fu_2794_p1));
    sub_ln356_2_fu_2904_p2 <= std_logic_vector(unsigned(zext_ln356_4_fu_2898_p1) - unsigned(zext_ln356_5_fu_2901_p1));
    sub_ln356_3_fu_2938_p2 <= std_logic_vector(unsigned(zext_ln356_6_fu_2932_p1) - unsigned(zext_ln356_7_fu_2935_p1));
    sub_ln356_4_fu_3075_p2 <= std_logic_vector(unsigned(zext_ln356_8_fu_3069_p1) - unsigned(zext_ln356_9_fu_3072_p1));
    sub_ln356_5_fu_3109_p2 <= std_logic_vector(unsigned(zext_ln356_10_fu_3103_p1) - unsigned(zext_ln356_11_fu_3106_p1));
    sub_ln356_6_fu_3216_p2 <= std_logic_vector(unsigned(zext_ln356_12_fu_3209_p1) - unsigned(zext_ln356_13_fu_3213_p1));
    sub_ln356_7_fu_3251_p2 <= std_logic_vector(unsigned(zext_ln356_14_fu_3244_p1) - unsigned(zext_ln356_15_fu_3248_p1));
    sub_ln356_fu_2762_p2 <= std_logic_vector(unsigned(zext_ln356_fu_2755_p1) - unsigned(zext_ln356_1_fu_2759_p1));
    sub_ln357_1_fu_2807_p2 <= std_logic_vector(unsigned(zext_ln357_1_fu_2803_p1) - unsigned(zext_ln356_3_fu_2794_p1));
    sub_ln357_2_fu_2913_p2 <= std_logic_vector(unsigned(zext_ln357_2_fu_2910_p1) - unsigned(zext_ln356_5_fu_2901_p1));
    sub_ln357_3_fu_2947_p2 <= std_logic_vector(unsigned(zext_ln357_3_fu_2944_p1) - unsigned(zext_ln356_7_fu_2935_p1));
    sub_ln357_4_fu_3084_p2 <= std_logic_vector(unsigned(zext_ln357_4_fu_3081_p1) - unsigned(zext_ln356_9_fu_3072_p1));
    sub_ln357_5_fu_3118_p2 <= std_logic_vector(unsigned(zext_ln357_5_fu_3115_p1) - unsigned(zext_ln356_11_fu_3106_p1));
    sub_ln357_6_fu_3225_p2 <= std_logic_vector(unsigned(zext_ln357_6_fu_3222_p1) - unsigned(zext_ln356_13_fu_3213_p1));
    sub_ln357_7_fu_3260_p2 <= std_logic_vector(unsigned(zext_ln357_7_fu_3257_p1) - unsigned(zext_ln356_15_fu_3248_p1));
    sub_ln357_fu_2771_p2 <= std_logic_vector(unsigned(zext_ln357_fu_2768_p1) - unsigned(zext_ln356_1_fu_2759_p1));
    tmp_139_fu_2971_p3 <= mul_ln1118_76_reg_5626(18 downto 18);
    tmp_140_fu_3002_p3 <= mul_ln1118_77_reg_5643(18 downto 18);
    tmp_141_fu_3142_p3 <= mul_ln1118_80_reg_5716(18 downto 18);
    tmp_142_fu_3266_p3 <= mul_ln1118_81_reg_5777(18 downto 18);
    tmp_143_fu_3320_p3 <= mul_ln1118_84_reg_5826(18 downto 18);
    tmp_144_fu_3374_p3 <= mul_ln1118_85_reg_5855(18 downto 18);
    tmp_145_fu_3428_p3 <= mul_ln1118_88_reg_5884(18 downto 18);
    tmp_146_fu_3482_p3 <= mul_ln1118_89_reg_5913(18 downto 18);
    tmp_147_fu_3536_p3 <= mul_ln1118_92_reg_5942(18 downto 18);
    tmp_148_fu_3590_p3 <= mul_ln1118_93_reg_5971(18 downto 18);
    tmp_149_fu_3667_p3 <= mul_ln1118_96_reg_6000(18 downto 18);
    tmp_150_fu_3698_p3 <= mul_ln1118_97_reg_6017(18 downto 18);
    tmp_151_fu_3775_p3 <= mul_ln1118_100_reg_6058(18 downto 18);
    tmp_152_fu_3806_p3 <= mul_ln1118_101_reg_6075(18 downto 18);
    tmp_153_fu_3883_p3 <= mul_ln1118_104_reg_6116(18 downto 18);
    tmp_154_fu_3914_p3 <= mul_ln1118_105_reg_6133(18 downto 18);
    trunc_ln345_fu_2113_p1 <= ap_phi_mux_y_0_phi_fu_2073_p4(3 - 1 downto 0);
    trunc_ln851_78_fu_2871_p1 <= mul_ln1118_77_fu_2865_p2(9 - 1 downto 0);
    trunc_ln851_79_fu_3042_p1 <= mul_ln1118_80_fu_3036_p2(9 - 1 downto 0);
    trunc_ln851_80_fu_3182_p1 <= mul_ln1118_81_fu_3176_p2(9 - 1 downto 0);
    trunc_ln851_81_fu_3306_p1 <= mul_ln1118_84_fu_3300_p2(9 - 1 downto 0);
    trunc_ln851_82_fu_3360_p1 <= mul_ln1118_85_fu_3354_p2(9 - 1 downto 0);
    trunc_ln851_83_fu_3414_p1 <= mul_ln1118_88_fu_3408_p2(9 - 1 downto 0);
    trunc_ln851_84_fu_3468_p1 <= mul_ln1118_89_fu_3462_p2(9 - 1 downto 0);
    trunc_ln851_85_fu_3522_p1 <= mul_ln1118_92_fu_3516_p2(9 - 1 downto 0);
    trunc_ln851_86_fu_3576_p1 <= mul_ln1118_93_fu_3570_p2(9 - 1 downto 0);
    trunc_ln851_87_fu_3630_p1 <= mul_ln1118_96_fu_3624_p2(9 - 1 downto 0);
    trunc_ln851_88_fu_3653_p1 <= mul_ln1118_97_fu_3647_p2(9 - 1 downto 0);
    trunc_ln851_89_fu_3738_p1 <= mul_ln1118_100_fu_3732_p2(9 - 1 downto 0);
    trunc_ln851_90_fu_3761_p1 <= mul_ln1118_101_fu_3755_p2(9 - 1 downto 0);
    trunc_ln851_91_fu_3846_p1 <= mul_ln1118_104_fu_3840_p2(9 - 1 downto 0);
    trunc_ln851_92_fu_3869_p1 <= mul_ln1118_105_fu_3863_p2(9 - 1 downto 0);
    trunc_ln851_fu_2848_p1 <= mul_ln1118_76_fu_2842_p2(9 - 1 downto 0);
    xor_ln355_1_fu_2777_p2 <= (tmp_24_reg_5548 xor ap_const_lv8_80);
    xor_ln355_2_fu_2885_p2 <= (tmp_25_reg_5604 xor ap_const_lv8_80);
    xor_ln355_3_fu_2919_p2 <= (tmp_26_reg_5610 xor ap_const_lv8_80);
    xor_ln355_4_fu_3056_p2 <= (tmp_27_reg_5680 xor ap_const_lv8_80);
    xor_ln355_5_fu_3090_p2 <= (tmp_28_reg_5686 xor ap_const_lv8_80);
    xor_ln355_6_fu_3196_p2 <= (tmp_29_reg_5753 xor ap_const_lv8_80);
    xor_ln355_7_fu_3231_p2 <= (tmp_30_reg_5759 xor ap_const_lv8_80);
    xor_ln355_fu_2742_p2 <= (tmp_s_reg_5542 xor ap_const_lv8_80);

    yData_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_0_address0 <= ap_const_lv64_6(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_0_address0 <= ap_const_lv64_4(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_0_address0 <= ap_const_lv64_2(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_0_address0 <= ap_const_lv64_0(3 - 1 downto 0);
            else 
                yData_0_address0 <= "XXX";
            end if;
        else 
            yData_0_address0 <= "XXX";
        end if; 
    end process;


    yData_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_0_address1 <= ap_const_lv64_7(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_0_address1 <= ap_const_lv64_5(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_0_address1 <= ap_const_lv64_3(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_0_address1 <= ap_const_lv64_1(3 - 1 downto 0);
            else 
                yData_0_address1 <= "XXX";
            end if;
        else 
            yData_0_address1 <= "XXX";
        end if; 
    end process;


    yData_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_0_ce0 <= ap_const_logic_1;
        else 
            yData_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_0_ce1 <= ap_const_logic_1;
        else 
            yData_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    yData_0_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_fu_2742_p2, xor_ln355_2_fu_2885_p2, xor_ln355_4_fu_3056_p2, xor_ln355_6_fu_3196_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_0_d0 <= xor_ln355_6_fu_3196_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_0_d0 <= xor_ln355_4_fu_3056_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_0_d0 <= xor_ln355_2_fu_2885_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_0_d0 <= xor_ln355_fu_2742_p2;
            else 
                yData_0_d0 <= "XXXXXXXX";
            end if;
        else 
            yData_0_d0 <= "XXXXXXXX";
        end if; 
    end process;


    yData_0_d1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_1_fu_2777_p2, xor_ln355_3_fu_2919_p2, xor_ln355_5_fu_3090_p2, xor_ln355_7_fu_3231_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_0_d1 <= xor_ln355_7_fu_3231_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_0_d1 <= xor_ln355_5_fu_3090_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_0_d1 <= xor_ln355_3_fu_2919_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_0_d1 <= xor_ln355_1_fu_2777_p2;
            else 
                yData_0_d1 <= "XXXXXXXX";
            end if;
        else 
            yData_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    yData_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_0_we0 <= ap_const_logic_1;
        else 
            yData_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_0_we1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_0_we1 <= ap_const_logic_1;
        else 
            yData_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    yData_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_1_address0 <= ap_const_lv64_6(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_1_address0 <= ap_const_lv64_4(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_1_address0 <= ap_const_lv64_2(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_1_address0 <= ap_const_lv64_0(3 - 1 downto 0);
            else 
                yData_1_address0 <= "XXX";
            end if;
        else 
            yData_1_address0 <= "XXX";
        end if; 
    end process;


    yData_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_1_address1 <= ap_const_lv64_7(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_1_address1 <= ap_const_lv64_5(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_1_address1 <= ap_const_lv64_3(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_1_address1 <= ap_const_lv64_1(3 - 1 downto 0);
            else 
                yData_1_address1 <= "XXX";
            end if;
        else 
            yData_1_address1 <= "XXX";
        end if; 
    end process;


    yData_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_1_ce0 <= ap_const_logic_1;
        else 
            yData_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_1_ce1 <= ap_const_logic_1;
        else 
            yData_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    yData_1_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_fu_2742_p2, xor_ln355_2_fu_2885_p2, xor_ln355_4_fu_3056_p2, xor_ln355_6_fu_3196_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_1_d0 <= xor_ln355_6_fu_3196_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_1_d0 <= xor_ln355_4_fu_3056_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_1_d0 <= xor_ln355_2_fu_2885_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_1_d0 <= xor_ln355_fu_2742_p2;
            else 
                yData_1_d0 <= "XXXXXXXX";
            end if;
        else 
            yData_1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    yData_1_d1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_1_fu_2777_p2, xor_ln355_3_fu_2919_p2, xor_ln355_5_fu_3090_p2, xor_ln355_7_fu_3231_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_1_d1 <= xor_ln355_7_fu_3231_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_1_d1 <= xor_ln355_5_fu_3090_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_1_d1 <= xor_ln355_3_fu_2919_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_1_d1 <= xor_ln355_1_fu_2777_p2;
            else 
                yData_1_d1 <= "XXXXXXXX";
            end if;
        else 
            yData_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    yData_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_1_we0 <= ap_const_logic_1;
        else 
            yData_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_1_we1 <= ap_const_logic_1;
        else 
            yData_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    yData_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_2_address0 <= ap_const_lv64_6(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_2_address0 <= ap_const_lv64_4(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_2_address0 <= ap_const_lv64_2(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_2_address0 <= ap_const_lv64_0(3 - 1 downto 0);
            else 
                yData_2_address0 <= "XXX";
            end if;
        else 
            yData_2_address0 <= "XXX";
        end if; 
    end process;


    yData_2_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_2_address1 <= ap_const_lv64_7(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_2_address1 <= ap_const_lv64_5(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_2_address1 <= ap_const_lv64_3(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_2_address1 <= ap_const_lv64_1(3 - 1 downto 0);
            else 
                yData_2_address1 <= "XXX";
            end if;
        else 
            yData_2_address1 <= "XXX";
        end if; 
    end process;


    yData_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_2_ce0 <= ap_const_logic_1;
        else 
            yData_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_2_ce1 <= ap_const_logic_1;
        else 
            yData_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    yData_2_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_fu_2742_p2, xor_ln355_2_fu_2885_p2, xor_ln355_4_fu_3056_p2, xor_ln355_6_fu_3196_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_2_d0 <= xor_ln355_6_fu_3196_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_2_d0 <= xor_ln355_4_fu_3056_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_2_d0 <= xor_ln355_2_fu_2885_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_2_d0 <= xor_ln355_fu_2742_p2;
            else 
                yData_2_d0 <= "XXXXXXXX";
            end if;
        else 
            yData_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    yData_2_d1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_1_fu_2777_p2, xor_ln355_3_fu_2919_p2, xor_ln355_5_fu_3090_p2, xor_ln355_7_fu_3231_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_2_d1 <= xor_ln355_7_fu_3231_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_2_d1 <= xor_ln355_5_fu_3090_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_2_d1 <= xor_ln355_3_fu_2919_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_2_d1 <= xor_ln355_1_fu_2777_p2;
            else 
                yData_2_d1 <= "XXXXXXXX";
            end if;
        else 
            yData_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    yData_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_2_we0 <= ap_const_logic_1;
        else 
            yData_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_2_we1 <= ap_const_logic_1;
        else 
            yData_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    yData_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_3_address0 <= ap_const_lv64_6(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_3_address0 <= ap_const_lv64_4(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_3_address0 <= ap_const_lv64_2(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_3_address0 <= ap_const_lv64_0(3 - 1 downto 0);
            else 
                yData_3_address0 <= "XXX";
            end if;
        else 
            yData_3_address0 <= "XXX";
        end if; 
    end process;


    yData_3_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_3_address1 <= ap_const_lv64_7(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_3_address1 <= ap_const_lv64_5(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_3_address1 <= ap_const_lv64_3(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_3_address1 <= ap_const_lv64_1(3 - 1 downto 0);
            else 
                yData_3_address1 <= "XXX";
            end if;
        else 
            yData_3_address1 <= "XXX";
        end if; 
    end process;


    yData_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_3_ce0 <= ap_const_logic_1;
        else 
            yData_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_3_ce1 <= ap_const_logic_1;
        else 
            yData_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    yData_3_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_fu_2742_p2, xor_ln355_2_fu_2885_p2, xor_ln355_4_fu_3056_p2, xor_ln355_6_fu_3196_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_3_d0 <= xor_ln355_6_fu_3196_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_3_d0 <= xor_ln355_4_fu_3056_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_3_d0 <= xor_ln355_2_fu_2885_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_3_d0 <= xor_ln355_fu_2742_p2;
            else 
                yData_3_d0 <= "XXXXXXXX";
            end if;
        else 
            yData_3_d0 <= "XXXXXXXX";
        end if; 
    end process;


    yData_3_d1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_1_fu_2777_p2, xor_ln355_3_fu_2919_p2, xor_ln355_5_fu_3090_p2, xor_ln355_7_fu_3231_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_3_d1 <= xor_ln355_7_fu_3231_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_3_d1 <= xor_ln355_5_fu_3090_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_3_d1 <= xor_ln355_3_fu_2919_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_3_d1 <= xor_ln355_1_fu_2777_p2;
            else 
                yData_3_d1 <= "XXXXXXXX";
            end if;
        else 
            yData_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    yData_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_3_we0 <= ap_const_logic_1;
        else 
            yData_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_3_we1 <= ap_const_logic_1;
        else 
            yData_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    yData_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_4_address0 <= ap_const_lv64_6(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_4_address0 <= ap_const_lv64_4(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_4_address0 <= ap_const_lv64_2(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_4_address0 <= ap_const_lv64_0(3 - 1 downto 0);
            else 
                yData_4_address0 <= "XXX";
            end if;
        else 
            yData_4_address0 <= "XXX";
        end if; 
    end process;


    yData_4_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_4_address1 <= ap_const_lv64_7(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_4_address1 <= ap_const_lv64_5(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_4_address1 <= ap_const_lv64_3(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_4_address1 <= ap_const_lv64_1(3 - 1 downto 0);
            else 
                yData_4_address1 <= "XXX";
            end if;
        else 
            yData_4_address1 <= "XXX";
        end if; 
    end process;


    yData_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_4_ce0 <= ap_const_logic_1;
        else 
            yData_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_4_ce1 <= ap_const_logic_1;
        else 
            yData_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    yData_4_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_fu_2742_p2, xor_ln355_2_fu_2885_p2, xor_ln355_4_fu_3056_p2, xor_ln355_6_fu_3196_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_4_d0 <= xor_ln355_6_fu_3196_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_4_d0 <= xor_ln355_4_fu_3056_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_4_d0 <= xor_ln355_2_fu_2885_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_4_d0 <= xor_ln355_fu_2742_p2;
            else 
                yData_4_d0 <= "XXXXXXXX";
            end if;
        else 
            yData_4_d0 <= "XXXXXXXX";
        end if; 
    end process;


    yData_4_d1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_1_fu_2777_p2, xor_ln355_3_fu_2919_p2, xor_ln355_5_fu_3090_p2, xor_ln355_7_fu_3231_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_4_d1 <= xor_ln355_7_fu_3231_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_4_d1 <= xor_ln355_5_fu_3090_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_4_d1 <= xor_ln355_3_fu_2919_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_4_d1 <= xor_ln355_1_fu_2777_p2;
            else 
                yData_4_d1 <= "XXXXXXXX";
            end if;
        else 
            yData_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    yData_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_4_we0 <= ap_const_logic_1;
        else 
            yData_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_4_we1 <= ap_const_logic_1;
        else 
            yData_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    yData_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_5_address0 <= ap_const_lv64_6(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_5_address0 <= ap_const_lv64_4(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_5_address0 <= ap_const_lv64_2(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_5_address0 <= ap_const_lv64_0(3 - 1 downto 0);
            else 
                yData_5_address0 <= "XXX";
            end if;
        else 
            yData_5_address0 <= "XXX";
        end if; 
    end process;


    yData_5_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_5_address1 <= ap_const_lv64_7(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_5_address1 <= ap_const_lv64_5(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_5_address1 <= ap_const_lv64_3(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_5_address1 <= ap_const_lv64_1(3 - 1 downto 0);
            else 
                yData_5_address1 <= "XXX";
            end if;
        else 
            yData_5_address1 <= "XXX";
        end if; 
    end process;


    yData_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_5_ce0 <= ap_const_logic_1;
        else 
            yData_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_5_ce1 <= ap_const_logic_1;
        else 
            yData_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    yData_5_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_fu_2742_p2, xor_ln355_2_fu_2885_p2, xor_ln355_4_fu_3056_p2, xor_ln355_6_fu_3196_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_5_d0 <= xor_ln355_6_fu_3196_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_5_d0 <= xor_ln355_4_fu_3056_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_5_d0 <= xor_ln355_2_fu_2885_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_5_d0 <= xor_ln355_fu_2742_p2;
            else 
                yData_5_d0 <= "XXXXXXXX";
            end if;
        else 
            yData_5_d0 <= "XXXXXXXX";
        end if; 
    end process;


    yData_5_d1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_1_fu_2777_p2, xor_ln355_3_fu_2919_p2, xor_ln355_5_fu_3090_p2, xor_ln355_7_fu_3231_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_5_d1 <= xor_ln355_7_fu_3231_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_5_d1 <= xor_ln355_5_fu_3090_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_5_d1 <= xor_ln355_3_fu_2919_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_5_d1 <= xor_ln355_1_fu_2777_p2;
            else 
                yData_5_d1 <= "XXXXXXXX";
            end if;
        else 
            yData_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    yData_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_5_we0 <= ap_const_logic_1;
        else 
            yData_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_5_we1 <= ap_const_logic_1;
        else 
            yData_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    yData_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_6_address0 <= ap_const_lv64_6(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_6_address0 <= ap_const_lv64_4(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_6_address0 <= ap_const_lv64_2(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_6_address0 <= ap_const_lv64_0(3 - 1 downto 0);
            else 
                yData_6_address0 <= "XXX";
            end if;
        else 
            yData_6_address0 <= "XXX";
        end if; 
    end process;


    yData_6_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_6_address1 <= ap_const_lv64_7(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_6_address1 <= ap_const_lv64_5(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_6_address1 <= ap_const_lv64_3(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_6_address1 <= ap_const_lv64_1(3 - 1 downto 0);
            else 
                yData_6_address1 <= "XXX";
            end if;
        else 
            yData_6_address1 <= "XXX";
        end if; 
    end process;


    yData_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_6_ce0 <= ap_const_logic_1;
        else 
            yData_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_6_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_6_ce1 <= ap_const_logic_1;
        else 
            yData_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    yData_6_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_fu_2742_p2, xor_ln355_2_fu_2885_p2, xor_ln355_4_fu_3056_p2, xor_ln355_6_fu_3196_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_6_d0 <= xor_ln355_6_fu_3196_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_6_d0 <= xor_ln355_4_fu_3056_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_6_d0 <= xor_ln355_2_fu_2885_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_6_d0 <= xor_ln355_fu_2742_p2;
            else 
                yData_6_d0 <= "XXXXXXXX";
            end if;
        else 
            yData_6_d0 <= "XXXXXXXX";
        end if; 
    end process;


    yData_6_d1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_1_fu_2777_p2, xor_ln355_3_fu_2919_p2, xor_ln355_5_fu_3090_p2, xor_ln355_7_fu_3231_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_6_d1 <= xor_ln355_7_fu_3231_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_6_d1 <= xor_ln355_5_fu_3090_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_6_d1 <= xor_ln355_3_fu_2919_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_6_d1 <= xor_ln355_1_fu_2777_p2;
            else 
                yData_6_d1 <= "XXXXXXXX";
            end if;
        else 
            yData_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    yData_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_6_we0 <= ap_const_logic_1;
        else 
            yData_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_6_we1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_6_we1 <= ap_const_logic_1;
        else 
            yData_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    yData_7_address0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_7_address0 <= ap_const_lv64_6(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_7_address0 <= ap_const_lv64_4(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_7_address0 <= ap_const_lv64_2(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_7_address0 <= ap_const_lv64_0(3 - 1 downto 0);
            else 
                yData_7_address0 <= "XXX";
            end if;
        else 
            yData_7_address0 <= "XXX";
        end if; 
    end process;


    yData_7_address1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_7_address1 <= ap_const_lv64_7(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_7_address1 <= ap_const_lv64_5(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_7_address1 <= ap_const_lv64_3(3 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_7_address1 <= ap_const_lv64_1(3 - 1 downto 0);
            else 
                yData_7_address1 <= "XXX";
            end if;
        else 
            yData_7_address1 <= "XXX";
        end if; 
    end process;


    yData_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_7_ce0 <= ap_const_logic_1;
        else 
            yData_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_7_ce1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_7_ce1 <= ap_const_logic_1;
        else 
            yData_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    yData_7_d0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_fu_2742_p2, xor_ln355_2_fu_2885_p2, xor_ln355_4_fu_3056_p2, xor_ln355_6_fu_3196_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_7_d0 <= xor_ln355_6_fu_3196_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_7_d0 <= xor_ln355_4_fu_3056_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_7_d0 <= xor_ln355_2_fu_2885_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_7_d0 <= xor_ln355_fu_2742_p2;
            else 
                yData_7_d0 <= "XXXXXXXX";
            end if;
        else 
            yData_7_d0 <= "XXXXXXXX";
        end if; 
    end process;


    yData_7_d1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, xor_ln355_1_fu_2777_p2, xor_ln355_3_fu_2919_p2, xor_ln355_5_fu_3090_p2, xor_ln355_7_fu_3231_p2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
                yData_7_d1 <= xor_ln355_7_fu_3231_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
                yData_7_d1 <= xor_ln355_5_fu_3090_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                yData_7_d1 <= xor_ln355_3_fu_2919_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                yData_7_d1 <= xor_ln355_1_fu_2777_p2;
            else 
                yData_7_d1 <= "XXXXXXXX";
            end if;
        else 
            yData_7_d1 <= "XXXXXXXX";
        end if; 
    end process;


    yData_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_7_we0 <= ap_const_logic_1;
        else 
            yData_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    yData_7_we1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_11001, trunc_ln345_reg_5050_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((trunc_ln345_reg_5050_pp0_iter1_reg = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            yData_7_we1 <= ap_const_logic_1;
        else 
            yData_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_fu_2107_p2 <= std_logic_vector(unsigned(ap_phi_mux_y_0_phi_fu_2073_p4) + unsigned(ap_const_lv4_1));
    zext_ln350_10_fu_2252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln350_3_reg_5109),17));
    zext_ln350_11_fu_2262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln350_2_fu_2255_p3),17));
    zext_ln350_12_fu_2283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln350_2_fu_2278_p2),14));
    zext_ln350_13_fu_2314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln350_4_reg_5146),17));
    zext_ln350_14_fu_2324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln350_3_fu_2317_p3),17));
    zext_ln350_15_fu_2345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln350_3_fu_2340_p2),14));
    zext_ln350_16_fu_2376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln350_5_reg_5183),17));
    zext_ln350_17_fu_2386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln350_4_fu_2379_p3),17));
    zext_ln350_18_fu_2407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln350_4_fu_2402_p2),14));
    zext_ln350_19_fu_2437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln350_6_reg_5231),17));
    zext_ln350_1_fu_2137_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln350_9_fu_2129_p3),13));
    zext_ln350_20_fu_2447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln350_5_fu_2440_p3),17));
    zext_ln350_21_fu_2468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln350_5_fu_2463_p2),14));
    zext_ln350_22_fu_2512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln350_7_reg_5279),17));
    zext_ln350_23_fu_2522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln350_6_fu_2515_p3),17));
    zext_ln350_24_fu_2482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln350_6_fu_2477_p2),14));
    zext_ln350_25_fu_2559_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln350_8_reg_5285),17));
    zext_ln350_26_fu_2569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln350_7_fu_2562_p3),17));
    zext_ln350_2_fu_2093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xPos),13));
    zext_ln350_3_fu_2152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln350_reg_5065),16));
    zext_ln350_4_fu_2097_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xPos),14));
    zext_ln350_5_fu_2162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_2155_p3),16));
    zext_ln350_6_fu_2183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln350_fu_2178_p2),14));
    zext_ln350_7_fu_2200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln350_2_reg_5082),17));
    zext_ln350_8_fu_2210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln350_1_fu_2203_p3),17));
    zext_ln350_9_fu_2231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln350_1_fu_2226_p2),14));
    zext_ln350_fu_2125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln350_8_fu_2117_p3),13));
    zext_ln356_10_fu_3103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_17_reg_5564),9));
    zext_ln356_11_fu_3106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_reg_5686),9));
    zext_ln356_12_fu_3209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_2085),9));
    zext_ln356_13_fu_3213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_reg_5753),9));
    zext_ln356_14_fu_3244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_2089),9));
    zext_ln356_15_fu_3248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_reg_5759),9));
    zext_ln356_1_fu_2759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_5542),9));
    zext_ln356_2_fu_2790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_2089),9));
    zext_ln356_3_fu_2794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_5548),9));
    zext_ln356_4_fu_2898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_8_reg_5497),9));
    zext_ln356_5_fu_2901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_5604),9));
    zext_ln356_6_fu_2932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_11_reg_5507),9));
    zext_ln356_7_fu_2935_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_reg_5610),9));
    zext_ln356_8_fu_3069_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_14_reg_5554),9));
    zext_ln356_9_fu_3072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_reg_5680),9));
    zext_ln356_fu_2755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_2085),9));
    zext_ln357_1_fu_2803_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_2080),9));
    zext_ln357_2_fu_2910_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_6_reg_5199),9));
    zext_ln357_3_fu_2944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_9_reg_5247),9));
    zext_ln357_4_fu_3081_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_12_reg_5301),9));
    zext_ln357_5_fu_3115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_15_reg_5343),9));
    zext_ln357_6_fu_3222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_18_reg_5395),9));
    zext_ln357_7_fu_3257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_21_reg_5446),9));
    zext_ln357_fu_2768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(JpegEncoder_buffer_l_reg_5115),9));
end behav;
