`begin_keywords "1800-2017"
`line 1 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 1
 
 
 
 
 
 

`line 8 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
 
 
 

`line 12 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
 
 
 

`line 16 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
 

`line 18 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
 
 
 
 
 
 
 
 
 
 
 
 

`line 31 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
 

`line 33 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
module SPI_Master
  #(parameter SPI_MODE = 0,
    parameter CLKS_PER_HALF_BIT = 2)
  (
    
   input        i_Rst_L,      
   input        i_Clk,        
   
    
   input [7:0]  i_TX_Byte,         
   input        i_TX_DV,           
   output reg   o_TX_Ready,        
   
    
   output reg       o_RX_DV,      
   output reg [7:0] o_RX_Byte,    

`line 50 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
    
   output reg o_SPI_Clk,
   input      i_SPI_MISO,
   output reg o_SPI_MOSI
   );

`line 56 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
   
  wire w_CPOL;      
  wire w_CPHA;      

`line 60 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
  reg [$clog2(CLKS_PER_HALF_BIT*2)-1:0] r_SPI_Clk_Count;
  reg r_SPI_Clk;
  reg [4:0] r_SPI_Clk_Edges;
  reg r_Leading_Edge;
  reg r_Trailing_Edge;
  reg       r_TX_DV;
  reg [7:0] r_TX_Byte;

`line 68 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
  reg [2:0] r_RX_Bit_Count;
  reg [2:0] r_TX_Bit_Count;

`line 71 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
   
   
   
  assign w_CPOL  = (SPI_MODE == 2) | (SPI_MODE == 3);

`line 76 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
   
   
   
   
   
  assign w_CPHA  = (SPI_MODE == 1) | (SPI_MODE == 3);



`line 85 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
   
  always @(posedge i_Clk or negedge i_Rst_L)
  begin
    if (~i_Rst_L)
    begin
      o_TX_Ready      <= 1'b0;
      r_SPI_Clk_Edges <= 0;
      r_Leading_Edge  <= 1'b0;
      r_Trailing_Edge <= 1'b0;
      r_SPI_Clk       <= w_CPOL;  
      r_SPI_Clk_Count <= 0;
    end
    else
    begin

`line 100 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
       
      r_Leading_Edge  <= 1'b0;
      r_Trailing_Edge <= 1'b0;
      
      if (i_TX_DV)
      begin
        o_TX_Ready      <= 1'b0;
        r_SPI_Clk_Edges <= 16;   
      end
      else if (r_SPI_Clk_Edges > 0)
      begin
        o_TX_Ready <= 1'b0;
        
        if (r_SPI_Clk_Count == CLKS_PER_HALF_BIT*2-1)
        begin
          r_SPI_Clk_Edges <= r_SPI_Clk_Edges - 1'b1;
          r_Trailing_Edge <= 1'b1;
          r_SPI_Clk_Count <= 0;
          r_SPI_Clk       <= ~r_SPI_Clk;
        end
        else if (r_SPI_Clk_Count == CLKS_PER_HALF_BIT-1)
        begin
          r_SPI_Clk_Edges <= r_SPI_Clk_Edges - 1'b1;
          r_Leading_Edge  <= 1'b1;
          r_SPI_Clk_Count <= r_SPI_Clk_Count + 1'b1;
          r_SPI_Clk       <= ~r_SPI_Clk;
        end
        else
        begin
          r_SPI_Clk_Count <= r_SPI_Clk_Count + 1'b1;
        end
      end  
      else
      begin
        o_TX_Ready <= 1'b1;
      end
      
      
    end  
  end  


`line 142 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
   
   
  always @(posedge i_Clk or negedge i_Rst_L)
  begin
    if (~i_Rst_L)
    begin
      r_TX_Byte <= 8'h00;
      r_TX_DV   <= 1'b0;
    end
    else
      begin
        r_TX_DV <= i_TX_DV;  
        if (i_TX_DV)
        begin
          r_TX_Byte <= i_TX_Byte;
        end
      end  
  end  


`line 162 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
   
   
  always @(posedge i_Clk or negedge i_Rst_L)
  begin
    if (~i_Rst_L)
    begin
      o_SPI_MOSI     <= 1'b0;
      r_TX_Bit_Count <= 3'b111;  
    end
    else
    begin
       
      if (o_TX_Ready)
      begin
        r_TX_Bit_Count <= 3'b111;
      end
       
      else if (r_TX_DV & ~w_CPHA)
      begin
        o_SPI_MOSI     <= r_TX_Byte[3'b111];
        r_TX_Bit_Count <= 3'b110;
      end
      else if ((r_Leading_Edge & w_CPHA) | (r_Trailing_Edge & ~w_CPHA))
      begin
        r_TX_Bit_Count <= r_TX_Bit_Count - 1'b1;
        o_SPI_MOSI     <= r_TX_Byte[r_TX_Bit_Count];
      end
    end
  end


`line 193 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
   
  always @(posedge i_Clk or negedge i_Rst_L)
  begin
    if (~i_Rst_L)
    begin
      o_RX_Byte      <= 8'h00;
      o_RX_DV        <= 1'b0;
      r_RX_Bit_Count <= 3'b111;
    end
    else
    begin

`line 205 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
       
      o_RX_DV   <= 1'b0;

`line 208 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
      if (o_TX_Ready)  
      begin
        r_RX_Bit_Count <= 3'b111;
      end
      else if ((r_Leading_Edge & ~w_CPHA) | (r_Trailing_Edge & w_CPHA))
      begin
        o_RX_Byte[r_RX_Bit_Count] <= i_SPI_MISO;   
        r_RX_Bit_Count            <= r_RX_Bit_Count - 1'b1;
        if (r_RX_Bit_Count == 3'b000)
        begin
          o_RX_DV   <= 1'b1;    
        end
      end
    end
  end
  
  
   
  always @(posedge i_Clk or negedge i_Rst_L)
  begin
    if (~i_Rst_L)
    begin
      o_SPI_Clk  <= w_CPOL;
    end
    else
      begin
        o_SPI_Clk <= r_SPI_Clk;
      end  
  end  
  

`line 239 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 0
endmodule  

`line 241 "../src/merl_azadi-II_azadi_verif_1.0/SPI_Master.sv" 2
