// Seed: 2696334907
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input tri id_2,
    input uwire id_3,
    input wor id_4,
    input tri id_5,
    input tri id_6,
    output supply0 id_7,
    input wor id_8,
    input supply1 id_9,
    output tri id_10,
    input tri1 id_11,
    output tri id_12,
    input wire id_13,
    output tri1 id_14
);
  wire id_16, id_17;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    output tri0 id_2,
    output wor id_3,
    output supply0 id_4,
    output tri id_5,
    input wire id_6
);
  wire id_8;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_5, id_6, id_6, id_0, id_6, id_5, id_6, id_2
  );
endmodule
