Analysis & Synthesis report for the_project
Fri Sep 30 17:29:42 2016
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: regn:input_reg_a
 12. Parameter Settings for User Entity Instance: regn:input_reg_b
 13. Parameter Settings for User Entity Instance: regn:input_reg_op
 14. Parameter Settings for User Entity Instance: regn:input_reg_shamt
 15. Parameter Settings for User Entity Instance: regn:output_reg_hi
 16. Parameter Settings for User Entity Instance: regn:output_reg_lo
 17. Parameter Settings for User Entity Instance: regn:output_reg_zero
 18. Parameter Settings for Inferred Entity Instance: alu:my_alu|lpm_mult:Mult0
 19. Parameter Settings for Inferred Entity Instance: alu:my_alu|lpm_mult:Mult1
 20. lpm_mult Parameter Settings by Entity Instance
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 30 17:29:42 2016     ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; the_project                               ;
; Top-level Entity Name              ; alu_reg                                   ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 959                                       ;
;     Total combinational functions  ; 886                                       ;
;     Dedicated logic registers      ; 138                                       ;
; Total registers                    ; 138                                       ;
; Total pins                         ; 139                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0                                         ;
; Embedded Multiplier 9-bit elements ; 16                                        ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                  ;
+--------------------------------------------------------------------------------+
Option        : Device
Setting       : EP4CE115F29C7
Default Value : 

Option        : Top-level entity name
Setting       : alu_reg
Default Value : the_project

Option        : Family name
Setting       : Cyclone IV E
Default Value : Cyclone IV GX

Option        : Use smart compilation
Setting       : Off
Default Value : Off

Option        : Enable parallel Assembler and TimeQuest Timing Analyzer during compilation
Setting       : On
Default Value : On

Option        : Enable compact report table
Setting       : Off
Default Value : Off

Option        : Restructure Multiplexers
Setting       : Auto
Default Value : Auto

Option        : Create Debugging Nodes for IP Cores
Setting       : Off
Default Value : Off

Option        : Preserve fewer node names
Setting       : On
Default Value : On

Option        : Disable OpenCore Plus hardware evaluation
Setting       : Off
Default Value : Off

Option        : Verilog Version
Setting       : Verilog_2001
Default Value : Verilog_2001

Option        : VHDL Version
Setting       : VHDL_1993
Default Value : VHDL_1993

Option        : State Machine Processing
Setting       : Auto
Default Value : Auto

Option        : Safe State Machine
Setting       : Off
Default Value : Off

Option        : Extract Verilog State Machines
Setting       : On
Default Value : On

Option        : Extract VHDL State Machines
Setting       : On
Default Value : On

Option        : Ignore Verilog initial constructs
Setting       : Off
Default Value : Off

Option        : Iteration limit for constant Verilog loops
Setting       : 5000
Default Value : 5000

Option        : Iteration limit for non-constant Verilog loops
Setting       : 250
Default Value : 250

Option        : Add Pass-Through Logic to Inferred RAMs
Setting       : On
Default Value : On

Option        : Infer RAMs from Raw Logic
Setting       : On
Default Value : On

Option        : Parallel Synthesis
Setting       : On
Default Value : On

Option        : DSP Block Balancing
Setting       : Auto
Default Value : Auto

Option        : NOT Gate Push-Back
Setting       : On
Default Value : On

Option        : Power-Up Don't Care
Setting       : On
Default Value : On

Option        : Remove Redundant Logic Cells
Setting       : Off
Default Value : Off

Option        : Remove Duplicate Registers
Setting       : On
Default Value : On

Option        : Ignore CARRY Buffers
Setting       : Off
Default Value : Off

Option        : Ignore CASCADE Buffers
Setting       : Off
Default Value : Off

Option        : Ignore GLOBAL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore ROW GLOBAL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore LCELL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore SOFT Buffers
Setting       : On
Default Value : On

Option        : Limit AHDL Integers to 32 Bits
Setting       : Off
Default Value : Off

Option        : Optimization Technique
Setting       : Balanced
Default Value : Balanced

Option        : Carry Chain Length
Setting       : 70
Default Value : 70

Option        : Auto Carry Chains
Setting       : On
Default Value : On

Option        : Auto Open-Drain Pins
Setting       : On
Default Value : On

Option        : Perform WYSIWYG Primitive Resynthesis
Setting       : Off
Default Value : Off

Option        : Auto ROM Replacement
Setting       : On
Default Value : On

Option        : Auto RAM Replacement
Setting       : On
Default Value : On

Option        : Auto DSP Block Replacement
Setting       : On
Default Value : On

Option        : Auto Shift Register Replacement
Setting       : Auto
Default Value : Auto

Option        : Allow Shift Register Merging across Hierarchies
Setting       : Auto
Default Value : Auto

Option        : Auto Clock Enable Replacement
Setting       : On
Default Value : On

Option        : Strict RAM Replacement
Setting       : Off
Default Value : Off

Option        : Allow Synchronous Control Signals
Setting       : On
Default Value : On

Option        : Force Use of Synchronous Clear Signals
Setting       : Off
Default Value : Off

Option        : Auto RAM Block Balancing
Setting       : On
Default Value : On

Option        : Auto RAM to Logic Cell Conversion
Setting       : Off
Default Value : Off

Option        : Auto Resource Sharing
Setting       : Off
Default Value : Off

Option        : Allow Any RAM Size For Recognition
Setting       : Off
Default Value : Off

Option        : Allow Any ROM Size For Recognition
Setting       : Off
Default Value : Off

Option        : Allow Any Shift Register Size For Recognition
Setting       : Off
Default Value : Off

Option        : Use LogicLock Constraints during Resource Balancing
Setting       : On
Default Value : On

Option        : Ignore translate_off and synthesis_off directives
Setting       : Off
Default Value : Off

Option        : Timing-Driven Synthesis
Setting       : On
Default Value : On

Option        : Report Parameter Settings
Setting       : On
Default Value : On

Option        : Report Source Assignments
Setting       : On
Default Value : On

Option        : Report Connectivity Checks
Setting       : On
Default Value : On

Option        : Ignore Maximum Fan-Out Assignments
Setting       : Off
Default Value : Off

Option        : Synchronization Register Chain Length
Setting       : 2
Default Value : 2

Option        : PowerPlay Power Optimization
Setting       : Normal compilation
Default Value : Normal compilation

Option        : HDL message level
Setting       : Level2
Default Value : Level2

Option        : Suppress Register Optimization Related Messages
Setting       : Off
Default Value : Off

Option        : Number of Removed Registers Reported in Synthesis Report
Setting       : 5000
Default Value : 5000

Option        : Number of Swept Nodes Reported in Synthesis Report
Setting       : 5000
Default Value : 5000

Option        : Number of Inverted Registers Reported in Synthesis Report
Setting       : 100
Default Value : 100

Option        : Clock MUX Protection
Setting       : On
Default Value : On

Option        : Auto Gated Clock Conversion
Setting       : Off
Default Value : Off

Option        : Block Design Naming
Setting       : Auto
Default Value : Auto

Option        : SDC constraint protection
Setting       : Off
Default Value : Off

Option        : Synthesis Effort
Setting       : Auto
Default Value : Auto

Option        : Shift Register Replacement - Allow Asynchronous Clear Signal
Setting       : On
Default Value : On

Option        : Analysis & Synthesis Message Level
Setting       : Medium
Default Value : Medium

Option        : Disable Register Merging Across Hierarchies
Setting       : Auto
Default Value : Auto

Option        : Resource Aware Inference For Block RAM
Setting       : On
Default Value : On

Option        : Synthesis Seed
Setting       : 1
Default Value : 1
+--------------------------------------------------------------------------------+



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                         ;
+--------------------------------------------------------------------------------+
File Name with User-Entered Path : alu_reg.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : /acct/sagerje/Downloads/quartus_work/alu_reg.v
Library                          : 

File Name with User-Entered Path : alu.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : /acct/sagerje/Downloads/quartus_work/alu.v
Library                          : 

File Name with User-Entered Path : regn.v
Used in Netlist                  : yes
File Type                        : Auto-Found Verilog HDL File 
File Name with Absolute Path     : /acct/sagerje/Downloads/quartus_work/regn.v
Library                          : 

File Name with User-Entered Path : lpm_mult.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_mult.tdf
Library                          : 

File Name with User-Entered Path : aglobal120.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/aglobal120.inc
Library                          : 

File Name with User-Entered Path : lpm_add_sub.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_add_sub.inc
Library                          : 

File Name with User-Entered Path : multcore.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/multcore.inc
Library                          : 

File Name with User-Entered Path : bypassff.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/bypassff.inc
Library                          : 

File Name with User-Entered Path : altshift.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altshift.inc
Library                          : 

File Name with User-Entered Path : db/mult_46t.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : /acct/sagerje/Downloads/quartus_work/db/mult_46t.tdf
Library                          : 

File Name with User-Entered Path : db/mult_7dt.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : /acct/sagerje/Downloads/quartus_work/db/mult_7dt.tdf
Library                          : 
+--------------------------------------------------------------------------------+



+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 959       ;
;                                             ;           ;
; Total combinational functions               ; 886       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 386       ;
;     -- 3 input functions                    ; 411       ;
;     -- <=2 input functions                  ; 89        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 594       ;
;     -- arithmetic mode                      ; 292       ;
;                                             ;           ;
; Total registers                             ; 138       ;
;     -- Dedicated logic registers            ; 138       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 139       ;
; Embedded Multiplier 9-bit elements          ; 16        ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 138       ;
; Total fan-out                               ; 3691      ;
; Average fan-out                             ; 2.80      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                            ;
+--------------------------------------------------------------------------------+
Compilation Hierarchy Node : |alu_reg
LC Combinationals          : 886 (0)
LC Registers               : 138 (0)
Memory Bits                : 0
DSP Elements               : 16
DSP 9x9                    : 0
DSP 18x18                  : 8
Pins                       : 139
Virtual Pins               : 0
Full Hierarchy Name        : |alu_reg
Library Name               : 

Compilation Hierarchy Node :    |alu:my_alu|
LC Combinationals          : 885 (714)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 16
DSP 9x9                    : 0
DSP 18x18                  : 8
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |alu_reg|alu:my_alu
Library Name               : 

Compilation Hierarchy Node :       |lpm_mult:Mult0|
LC Combinationals          : 92 (0)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |alu_reg|alu:my_alu|lpm_mult:Mult0
Library Name               : 

Compilation Hierarchy Node :          |mult_46t:auto_generated|
LC Combinationals          : 92 (92)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |alu_reg|alu:my_alu|lpm_mult:Mult0|mult_46t:auto_generated
Library Name               : 

Compilation Hierarchy Node :       |lpm_mult:Mult1|
LC Combinationals          : 79 (0)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |alu_reg|alu:my_alu|lpm_mult:Mult1
Library Name               : 

Compilation Hierarchy Node :          |mult_7dt:auto_generated|
LC Combinationals          : 79 (79)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |alu_reg|alu:my_alu|lpm_mult:Mult1|mult_7dt:auto_generated
Library Name               : 

Compilation Hierarchy Node :    |regn:input_reg_a|
LC Combinationals          : 0 (0)
LC Registers               : 32 (32)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |alu_reg|regn:input_reg_a
Library Name               : 

Compilation Hierarchy Node :    |regn:input_reg_b|
LC Combinationals          : 0 (0)
LC Registers               : 32 (32)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |alu_reg|regn:input_reg_b
Library Name               : 

Compilation Hierarchy Node :    |regn:input_reg_op|
LC Combinationals          : 0 (0)
LC Registers               : 4 (4)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |alu_reg|regn:input_reg_op
Library Name               : 

Compilation Hierarchy Node :    |regn:input_reg_shamt|
LC Combinationals          : 0 (0)
LC Registers               : 5 (5)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |alu_reg|regn:input_reg_shamt
Library Name               : 

Compilation Hierarchy Node :    |regn:output_reg_hi|
LC Combinationals          : 1 (1)
LC Registers               : 32 (32)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |alu_reg|regn:output_reg_hi
Library Name               : 

Compilation Hierarchy Node :    |regn:output_reg_lo|
LC Combinationals          : 0 (0)
LC Registers               : 32 (32)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |alu_reg|regn:output_reg_lo
Library Name               : 

Compilation Hierarchy Node :    |regn:output_reg_zero|
LC Combinationals          : 0 (0)
LC Registers               : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |alu_reg|regn:output_reg_zero
Library Name               : 
+--------------------------------------------------------------------------------+

Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 138   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                 ;
+--------------------------------------------------------------------------------+
Multiplexer Inputs         : 16:1
Bus Width                  : 32 bits
Baseline Area              : 320 LEs
Area if Restructured       : 64 LEs
Saving if Restructured     : 256 LEs
Registered                 : |alu_reg|regn:output_reg_hi|q[0]
Example Multiplexer Output : 

Multiplexer Inputs         : 18:1
Bus Width                  : 8 bits
Baseline Area              : 96 LEs
Area if Restructured       : 72 LEs
Saving if Restructured     : 24 LEs
Registered                 : |alu_reg|alu:my_alu|Mux22
Example Multiplexer Output : 

Multiplexer Inputs         : 19:1
Bus Width                  : 7 bits
Baseline Area              : 84 LEs
Area if Restructured       : 63 LEs
Saving if Restructured     : 21 LEs
Registered                 : |alu_reg|alu:my_alu|Mux13
Example Multiplexer Output : 

Multiplexer Inputs         : 19:1
Bus Width                  : 4 bits
Baseline Area              : 48 LEs
Area if Restructured       : 40 LEs
Saving if Restructured     : 8 LEs
Registered                 : |alu_reg|alu:my_alu|Mux27
Example Multiplexer Output : 

Multiplexer Inputs         : 20:1
Bus Width                  : 4 bits
Baseline Area              : 52 LEs
Area if Restructured       : 40 LEs
Saving if Restructured     : 12 LEs
Registered                 : |alu_reg|alu:my_alu|Mux6
Example Multiplexer Output : 

Multiplexer Inputs         : 20:1
Bus Width                  : 2 bits
Baseline Area              : 26 LEs
Area if Restructured       : 20 LEs
Saving if Restructured     : 6 LEs
Registered                 : |alu_reg|alu:my_alu|Mux29
Example Multiplexer Output : 

Multiplexer Inputs         : 21:1
Bus Width                  : 2 bits
Baseline Area              : 28 LEs
Area if Restructured       : 22 LEs
Saving if Restructured     : 6 LEs
Registered                 : |alu_reg|alu:my_alu|Mux3
Example Multiplexer Output : 
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:input_reg_a                  ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 32
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:input_reg_b                  ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 32
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:input_reg_op                 ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 4
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:input_reg_shamt              ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 5
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:output_reg_hi                ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 32
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:output_reg_lo                ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 32
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:output_reg_zero              ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:my_alu|lpm_mult:Mult0     ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 64
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 64
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone IV E
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : mult_46t
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:my_alu|lpm_mult:Mult1     ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 64
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 64
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : UNSIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone IV E
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : mult_7dt
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                    ;
+---------------------------------------+---------------------------+
; Name                                  ; Value                     ;
+---------------------------------------+---------------------------+
; Number of entity instances            ; 2                         ;
; Entity Instance                       ; alu:my_alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                        ;
;     -- LPM_WIDTHB                     ; 32                        ;
;     -- LPM_WIDTHP                     ; 64                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                        ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
; Entity Instance                       ; alu:my_alu|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                        ;
;     -- LPM_WIDTHB                     ; 32                        ;
;     -- LPM_WIDTHP                     ; 64                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                        ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
+---------------------------------------+---------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Fri Sep 30 17:29:38 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off the_project -c the_project
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testbench3.v
    Info (12023): Found entity 1: testbench3
Info (12021): Found 1 design units, including 1 entities, in source file testbench2.v
    Info (12023): Found entity 1: testbench2
Info (12021): Found 1 design units, including 1 entities, in source file testbench1.v
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file alu_reg.v
    Info (12023): Found entity 1: alu_reg
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file adder_reg.v
    Info (12023): Found entity 1: adder_reg
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder
Info (12127): Elaborating entity "alu_reg" for the top level hierarchy
Warning (12125): Using design file regn.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: regn
Info (12128): Elaborating entity "regn" for hierarchy "regn:input_reg_a"
Info (12128): Elaborating entity "regn" for hierarchy "regn:input_reg_op"
Info (12128): Elaborating entity "regn" for hierarchy "regn:input_reg_shamt"
Info (12128): Elaborating entity "alu" for hierarchy "alu:my_alu"
Warning (10935): Verilog HDL Casex/Casez warning at alu.v(42): casex/casez item expression overlaps with a previous casex/casez item expression
Info (12128): Elaborating entity "regn" for hierarchy "regn:output_reg_zero"
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "alu:my_alu|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "alu:my_alu|Mult1"
Info (12130): Elaborated megafunction instantiation "alu:my_alu|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "alu:my_alu|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t
Info (12130): Elaborated megafunction instantiation "alu:my_alu|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "alu:my_alu|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Info (13014): Ignored 470 buffer(s)
    Info (13019): Ignored 470 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1144 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 74 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 989 logic cells
    Info (21062): Implemented 16 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 377 megabytes
    Info: Processing ended: Fri Sep 30 17:29:42 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


