$date
	Thu Sep 20 16:16:31 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_4_1mux $end
$var wire 1 ! w $end
$var reg 1 " abit $end
$var reg 1 # bbit $end
$var reg 1 $ cbit $end
$var reg 1 % dbit $end
$var reg 1 & sel0 $end
$var reg 1 ' sel1 $end
$scope module obj $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$var wire 1 ! y $end
$scope module o1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 * gnd $end
$var wire 1 & s $end
$var wire 1 + vdd $end
$var wire 1 , w1 $end
$var wire 1 - w2 $end
$var wire 1 . w3 $end
$var wire 1 ( y $end
$upscope $end
$scope module o2 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 / gnd $end
$var wire 1 & s $end
$var wire 1 0 vdd $end
$var wire 1 1 w1 $end
$var wire 1 2 w2 $end
$var wire 1 3 w3 $end
$var wire 1 ) y $end
$upscope $end
$scope module o3 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 4 gnd $end
$var wire 1 ' s $end
$var wire 1 5 vdd $end
$var wire 1 6 w1 $end
$var wire 1 7 w2 $end
$var wire 1 8 w3 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
08
z7
16
15
04
03
z2
11
10
0/
0.
z-
1,
1+
0*
1)
0(
0'
0&
1%
1$
0#
0"
0!
$end
#10
0)
0$
1#
#20
1-
0(
0.
12
1)
z3
1$
0#
z,
z1
1&
#30
1!
1(
z.
0$
1#
#40
17
z8
z-
0(
0.
z2
1)
03
1$
0#
z6
1!
1'
1,
11
0&
#50
0!
08
0)
0$
1#
#60
1!
z8
1-
0(
0.
12
1)
z3
1$
0#
z,
z1
1&
#70
1(
z.
0$
1#
#90
