<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="diseno1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="diseno1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="diseno1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="diseno1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="diseno1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="diseno1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="diseno1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="diseno1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="diseno1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="diseno1_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="diseno1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="diseno1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pruebaProcess_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pruebaProcess_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="pruebaProcess_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pruebaProcess_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1596497081" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1596497081">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1596497535" xil_pn:in_ck="-6336222308097019471" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1596497535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="diseno1.vhd"/>
      <outfile xil_pn:name="pruebaProcess.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1596497081" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1791076833850575956" xil_pn:start_ts="1596497081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596497081" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-738776589266319530" xil_pn:start_ts="1596497081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596497081" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5960489270993560272" xil_pn:start_ts="1596497081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596497538" xil_pn:in_ck="-6336222308097019471" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1596497538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="diseno1.vhd"/>
      <outfile xil_pn:name="pruebaProcess.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1596497542" xil_pn:in_ck="-6336222308097019471" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4720310841698754954" xil_pn:start_ts="1596497538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="pruebaProcess_beh.prj"/>
      <outfile xil_pn:name="pruebaProcess_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1596497679" xil_pn:in_ck="8376476583826111789" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="824296713940743799" xil_pn:start_ts="1596497678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="pruebaProcess_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1596497427" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1596497427">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1596497427" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1765486907597955448" xil_pn:start_ts="1596497427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596497427" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5960489270993560272" xil_pn:start_ts="1596497427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596497427" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1596497427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596497427" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8817161651551571702" xil_pn:start_ts="1596497427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596497427" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1596497427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596497427" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8271790581377817210" xil_pn:start_ts="1596497427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596497434" xil_pn:in_ck="158197292307888835" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6867035402019379585" xil_pn:start_ts="1596497427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="diseno1.lso"/>
      <outfile xil_pn:name="diseno1.ngc"/>
      <outfile xil_pn:name="diseno1.ngr"/>
      <outfile xil_pn:name="diseno1.prj"/>
      <outfile xil_pn:name="diseno1.stx"/>
      <outfile xil_pn:name="diseno1.syr"/>
      <outfile xil_pn:name="diseno1.xst"/>
      <outfile xil_pn:name="diseno1_vhdl.prj"/>
      <outfile xil_pn:name="diseno1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
