{
    "DESIGN_NAME": "hatch_1_0_ihp_sg13g2_0925",
    "VERILOG_DEFINES": [
        "TARGET_ASIC",
        "TARGET_IHP13",
        "TARGET_RTL",
        "TARGET_SYNTHESIS",
        "VERILATOR=1",
        "SYNTHESIS=1",
        "COMMON_CELLS_ASSERTS_OFF=1",
        "FUNCTIONAL"
    ],
    "VERILOG_INCLUDE_DIRS": [
        "src/croc/rtl/apb/include",
        "src/croc/rtl/common_cells/include",
        "src/croc/rtl/cve2/include",
        "src/croc/rtl/obi/include",
        "src/croc/rtl/register_interface/include"
    ],
    "VERILOG_FILES": [
        "src/croc/rtl/common_cells/binary_to_gray.sv",
        "src/croc/rtl/common_cells/cb_filter_pkg.sv",
        "src/croc/rtl/common_cells/cc_onehot.sv",
        "src/croc/rtl/common_cells/cdc_reset_ctrlr_pkg.sv",
        "src/croc/rtl/common_cells/cf_math_pkg.sv",
        "src/croc/rtl/common_cells/clk_int_div.sv",
        "src/croc/rtl/common_cells/credit_counter.sv",
        "src/croc/rtl/common_cells/delta_counter.sv",
        "src/croc/rtl/common_cells/ecc_pkg.sv",
        "src/croc/rtl/common_cells/edge_propagator_tx.sv",
        "src/croc/rtl/common_cells/exp_backoff.sv",
        "src/croc/rtl/common_cells/fifo_v3.sv",
        "src/croc/rtl/common_cells/gray_to_binary.sv",
        "src/croc/rtl/common_cells/isochronous_4phase_handshake.sv",
        "src/croc/rtl/common_cells/isochronous_spill_register.sv",
        "src/croc/rtl/common_cells/lfsr.sv",
        "src/croc/rtl/common_cells/lfsr_16bit.sv",
        "src/croc/rtl/common_cells/lfsr_8bit.sv",
        "src/croc/rtl/common_cells/lossy_valid_to_stream.sv",
        "src/croc/rtl/common_cells/mv_filter.sv",
        "src/croc/rtl/common_cells/onehot_to_bin.sv",
        "src/croc/rtl/common_cells/plru_tree.sv",
        "src/croc/rtl/common_cells/passthrough_stream_fifo.sv",
        "src/croc/rtl/common_cells/popcount.sv",
        "src/croc/rtl/common_cells/rr_arb_tree.sv",
        "src/croc/rtl/common_cells/rstgen_bypass.sv",
        "src/croc/rtl/common_cells/serial_deglitch.sv",
        "src/croc/rtl/common_cells/shift_reg.sv",
        "src/croc/rtl/common_cells/shift_reg_gated.sv",
        "src/croc/rtl/common_cells/spill_register_flushable.sv",
        "src/croc/rtl/common_cells/stream_demux.sv",
        "src/croc/rtl/common_cells/stream_filter.sv",
        "src/croc/rtl/common_cells/stream_fork.sv",
        "src/croc/rtl/common_cells/stream_intf.sv",
        "src/croc/rtl/common_cells/stream_join_dynamic.sv",
        "src/croc/rtl/common_cells/stream_mux.sv",
        "src/croc/rtl/common_cells/stream_throttle.sv",
        "src/croc/rtl/common_cells/sub_per_hash.sv",
        "src/croc/rtl/common_cells/sync.sv",
        "src/croc/rtl/common_cells/sync_wedge.sv",
        "src/croc/rtl/common_cells/unread.sv",
        "src/croc/rtl/common_cells/read.sv",
        "src/croc/rtl/common_cells/addr_decode_dync.sv",
        "src/croc/rtl/common_cells/cdc_2phase.sv",
        "src/croc/rtl/common_cells/cdc_4phase.sv",
        "src/croc/rtl/common_cells/clk_int_div_static.sv",
        "src/croc/rtl/common_cells/addr_decode.sv",
        "src/croc/rtl/common_cells/addr_decode_napot.sv",
        "src/croc/rtl/common_cells/multiaddr_decode.sv",
        "src/croc/rtl/common_cells/cb_filter.sv",
        "src/croc/rtl/common_cells/cdc_fifo_2phase.sv",
        "src/croc/rtl/common_cells/clk_mux_glitch_free.sv",
        "src/croc/rtl/common_cells/counter.sv",
        "src/croc/rtl/common_cells/ecc_decode.sv",
        "src/croc/rtl/common_cells/ecc_encode.sv",
        "src/croc/rtl/common_cells/edge_detect.sv",
        "src/croc/rtl/common_cells/lzc.sv",
        "src/croc/rtl/common_cells/max_counter.sv",
        "src/croc/rtl/common_cells/rstgen.sv",
        "src/croc/rtl/common_cells/spill_register.sv",
        "src/croc/rtl/common_cells/stream_delay.sv",
        "src/croc/rtl/common_cells/stream_fifo.sv",
        "src/croc/rtl/common_cells/stream_fork_dynamic.sv",
        "src/croc/rtl/common_cells/stream_join.sv",
        "src/croc/rtl/common_cells/cdc_reset_ctrlr.sv",
        "src/croc/rtl/common_cells/cdc_fifo_gray.sv",
        "src/croc/rtl/common_cells/fall_through_register.sv",
        "src/croc/rtl/common_cells/id_queue.sv",
        "src/croc/rtl/common_cells/stream_to_mem.sv",
        "src/croc/rtl/common_cells/stream_arbiter_flushable.sv",
        "src/croc/rtl/common_cells/stream_fifo_optimal_wrap.sv",
        "src/croc/rtl/common_cells/stream_register.sv",
        "src/croc/rtl/common_cells/stream_xbar.sv",
        "src/croc/rtl/common_cells/cdc_fifo_gray_clearable.sv",
        "src/croc/rtl/common_cells/cdc_2phase_clearable.sv",
        "src/croc/rtl/common_cells/mem_to_banks_detailed.sv",
        "src/croc/rtl/common_cells/stream_arbiter.sv",
        "src/croc/rtl/common_cells/stream_omega_net.sv",
        "src/croc/rtl/common_cells/mem_to_banks.sv",
        "src/croc/rtl/apb/apb_pkg.sv",
        "src/croc/rtl/obi/obi_pkg.sv",
        "src/croc/rtl/obi/obi_intf.sv",
        "src/croc/rtl/obi/obi_rready_converter.sv",
        "src/croc/rtl/obi/obi_atop_resolver.sv",
        "src/croc/rtl/obi/obi_cut.sv",
        "src/croc/rtl/obi/obi_demux.sv",
        "src/croc/rtl/obi/obi_err_sbr.sv",
        "src/croc/rtl/obi/obi_mux.sv",
        "src/croc/rtl/obi/obi_sram_shim.sv",
        "src/croc/rtl/obi/obi_xbar.sv",
        "src/cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv",
        "src/cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv",
        "src/cv32e40p/rtl/include/cv32e40p_pkg.sv",
        "src/cv32e40p/rtl/cv32e40p_if_stage.sv",
        "src/cv32e40p/rtl/cv32e40p_cs_registers.sv",
        "src/cv32e40p/rtl/cv32e40p_register_file_ff.sv",
        "src/cv32e40p/rtl/cv32e40p_load_store_unit.sv",
        "src/cv32e40p/rtl/cv32e40p_id_stage.sv",
        "src/cv32e40p/rtl/cv32e40p_aligner.sv",
        "src/cv32e40p/rtl/cv32e40p_decoder.sv",
        "src/cv32e40p/rtl/cv32e40p_compressed_decoder.sv",
        "src/cv32e40p/rtl/cv32e40p_fifo.sv",
        "src/cv32e40p/rtl/cv32e40p_prefetch_buffer.sv",
        "src/cv32e40p/rtl/cv32e40p_hwloop_regs.sv",
        "src/cv32e40p/rtl/cv32e40p_mult.sv",
        "src/cv32e40p/rtl/cv32e40p_int_controller.sv",
        "src/cv32e40p/rtl/cv32e40p_ex_stage.sv",
        "src/cv32e40p/rtl/cv32e40p_alu_div.sv",
        "src/cv32e40p/rtl/cv32e40p_alu.sv",
        "src/cv32e40p/rtl/cv32e40p_ff_one.sv",
        "src/cv32e40p/rtl/cv32e40p_popcnt.sv",
        "src/cv32e40p/rtl/cv32e40p_apu_disp.sv",
        "src/cv32e40p/rtl/cv32e40p_controller.sv",
        "src/cv32e40p/rtl/cv32e40p_obi_interface.sv",
        "src/cv32e40p/rtl/cv32e40p_prefetch_controller.sv",
        "src/cv32e40p/rtl/cv32e40p_sleep_unit.sv",
        "src/cv32e40p/rtl/cv32e40p_core.sv",
        "src/cv32e40p/rtl/wasm_next_handler.v",
        "src/cv32e40p/rtl/cv32e40p_top.sv",
        "src/croc/rtl/obi_uart/obi_uart_pkg.sv",
        "src/croc/rtl/obi_uart/obi_uart_baudgen.sv",
        "src/croc/rtl/obi_uart/obi_uart_interrupts.sv",
        "src/croc/rtl/obi_uart/obi_uart_modem.sv",
        "src/croc/rtl/obi_uart/obi_uart_rx.sv",
        "src/croc/rtl/obi_uart/obi_uart_tx.sv",
        "src/croc/rtl/obi_uart/obi_uart_register.sv",
        "src/croc/rtl/obi_uart/obi_uart.sv",
        "src/croc/rtl/register_interface/reg_intf.sv",
        "src/croc/rtl/register_interface/lowrisc_opentitan/prim_subreg_arb.sv",
        "src/croc/rtl/register_interface/lowrisc_opentitan/prim_subreg_ext.sv",
        "src/croc/rtl/register_interface/periph_to_reg.sv",
        "src/croc/rtl/register_interface/reg_to_apb.sv",
        "src/croc/rtl/register_interface/lowrisc_opentitan/prim_subreg_shadow.sv",
        "src/croc/rtl/register_interface/lowrisc_opentitan/prim_subreg.sv",
        "src/croc/rtl/riscv-dbg/dm_pkg.sv",
        "src/croc/rtl/riscv-dbg/debug_rom/debug_rom.sv",
        "src/croc/rtl/riscv-dbg/debug_rom/debug_rom_one_scratch.sv",
        "src/croc/rtl/riscv-dbg/dm_csrs.sv",
        "src/croc/rtl/riscv-dbg/dm_mem.sv",
        "src/croc/rtl/riscv-dbg/dmi_cdc.sv",
        "src/croc/rtl/riscv-dbg/dmi_jtag_tap.sv",
        "src/croc/rtl/riscv-dbg/dm_sba.sv",
        "src/croc/rtl/riscv-dbg/dm_top.sv",
        "src/croc_custom/dmi_jtag.sv",
        "src/croc/rtl/riscv-dbg/dm_obi_top.sv",
        "src/croc/rtl/timer_unit/timer_unit_counter.sv",
        "src/croc/rtl/timer_unit/timer_unit_counter_presc.sv",
        "src/croc/rtl/timer_unit/apb_timer_unit.sv",
        "src/croc/rtl/timer_unit/timer_unit.sv",
        "src/croc/ihp13/tc_clk.sv",
        "src/croc/ihp13/tc_sram_impl.sv",
        "src/soc/croc_pkg.sv",
        "src/soc/user_pkg.sv",
        "src/croc/rtl/soc_ctrl/soc_ctrl_reg_pkg.sv",
        "src/croc/rtl/gpio/gpio_reg_pkg.sv",
        "src/soc/core_wrap.sv",
        "src/croc/rtl/soc_ctrl/soc_ctrl_reg_top.sv",
        "src/croc/rtl/gpio/gpio_reg_top.sv",
        "src/croc/rtl/gpio/gpio.sv",
        "src/soc/croc_domain.sv",
        "src/soc/user_domain.sv",
        "src/soc/hatch.sv",
        "src/soc/trace.sv",
        "src/cv32e40p_clock_gate.sv",
        "src/hatch_1_0_ihp_sg13g2_0925.sv"
    ],
    "CLOCK_PERIOD": 20,
    "CLOCK_PORT": "clk_i",
    "PAD_CFG": "dir::scripts/pad.tcl",
    "PDN_CFG": "dir::scripts/pdn.tcl",

    "PNR_SDC_FILE": "dir::constraint.sdc",
    "SIGNOFF_SDC_FILE": "dir::constraint.sdc",  
    "FALLBACK_SDC": "dir::constraint.sdc",

    "EXTRA_GDS": "dir::src/croc/ihp13/bondpad/gds/bondpad_70x70.gds",
    "EXTRA_LEFS": "dir::src/croc/ihp13/bondpad/lef/bondpad_70x70.lef",

    "USE_SLANG": true,
    "SLANG_ARGUMENTS": ["--keep-hierarchy"],
    "SYNTH_HIERARCHY_MODE": "keep",
    "SYNTH_KEEP_HIERARCHY_MIN_COST": 2000,

    "RT_MAX_LAYER": "Metal5",

    "FP_SIZING": "absolute",
    "DIE_AREA":  [   0.00,   0.00, 2500.00, 2500.00],   
    "CORE_AREA": [ 362, 362, 2138, 2138],
    "PL_TARGET_DENSITY_PCT": 55,

    "VDD_NETS": ["VDD"],    
    "GND_NETS": ["VSS"],

    "meta": {
    "version": 2,
    "flow": "Classic",
    "substituting_steps": {
        "Checker.YosysSynthChecks": null,
        "Klayout.DRC": null,
        "Magic.DRC": null,
        "Netgen.LVS": null,
        "OpenROAD.IOPlacement": null,
        "OpenROAD.GlobalPlacementSkipIO": null,
        "+Odb.SetPowerConnections": "OpenROAD.Padring",
        "Checker.IllegalOverlap": null,
        "Magic.WriteLEF": null,
        "Odb.CheckDesignAntennaProperties": null,
        "Checker.PowerGridViolations": null,
        "Checker.DisconnectedPins": null
        }
    },

    "PAD_SOUTH": [

    "sg13g2_IOPad_io_clock",
    "sg13g2_IOPad_io_reset",

    "sg13g2_IOPad_io_flash_clk",
    "sg13g2_IOPad_io_flash_cs_n",
    "sg13g2_IOPad_flash\\[0\\].sg13g2_IOPad_io_flash_io",
    "sg13g2_IOPad_flash\\[1\\].sg13g2_IOPad_io_flash_io",
    "sg13g2_IOPad_flash\\[2\\].sg13g2_IOPad_io_flash_io",
    "sg13g2_IOPad_flash\\[3\\].sg13g2_IOPad_io_flash_io",


    "sg13g2_IOPad_io_psram_clk",
    "sg13g2_IOPad_io_psram_cs_n",
    "sg13g2_IOPad_psram\\[0\\].sg13g2_IOPad_io_psram_io",
    "sg13g2_IOPad_psram\\[1\\].sg13g2_IOPad_io_psram_io",
    "sg13g2_IOPad_psram\\[2\\].sg13g2_IOPad_io_psram_io",
    "sg13g2_IOPad_psram\\[3\\].sg13g2_IOPad_io_psram_io",

    "sg13g2_IOPad_io_ser_rx",
    "sg13g2_IOPad_io_ser_tx"
],
    "PAD_EAST": [
    "sg13g2_IOPadIOVdd_east",
    "sg13g2_IOPadIOVss_east",
        
    
    "sg13g2_IOPad_io_fpga_mode",
    "sg13g2_IOPad_io_fetch_enable",
    "sg13g2_IOPad_io_config_busy",
    "sg13g2_IOPad_io_core_sleep",
        
    "sg13g2_IOPad\\[0\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[1\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[2\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[3\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[4\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[5\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[6\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[7\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPadVss_east",
    "sg13g2_IOPadVdd_east"
],

"PAD_NORTH": [
    "sg13g2_IOPad\\[23\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[22\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[21\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[20\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[19\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[18\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[17\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[16\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[15\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[14\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[13\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[12\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[11\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[10\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[9\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[8\\].sg13g2_IOPad_io_gpio"
],

"PAD_WEST": [
    "sg13g2_IOPadVdd_west",
    "sg13g2_IOPadVss_west",

    "sg13g2_IOPad\\[31\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[30\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[29\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[28\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[27\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[26\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[25\\].sg13g2_IOPad_io_gpio",
    "sg13g2_IOPad\\[24\\].sg13g2_IOPad_io_gpio",

    "sg13g2_IOPad_io_fpga_sclk",
    "sg13g2_IOPad_io_fpga_cs_n",
    "sg13g2_IOPad_io_fpga_mosi",
    "sg13g2_IOPad_io_fpga_miso",
        
    "sg13g2_IOPadIOVss_west",
    "sg13g2_IOPadIOVdd_west"
],

    "ROUTING_OBSTRUCTIONS": [
        ["TopMetal1", 370, 850, 707, 1650],
        ["TopMetal1", 1793, 850, 2130, 1650]
    ],

    "GRT_ALLOW_CONGESTION": true,

    "MACROS": {
        "RM_IHPSG13_1P_1024x64_c2_bm_bist": {
            "gds": "dir::sram/RM_IHPSG13_1P_1024x64_c2_bm_bist.gds",
            "lef": "pdk_dir::libs.ref/sg13g2_sram/lef/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef", 
            "nl": "pdk_dir::libs.ref/sg13g2_sram/verilog/RM_IHPSG13_1P_1024x64_c2_bm_bist.v",
            "lib": {
                "nom_typ_1p20V_25C": "pdk_dir::libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_1024x64_c2_bm_bist_typ_1p20V_25C.lib",
                "nom_fast_1p32V_m40C": "pdk_dir::libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib",
                "nom_slow_1p08V_125C": "pdk_dir::libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib"
            },
            "instances": {
                "i_i_croc/gen_sram_bank[0].i_sram/gen_2048x32xBx1.i_cut": {
                    "location": [370, 850],    
                    "orientation": "W"
                },
                "i_i_croc/gen_sram_bank[1].i_sram/gen_2048x32xBx1.i_cut": {
                    "location": [1793, 850],
                    "orientation": "E"
                }
            }
        },
        "trng": {
            "gds": "dir::src/trng/klayout/trng.gds",
            "lef": "dir::src/trng/klayout/trng.lef",
            "nl": "dir::src/trng/verilog/trng.sv",
            "instances": {
                "i_i_croc/i_core_wrap/i_trng": {
                    "location": [500, 1900],
                    "orientation": "N"
                }
            }
        }
    }


}