// Seed: 65266570
module module_0;
  tri1 id_2;
  initial $display(~id_2, 1'b0);
  integer id_3 = 1;
  wire id_4, id_5;
endmodule
module module_1;
  assign id_1[1] = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_3;
  always disable id_5;
  assign id_3 = 1;
  module_0 modCall_1 ();
  or primCall (id_1, id_2, id_3, id_5);
  id_6(
      .id_0(1 == 1), .id_1(id_3), .id_2(1)
  );
  wire id_7;
endmodule
