<stg><name>Conv_sysarr_dbbuf</name>


<trans_list>

<trans id="332" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="12" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="15" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="17" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="19" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="22" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="24" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="27" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="29" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb428:9 %bias_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V

]]></Node>
<StgValue><ssdm name="bias_in_V_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
bb428:10 %tmp_data_V_1 = trunc i64 %bias_in_V_read

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="30" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb428:20 %div29_cast = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %bias_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="div29_cast"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
bb428:11 %bias_in_V_read_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read

]]></Node>
<StgValue><ssdm name="bias_in_V_read_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
bb428:12 %tmp_data_V_2 = trunc i64 %bias_in_V_read_1

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
bb428:13 %bias_in_V_read_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_1

]]></Node>
<StgValue><ssdm name="bias_in_V_read_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="64">
<![CDATA[
bb428:14 %trunc_ln521 = trunc i64 %bias_in_V_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln521"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
bb428:15 %tmp_data_V_3 = trunc i64 %bias_in_V_read_2

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
bb428:16 %bias_in_V_read_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_2

]]></Node>
<StgValue><ssdm name="bias_in_V_read_3"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
bb428:17 %tmp_data_V_4 = trunc i64 %bias_in_V_read_3

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb428:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb428:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
bb428:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %bias_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb428:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
bb428:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weight_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb428:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
bb428:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb428:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
bb428:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %conv_out_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
bb428:18 %bias_in_V_read_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_3

]]></Node>
<StgValue><ssdm name="bias_in_V_read_4"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
bb428:19 %tmp_data_V_5 = trunc i64 %bias_in_V_read_4

]]></Node>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
bb428:21 %tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %div29_cast, i2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
bb428:22 %br_ln240 = br void %bb427

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb427:0 %indvar_flatten = phi i32, void %bb428, i32 %add_ln240, void %bb427.split34

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
bb427:1 %ko = phi i30, void %bb428, i30 %select_ln240_1, void %bb427.split34

]]></Node>
<StgValue><ssdm name="ko"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
bb427:2 %ki = phi i3, void %bb428, i3 %add_ln242, void %bb427.split34

]]></Node>
<StgValue><ssdm name="ki"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb427:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb427:4 %icmp_ln240 = icmp_eq  i32 %indvar_flatten, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="icmp_ln240"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb427:5 %add_ln240 = add i32 %indvar_flatten, i32

]]></Node>
<StgValue><ssdm name="add_ln240"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb427:6 %br_ln240 = br i1 %icmp_ln240, void %.split21, void %._crit_edge307.loopexit

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split21:2 %icmp_ln242 = icmp_eq  i3 %ki, i3

]]></Node>
<StgValue><ssdm name="icmp_ln242"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split21:3 %select_ln240 = select i1 %icmp_ln242, i3, i3 %ki

]]></Node>
<StgValue><ssdm name="select_ln240"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split21:4 %add_ln240_1 = add i30, i30 %ko

]]></Node>
<StgValue><ssdm name="add_ln240_1"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
.split21:5 %select_ln240_1 = select i1 %icmp_ln242, i30 %add_ln240_1, i30 %ko

]]></Node>
<StgValue><ssdm name="select_ln240_1"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="3">
<![CDATA[
.split21:11 %trunc_ln244 = trunc i3 %select_ln240

]]></Node>
<StgValue><ssdm name="trunc_ln244"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split21:12 %switch_ln244 = switch i2 %trunc_ln244, void %branch11, i2, void %branch8, i2, void %branch9, i2, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln244"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb427.split34:0 %add_ln242 = add i3 %select_ln240, i3

]]></Node>
<StgValue><ssdm name="add_ln242"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
bb427.split34:1 %br_ln0 = br void %bb427

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split21:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_240_1_VITIS_LOOP_242_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split21:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="30">
<![CDATA[
.split21:6 %zext_ln240 = zext i30 %select_ln240_1

]]></Node>
<StgValue><ssdm name="zext_ln240"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split21:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split21:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split21:9 %bias_in_V_read_5 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read, i64 %bias_in_V_read_1, i64 %bias_in_V_read_2, i64 %bias_in_V_read_3, i64 %bias_in_V_read_4

]]></Node>
<StgValue><ssdm name="bias_in_V_read_5"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="64">
<![CDATA[
.split21:10 %trunc_ln708 = trunc i64 %bias_in_V_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln244" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch10:0 %bias_l1_2_addr = getelementptr i8 %bias_l1_2, i64, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="bias_l1_2_addr"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln244" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch10:1 %store_ln244 = store i8 %trunc_ln708, i9 %bias_l1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln244" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch10:2 %br_ln244 = br void %bb427.split34

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch9:0 %bias_l1_1_addr = getelementptr i8 %bias_l1_1, i64, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="bias_l1_1_addr"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch9:1 %store_ln244 = store i8 %trunc_ln708, i9 %bias_l1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch9:2 %br_ln244 = br void %bb427.split34

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:0 %bias_l1_0_addr = getelementptr i8 %bias_l1_0, i64, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="bias_l1_0_addr"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch8:1 %store_ln244 = store i8 %trunc_ln708, i9 %bias_l1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch8:2 %br_ln244 = br void %bb427.split34

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln244" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch11:0 %bias_l1_3_addr = getelementptr i8 %bias_l1_3, i64, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="bias_l1_3_addr"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln244" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch11:1 %store_ln244 = store i8 %trunc_ln708, i9 %bias_l1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln244" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch11:2 %br_ln244 = br void %bb427.split34

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge307.loopexit:0 %tmp = mul i32 %tmp_data_V_2, i32 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge307.loopexit:1 %tmp1 = mul i32 %tmp_data_V_5, i32 %tmp_data_V_5

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge307.loopexit:2 %mul41 = mul i32 %tmp1, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul41"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge307.loopexit:3 %br_ln247 = br void %bb426

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb426:0 %k = phi i32 %add_ln247, void %bb426.split4, i32, void %._crit_edge307.loopexit

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb426:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb426:2 %icmp_ln247 = icmp_eq  i32 %k, i32 %mul41

]]></Node>
<StgValue><ssdm name="icmp_ln247"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb426:3 %add_ln247 = add i32 %k, i32

]]></Node>
<StgValue><ssdm name="add_ln247"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb426:4 %br_ln247 = br i1 %icmp_ln247, void %bb426.split, void %._crit_edge299.loopexit

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb426.split:4 %lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %k, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="32">
<![CDATA[
bb426.split:10 %trunc_ln250 = trunc i32 %k

]]></Node>
<StgValue><ssdm name="trunc_ln250"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
bb426.split:11 %switch_ln250 = switch i2 %trunc_ln250, void %branch3, i2, void %branch0, i2, void %branch1, i2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln250"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
bb426.split4:0 %br_ln0 = br void %bb426

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb426.split:0 %speclooptripcount_ln247 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln247"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb426.split:1 %specloopname_ln247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln247"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb426.split:2 %weight_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %weight_in_V

]]></Node>
<StgValue><ssdm name="weight_in_V_read"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="64">
<![CDATA[
bb426.split:3 %trunc_ln708_1 = trunc i64 %weight_in_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="9">
<![CDATA[
bb426.split:5 %zext_ln250 = zext i9 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln250"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb426.split:6 %weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln250

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb426.split:7 %weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln250

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb426.split:8 %weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln250

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb426.split:9 %weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln250

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln250" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch2:0 %store_ln250 = store i8 %trunc_ln708_1, i9 %weight_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln250" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln250 = br void %bb426.split4

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1:0 %store_ln250 = store i8 %trunc_ln708_1, i9 %weight_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln250 = br void %bb426.split4

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch0:0 %store_ln250 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln250 = br void %bb426.split4

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln250" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch3:0 %store_ln250 = store i8 %trunc_ln708_1, i9 %weight_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln250" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln250 = br void %bb426.split4

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="30" op_0_bw="30" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge299.loopexit:0 %div52_cast = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %bias_in_V_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="div52_cast"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge299.loopexit:1 %mul55 = mul i32 %tmp_data_V_4, i32 %tmp_data_V_4

]]></Node>
<StgValue><ssdm name="mul55"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge299.loopexit:2 %empty = trunc i32 %mul55

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
._crit_edge299.loopexit:3 %tmp_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %mul55, i2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="35" op_0_bw="34">
<![CDATA[
._crit_edge299.loopexit:4 %bound8 = zext i34 %tmp_3

]]></Node>
<StgValue><ssdm name="bound8"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="30">
<![CDATA[
._crit_edge299.loopexit:5 %div52_cast_cast = zext i30 %div52_cast

]]></Node>
<StgValue><ssdm name="div52_cast_cast"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="34">
<![CDATA[
._crit_edge299.loopexit:6 %tmp_3_cast = zext i34 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge299.loopexit:7 %bound15 = mul i64 %div52_cast_cast, i64 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="bound15"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge299.loopexit:8 %icmp_ln257 = icmp_eq  i32 %mul55, i32

]]></Node>
<StgValue><ssdm name="icmp_ln257"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge299.loopexit:9 %br_ln253 = br void %bb425

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
bb425:0 %indvar_flatten24 = phi i64, void %._crit_edge299.loopexit, i64 %add_ln253, void %bb425.split9

]]></Node>
<StgValue><ssdm name="indvar_flatten24"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
bb425:1 %co = phi i30, void %._crit_edge299.loopexit, i30 %select_ln253_1, void %bb425.split9

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="35" op_0_bw="35" op_1_bw="0" op_2_bw="35" op_3_bw="0">
<![CDATA[
bb425:2 %indvar_flatten10 = phi i35, void %._crit_edge299.loopexit, i35 %select_ln255_3, void %bb425.split9

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
bb425:3 %ci = phi i3, void %._crit_edge299.loopexit, i3 %select_ln255_2, void %bb425.split9

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb425:4 %wh = phi i32, void %._crit_edge299.loopexit, i32 %add_ln257, void %bb425.split9

]]></Node>
<StgValue><ssdm name="wh"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb425:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb425:6 %icmp_ln253 = icmp_eq  i64 %indvar_flatten24, i64 %bound15

]]></Node>
<StgValue><ssdm name="icmp_ln253"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb425:7 %add_ln253 = add i64 %indvar_flatten24, i64

]]></Node>
<StgValue><ssdm name="add_ln253"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb425:8 %br_ln253 = br i1 %icmp_ln253, void %.split17, void %._crit_edge292.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split17:2 %icmp_ln255 = icmp_eq  i35 %indvar_flatten10, i35 %bound8

]]></Node>
<StgValue><ssdm name="icmp_ln255"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split17:3 %select_ln253 = select i1 %icmp_ln255, i3, i3 %ci

]]></Node>
<StgValue><ssdm name="select_ln253"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split17:4 %add_ln253_1 = add i30, i30 %co

]]></Node>
<StgValue><ssdm name="add_ln253_1"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
.split17:5 %select_ln253_1 = select i1 %icmp_ln255, i30 %add_ln253_1, i30 %co

]]></Node>
<StgValue><ssdm name="select_ln253_1"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="30">
<![CDATA[
.split17:6 %trunc_ln253 = trunc i30 %select_ln253_1

]]></Node>
<StgValue><ssdm name="trunc_ln253"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split17:7 %mul_ln253 = mul i10 %trunc_ln253, i10 %empty

]]></Node>
<StgValue><ssdm name="mul_ln253"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="3">
<![CDATA[
.split17:8 %trunc_ln261 = trunc i3 %ci

]]></Node>
<StgValue><ssdm name="trunc_ln261"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split17:9 %select_ln253_2 = select i1 %icmp_ln255, i2, i2 %trunc_ln261

]]></Node>
<StgValue><ssdm name="select_ln253_2"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17:11 %icmp_ln257_1 = icmp_eq  i32 %wh, i32 %mul55

]]></Node>
<StgValue><ssdm name="icmp_ln257_1"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split17:12 %select_ln253_3 = select i1 %icmp_ln255, i1 %icmp_ln257, i1 %icmp_ln257_1

]]></Node>
<StgValue><ssdm name="select_ln253_3"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split17:13 %add_ln255 = add i3, i3 %select_ln253

]]></Node>
<StgValue><ssdm name="add_ln255"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split17:15 %or_ln255 = or i1 %select_ln253_3, i1 %icmp_ln255

]]></Node>
<StgValue><ssdm name="or_ln255"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split17:16 %select_ln255 = select i1 %or_ln255, i32, i32 %wh

]]></Node>
<StgValue><ssdm name="select_ln255"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="3">
<![CDATA[
.split17:17 %trunc_ln261_1 = trunc i3 %add_ln255

]]></Node>
<StgValue><ssdm name="trunc_ln261_1"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split17:18 %select_ln255_1 = select i1 %select_ln253_3, i2 %trunc_ln261_1, i2 %select_ln253_2

]]></Node>
<StgValue><ssdm name="select_ln255_1"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split17:20 %select_ln255_2 = select i1 %select_ln253_3, i3 %add_ln255, i3 %select_ln253

]]></Node>
<StgValue><ssdm name="select_ln255_2"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="32">
<![CDATA[
.split17:24 %trunc_ln261_2 = trunc i32 %select_ln255

]]></Node>
<StgValue><ssdm name="trunc_ln261_2"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split17:31 %switch_ln261 = switch i2 %select_ln255_1, void %branch7, i2, void %branch4, i2, void %branch5, i2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln261"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb425.split9:0 %add_ln257 = add i32 %select_ln255, i32

]]></Node>
<StgValue><ssdm name="add_ln257"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
bb425.split9:1 %add_ln255_1 = add i35 %indvar_flatten10, i35

]]></Node>
<StgValue><ssdm name="add_ln255_1"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
bb425.split9:2 %select_ln255_3 = select i1 %icmp_ln255, i35, i35 %add_ln255_1

]]></Node>
<StgValue><ssdm name="select_ln255_3"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
bb425.split9:3 %br_ln0 = br void %bb425

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="159" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split17:7 %mul_ln253 = mul i10 %trunc_ln253, i10 %empty

]]></Node>
<StgValue><ssdm name="mul_ln253"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="160" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split17:7 %mul_ln253 = mul i10 %trunc_ln253, i10 %empty

]]></Node>
<StgValue><ssdm name="mul_ln253"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split17:25 %add_ln261 = add i10 %trunc_ln261_2, i10 %mul_ln253

]]></Node>
<StgValue><ssdm name="add_ln261"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_253_4_VITIS_LOOP_255_5_VITIS_LOOP_257_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split17:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split17:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:14 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_255_5_VITIS_LOOP_257_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split17:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:21 %specloopname_ln257 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln257"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:22 %data_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V

]]></Node>
<StgValue><ssdm name="data_in_V_read"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="64">
<![CDATA[
.split17:23 %trunc_ln708_2 = trunc i64 %data_in_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split17:25 %add_ln261 = add i10 %trunc_ln261_2, i10 %mul_ln253

]]></Node>
<StgValue><ssdm name="add_ln261"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="10">
<![CDATA[
.split17:26 %zext_ln261 = zext i10 %add_ln261

]]></Node>
<StgValue><ssdm name="zext_ln261"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:27 %data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %zext_ln261

]]></Node>
<StgValue><ssdm name="data_l2_0_addr"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:28 %data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %zext_ln261

]]></Node>
<StgValue><ssdm name="data_l2_1_addr"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:29 %data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %zext_ln261

]]></Node>
<StgValue><ssdm name="data_l2_2_addr"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:30 %data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %zext_ln261

]]></Node>
<StgValue><ssdm name="data_l2_3_addr"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln255_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch6:0 %store_ln261 = store i8 %trunc_ln708_2, i10 %data_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln255_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln261 = br void %bb425.split9

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln255_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch5:0 %store_ln261 = store i8 %trunc_ln708_2, i10 %data_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln255_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln261 = br void %bb425.split9

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln255_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch4:0 %store_ln261 = store i8 %trunc_ln708_2, i10 %data_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln255_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln261 = br void %bb425.split9

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln255_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch7:0 %store_ln261 = store i8 %trunc_ln708_2, i10 %data_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln255_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln261 = br void %bb425.split9

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge292.loopexit.preheader:0 %zext_ln266 = zext i32 %tmp_data_V_3

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge292.loopexit.preheader:1 %mul_ln266 = mul i64 %zext_ln266, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="mul_ln266"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="60" op_0_bw="30">
<![CDATA[
._crit_edge292.loopexit.preheader:2 %zext_ln266_1 = zext i30 %div29_cast

]]></Node>
<StgValue><ssdm name="zext_ln266_1"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="60" op_0_bw="30">
<![CDATA[
._crit_edge292.loopexit.preheader:3 %zext_ln266_2 = zext i30 %div52_cast

]]></Node>
<StgValue><ssdm name="zext_ln266_2"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
._crit_edge292.loopexit.preheader:4 %mul_ln266_1 = mul i60 %zext_ln266_2, i60 %zext_ln266_1

]]></Node>
<StgValue><ssdm name="mul_ln266_1"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge292.loopexit.preheader:5 %br_ln266 = br void

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="60" op_0_bw="60" op_1_bw="0" op_2_bw="60" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten42 = phi i60, void %._crit_edge292.loopexit.preheader, i60 %add_ln266, void %codeRepl

]]></Node>
<StgValue><ssdm name="indvar_flatten42"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
:1 %ko_1 = phi i30, void %._crit_edge292.loopexit.preheader, i30 %select_ln266_1, void %codeRepl

]]></Node>
<StgValue><ssdm name="ko_1"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
:2 %co_1 = phi i30, void %._crit_edge292.loopexit.preheader, i30 %co_2, void %codeRepl

]]></Node>
<StgValue><ssdm name="co_1"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
:3 %icmp_ln266 = icmp_eq  i60 %indvar_flatten42, i60 %mul_ln266_1

]]></Node>
<StgValue><ssdm name="icmp_ln266"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
:4 %add_ln266 = add i60 %indvar_flatten42, i60

]]></Node>
<StgValue><ssdm name="add_ln266"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln266 = br i1 %icmp_ln266, void %._crit_edge270.loopexit, void %._crit_edge275.loopexit

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge270.loopexit:2 %icmp_ln269 = icmp_eq  i30 %co_1, i30 %div52_cast

]]></Node>
<StgValue><ssdm name="icmp_ln269"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge270.loopexit:4 %add_ln266_1 = add i30, i30 %ko_1

]]></Node>
<StgValue><ssdm name="add_ln266_1"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge270.loopexit:5 %select_ln266_1 = select i1 %icmp_ln269, i30 %add_ln266_1, i30 %ko_1

]]></Node>
<StgValue><ssdm name="select_ln266_1"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="30">
<![CDATA[
._crit_edge270.loopexit:6 %trunc_ln266 = trunc i30 %select_ln266_1

]]></Node>
<StgValue><ssdm name="trunc_ln266"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="30">
<![CDATA[
._crit_edge270.loopexit:7 %zext_ln266_3 = zext i30 %select_ln266_1

]]></Node>
<StgValue><ssdm name="zext_ln266_3"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge270.loopexit:11 %bias_l1_0_addr_1 = getelementptr i8 %bias_l1_0, i64, i64 %zext_ln266_3

]]></Node>
<StgValue><ssdm name="bias_l1_0_addr_1"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge270.loopexit:12 %bias_l1_0_load = load i9 %bias_l1_0_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_0_load"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge270.loopexit:14 %bias_l1_1_addr_1 = getelementptr i8 %bias_l1_1, i64, i64 %zext_ln266_3

]]></Node>
<StgValue><ssdm name="bias_l1_1_addr_1"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge270.loopexit:15 %bias_l1_1_load = load i9 %bias_l1_1_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_1_load"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge270.loopexit:17 %bias_l1_2_addr_1 = getelementptr i8 %bias_l1_2, i64, i64 %zext_ln266_3

]]></Node>
<StgValue><ssdm name="bias_l1_2_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge270.loopexit:18 %bias_l1_2_load = load i9 %bias_l1_2_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_2_load"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge270.loopexit:20 %bias_l1_3_addr_1 = getelementptr i8 %bias_l1_3, i64, i64 %zext_ln266_3

]]></Node>
<StgValue><ssdm name="bias_l1_3_addr_1"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge270.loopexit:21 %bias_l1_3_load = load i9 %bias_l1_3_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_3_load"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge275.loopexit:0 %mul118 = mul i32 %tmp_data_V_3, i32 %tmp_data_V_3

]]></Node>
<StgValue><ssdm name="mul118"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge275.loopexit:1 %trunc_ln332 = trunc i32 %mul118

]]></Node>
<StgValue><ssdm name="trunc_ln332"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
._crit_edge275.loopexit:2 %tmp_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %mul118, i2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="35" op_0_bw="34">
<![CDATA[
._crit_edge275.loopexit:3 %bound47 = zext i34 %tmp_4

]]></Node>
<StgValue><ssdm name="bound47"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="30">
<![CDATA[
._crit_edge275.loopexit:4 %div29_cast_cast = zext i30 %div29_cast

]]></Node>
<StgValue><ssdm name="div29_cast_cast"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="34">
<![CDATA[
._crit_edge275.loopexit:5 %tmp_4_cast = zext i34 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge275.loopexit:6 %bound54 = mul i64 %div29_cast_cast, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="bound54"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge275.loopexit:7 %icmp_ln336 = icmp_eq  i32 %mul118, i32

]]></Node>
<StgValue><ssdm name="icmp_ln336"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge275.loopexit:8 %br_ln332 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge270.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_K_OUTER_LOOP_C_OUTER_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge270.loopexit:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge270.loopexit:3 %select_ln266 = select i1 %icmp_ln269, i30, i30 %co_1

]]></Node>
<StgValue><ssdm name="select_ln266"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge270.loopexit:8 %mul_ln266_2 = mul i9 %trunc_ln521, i9 %trunc_ln266

]]></Node>
<StgValue><ssdm name="mul_ln266_2"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="30">
<![CDATA[
._crit_edge270.loopexit:9 %trunc_ln269 = trunc i30 %select_ln266

]]></Node>
<StgValue><ssdm name="trunc_ln269"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge270.loopexit:10 %specloopname_ln269 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln269"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge270.loopexit:12 %bias_l1_0_load = load i9 %bias_l1_0_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_0_load"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge270.loopexit:13 %conv88 = sext i8 %bias_l1_0_load

]]></Node>
<StgValue><ssdm name="conv88"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge270.loopexit:15 %bias_l1_1_load = load i9 %bias_l1_1_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_1_load"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge270.loopexit:16 %conv88_1 = sext i8 %bias_l1_1_load

]]></Node>
<StgValue><ssdm name="conv88_1"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge270.loopexit:18 %bias_l1_2_load = load i9 %bias_l1_2_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_2_load"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge270.loopexit:19 %conv88_2 = sext i8 %bias_l1_2_load

]]></Node>
<StgValue><ssdm name="conv88_2"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge270.loopexit:21 %bias_l1_3_load = load i9 %bias_l1_3_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_3_load"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge270.loopexit:22 %conv88_3 = sext i8 %bias_l1_3_load

]]></Node>
<StgValue><ssdm name="conv88_3"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge270.loopexit:23 %br_ln277 = br void %bb424

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
bb424:0 %indvar_flatten31 = phi i64, void %._crit_edge270.loopexit, i64 %add_ln277_1, void %._crit_edge253

]]></Node>
<StgValue><ssdm name="indvar_flatten31"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb424:1 %hi = phi i32, void %._crit_edge270.loopexit, i32 %select_ln277_1, void %._crit_edge253

]]></Node>
<StgValue><ssdm name="hi"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb424:2 %wi = phi i32, void %._crit_edge270.loopexit, i32 %add_ln280, void %._crit_edge253

]]></Node>
<StgValue><ssdm name="wi"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb424:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb424:4 %icmp_ln277 = icmp_eq  i64 %indvar_flatten31, i64 %mul_ln266

]]></Node>
<StgValue><ssdm name="icmp_ln277"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb424:5 %add_ln277_1 = add i64 %indvar_flatten31, i64

]]></Node>
<StgValue><ssdm name="add_ln277_1"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb424:6 %br_ln277 = br i1 %icmp_ln277, void %._crit_edge253, void %codeRepl

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge253:2 %icmp_ln280 = icmp_eq  i32 %wi, i32 %tmp_data_V_3

]]></Node>
<StgValue><ssdm name="icmp_ln280"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge253:3 %select_ln277 = select i1 %icmp_ln280, i32, i32 %wi

]]></Node>
<StgValue><ssdm name="select_ln277"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge253:4 %add_ln277_2 = add i32, i32 %hi

]]></Node>
<StgValue><ssdm name="add_ln277_2"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge253:5 %select_ln277_1 = select i1 %icmp_ln280, i32 %add_ln277_2, i32 %hi

]]></Node>
<StgValue><ssdm name="select_ln277_1"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge253:6 %trunc_ln277 = trunc i32 %select_ln277_1

]]></Node>
<StgValue><ssdm name="trunc_ln277"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:7 %add_ln277 = add i9 %trunc_ln277, i9 %mul_ln266_2

]]></Node>
<StgValue><ssdm name="add_ln277"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:8 %mul_ln277 = mul i9 %add_ln277, i9 %trunc_ln521

]]></Node>
<StgValue><ssdm name="mul_ln277"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge253:11 %empty_74 = trunc i32 %select_ln277

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge253:22 %add_ln280 = add i32, i32 %select_ln277

]]></Node>
<StgValue><ssdm name="add_ln280"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="249" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:8 %mul_ln277 = mul i9 %add_ln277, i9 %trunc_ln521

]]></Node>
<StgValue><ssdm name="mul_ln277"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="250" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:8 %mul_ln277 = mul i9 %add_ln277, i9 %trunc_ln521

]]></Node>
<StgValue><ssdm name="mul_ln277"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:12 %add93 = add i9 %empty_74, i9 %mul_ln277

]]></Node>
<StgValue><ssdm name="add93"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="252" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge253:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_277_7_VITIS_LOOP_280_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge253:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge253:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge253:10 %specloopname_ln280 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln280"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge253:12 %add93 = add i9 %empty_74, i9 %mul_ln277

]]></Node>
<StgValue><ssdm name="add93"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge253:13 %idxprom94 = zext i9 %add93

]]></Node>
<StgValue><ssdm name="idxprom94"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge253:14 %output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %idxprom94

]]></Node>
<StgValue><ssdm name="output_l1_0_addr"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge253:15 %store_ln288 = store i32 %conv88, i9 %output_l1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge253:16 %output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %idxprom94

]]></Node>
<StgValue><ssdm name="output_l1_1_addr"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge253:17 %store_ln288 = store i32 %conv88_1, i9 %output_l1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge253:18 %output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %idxprom94

]]></Node>
<StgValue><ssdm name="output_l1_2_addr"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge253:19 %store_ln288 = store i32 %conv88_2, i9 %output_l1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge253:20 %output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %idxprom94

]]></Node>
<StgValue><ssdm name="output_l1_3_addr"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
._crit_edge253:21 %store_ln288 = store i32 %conv88_3, i9 %output_l1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge253:23 %br_ln0 = br void %bb424

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="267" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="64">
<![CDATA[
codeRepl:0 %empty_75 = trunc i64 %bias_in_V_read_1

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="268" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="64">
<![CDATA[
codeRepl:1 %empty_76 = trunc i64 %bias_in_V_read_4

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:2 %empty_77 = trunc i64 %bias_in_V_read_2

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="64">
<![CDATA[
codeRepl:3 %empty_78 = trunc i64 %bias_in_V_read_3

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="11" op_3_bw="11" op_4_bw="9" op_5_bw="10" op_6_bw="32" op_7_bw="10" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
codeRepl:4 %call_ln521 = call void @dataflow_parent_loop_proc13, i32 %tmp_data_V_5, i11 %empty_75, i11 %empty_76, i9 %trunc_ln266, i10 %trunc_ln269, i32 %empty_77, i10 %empty_78, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l1_3, i32 %output_l1_2, i32 %output_l1_1, i32 %output_l1_0

]]></Node>
<StgValue><ssdm name="call_ln521"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl:5 %co_2 = add i30, i30 %select_ln266

]]></Node>
<StgValue><ssdm name="co_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="273" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="11" op_3_bw="11" op_4_bw="9" op_5_bw="10" op_6_bw="32" op_7_bw="10" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
codeRepl:4 %call_ln521 = call void @dataflow_parent_loop_proc13, i32 %tmp_data_V_5, i11 %empty_75, i11 %empty_76, i9 %trunc_ln266, i10 %trunc_ln269, i32 %empty_77, i10 %empty_78, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l1_3, i32 %output_l1_2, i32 %output_l1_1, i32 %output_l1_0

]]></Node>
<StgValue><ssdm name="call_ln521"/></StgValue>
</operation>

<operation id="274" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="275" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
bb:0 %indvar_flatten63 = phi i64, void %._crit_edge275.loopexit, i64 %add_ln332, void %.split4

]]></Node>
<StgValue><ssdm name="indvar_flatten63"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
bb:1 %k_1 = phi i30, void %._crit_edge275.loopexit, i30 %select_ln332_1, void %.split4

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="277" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="35" op_0_bw="35" op_1_bw="0" op_2_bw="35" op_3_bw="0">
<![CDATA[
bb:2 %indvar_flatten49 = phi i35, void %._crit_edge275.loopexit, i35 %select_ln334_3, void %.split4

]]></Node>
<StgValue><ssdm name="indvar_flatten49"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:6 %icmp_ln332 = icmp_eq  i64 %indvar_flatten63, i64 %bound54

]]></Node>
<StgValue><ssdm name="icmp_ln332"/></StgValue>
</operation>

<operation id="279" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb:7 %add_ln332 = add i64 %indvar_flatten63, i64

]]></Node>
<StgValue><ssdm name="add_ln332"/></StgValue>
</operation>

<operation id="280" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb:8 %br_ln332 = br i1 %icmp_ln332, void %.split4, void %._crit_edge244.loopexit

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="281" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split4:2 %icmp_ln334 = icmp_eq  i35 %indvar_flatten49, i35 %bound47

]]></Node>
<StgValue><ssdm name="icmp_ln334"/></StgValue>
</operation>

<operation id="282" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4:4 %add_ln332_1 = add i30, i30 %k_1

]]></Node>
<StgValue><ssdm name="add_ln332_1"/></StgValue>
</operation>

<operation id="283" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
.split4:5 %select_ln332_1 = select i1 %icmp_ln334, i30 %add_ln332_1, i30 %k_1

]]></Node>
<StgValue><ssdm name="select_ln332_1"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="30">
<![CDATA[
.split4:6 %trunc_ln332_1 = trunc i30 %select_ln332_1

]]></Node>
<StgValue><ssdm name="trunc_ln332_1"/></StgValue>
</operation>

<operation id="285" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split4:7 %mul_ln332 = mul i9 %trunc_ln332, i9 %trunc_ln332_1

]]></Node>
<StgValue><ssdm name="mul_ln332"/></StgValue>
</operation>

<operation id="286" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split4:37 %add_ln334_1 = add i35, i35 %indvar_flatten49

]]></Node>
<StgValue><ssdm name="add_ln334_1"/></StgValue>
</operation>

<operation id="287" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.split4:38 %select_ln334_3 = select i1 %icmp_ln334, i35, i35 %add_ln334_1

]]></Node>
<StgValue><ssdm name="select_ln334_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="288" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split4:7 %mul_ln332 = mul i9 %trunc_ln332, i9 %trunc_ln332_1

]]></Node>
<StgValue><ssdm name="mul_ln332"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="289" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
bb:3 %ki_1 = phi i3, void %._crit_edge275.loopexit, i3 %select_ln334_2, void %.split4

]]></Node>
<StgValue><ssdm name="ki_1"/></StgValue>
</operation>

<operation id="290" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb:4 %wh_1 = phi i32, void %._crit_edge275.loopexit, i32 %add_ln336, void %.split4

]]></Node>
<StgValue><ssdm name="wh_1"/></StgValue>
</operation>

<operation id="291" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="292" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split4:3 %select_ln332 = select i1 %icmp_ln334, i3, i3 %ki_1

]]></Node>
<StgValue><ssdm name="select_ln332"/></StgValue>
</operation>

<operation id="293" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split4:7 %mul_ln332 = mul i9 %trunc_ln332, i9 %trunc_ln332_1

]]></Node>
<StgValue><ssdm name="mul_ln332"/></StgValue>
</operation>

<operation id="294" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
<literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="2" op_0_bw="3">
<![CDATA[
.split4:8 %trunc_ln338 = trunc i3 %ki_1

]]></Node>
<StgValue><ssdm name="trunc_ln338"/></StgValue>
</operation>

<operation id="295" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split4:9 %select_ln332_2 = select i1 %icmp_ln334, i2, i2 %trunc_ln338

]]></Node>
<StgValue><ssdm name="select_ln332_2"/></StgValue>
</operation>

<operation id="296" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
<literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:11 %icmp_ln336_1 = icmp_eq  i32 %wh_1, i32 %mul118

]]></Node>
<StgValue><ssdm name="icmp_ln336_1"/></StgValue>
</operation>

<operation id="297" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split4:12 %select_ln332_3 = select i1 %icmp_ln334, i1 %icmp_ln336, i1 %icmp_ln336_1

]]></Node>
<StgValue><ssdm name="select_ln332_3"/></StgValue>
</operation>

<operation id="298" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4:13 %add_ln334 = add i3, i3 %select_ln332

]]></Node>
<StgValue><ssdm name="add_ln334"/></StgValue>
</operation>

<operation id="299" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:15 %or_ln334 = or i1 %select_ln332_3, i1 %icmp_ln334

]]></Node>
<StgValue><ssdm name="or_ln334"/></StgValue>
</operation>

<operation id="300" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:16 %select_ln334 = select i1 %or_ln334, i32, i32 %wh_1

]]></Node>
<StgValue><ssdm name="select_ln334"/></StgValue>
</operation>

<operation id="301" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="2" op_0_bw="3">
<![CDATA[
.split4:17 %trunc_ln338_1 = trunc i3 %add_ln334

]]></Node>
<StgValue><ssdm name="trunc_ln338_1"/></StgValue>
</operation>

<operation id="302" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split4:18 %select_ln334_1 = select i1 %select_ln332_3, i2 %trunc_ln338_1, i2 %select_ln332_2

]]></Node>
<StgValue><ssdm name="select_ln334_1"/></StgValue>
</operation>

<operation id="303" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split4:20 %select_ln334_2 = select i1 %select_ln332_3, i3 %add_ln334, i3 %select_ln332

]]></Node>
<StgValue><ssdm name="select_ln334_2"/></StgValue>
</operation>

<operation id="304" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="32">
<![CDATA[
.split4:21 %empty_79 = trunc i32 %select_ln334

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="305" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split4:23 %add_ln338 = add i9 %empty_79, i9 %mul_ln332

]]></Node>
<StgValue><ssdm name="add_ln338"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:36 %add_ln336 = add i32, i32 %select_ln334

]]></Node>
<StgValue><ssdm name="add_ln336"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="307" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split4:23 %add_ln338 = add i9 %empty_79, i9 %mul_ln332

]]></Node>
<StgValue><ssdm name="add_ln338"/></StgValue>
</operation>

<operation id="308" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="9">
<![CDATA[
.split4:24 %zext_ln338 = zext i9 %add_ln338

]]></Node>
<StgValue><ssdm name="zext_ln338"/></StgValue>
</operation>

<operation id="309" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:25 %output_l1_0_addr_2 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="output_l1_0_addr_2"/></StgValue>
</operation>

<operation id="310" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="9">
<![CDATA[
.split4:26 %output_l1_0_load = load i9 %output_l1_0_addr_2

]]></Node>
<StgValue><ssdm name="output_l1_0_load"/></StgValue>
</operation>

<operation id="311" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:27 %output_l1_1_addr_2 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="output_l1_1_addr_2"/></StgValue>
</operation>

<operation id="312" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="9">
<![CDATA[
.split4:28 %output_l1_1_load = load i9 %output_l1_1_addr_2

]]></Node>
<StgValue><ssdm name="output_l1_1_load"/></StgValue>
</operation>

<operation id="313" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:29 %output_l1_2_addr_2 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="output_l1_2_addr_2"/></StgValue>
</operation>

<operation id="314" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="9">
<![CDATA[
.split4:30 %output_l1_2_load = load i9 %output_l1_2_addr_2

]]></Node>
<StgValue><ssdm name="output_l1_2_load"/></StgValue>
</operation>

<operation id="315" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:31 %output_l1_3_addr_2 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="output_l1_3_addr_2"/></StgValue>
</operation>

<operation id="316" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="9">
<![CDATA[
.split4:32 %output_l1_3_load = load i9 %output_l1_3_addr_2

]]></Node>
<StgValue><ssdm name="output_l1_3_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="317" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_332_10_VITIS_LOOP_334_11_VITIS_LOOP_336_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split4:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="319" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="320" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:14 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_334_11_VITIS_LOOP_336_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="321" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="322" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:22 %specloopname_ln336 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln336"/></StgValue>
</operation>

<operation id="323" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="9">
<![CDATA[
.split4:26 %output_l1_0_load = load i9 %output_l1_0_addr_2

]]></Node>
<StgValue><ssdm name="output_l1_0_load"/></StgValue>
</operation>

<operation id="324" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="9">
<![CDATA[
.split4:28 %output_l1_1_load = load i9 %output_l1_1_addr_2

]]></Node>
<StgValue><ssdm name="output_l1_1_load"/></StgValue>
</operation>

<operation id="325" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="9">
<![CDATA[
.split4:30 %output_l1_2_load = load i9 %output_l1_2_addr_2

]]></Node>
<StgValue><ssdm name="output_l1_2_load"/></StgValue>
</operation>

<operation id="326" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="9">
<![CDATA[
.split4:32 %output_l1_3_load = load i9 %output_l1_3_addr_2

]]></Node>
<StgValue><ssdm name="output_l1_3_load"/></StgValue>
</operation>

<operation id="327" st_id="29" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split4:33 %p_Repl2_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %output_l1_0_load, i32 %output_l1_1_load, i32 %output_l1_2_load, i32 %output_l1_3_load, i2 %select_ln334_1

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="328" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="32">
<![CDATA[
.split4:34 %p_Repl2_cast = zext i32 %p_Repl2_s

]]></Node>
<StgValue><ssdm name="p_Repl2_cast"/></StgValue>
</operation>

<operation id="329" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:35 %write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P, i64 %conv_out_V, i64 %p_Repl2_cast

]]></Node>
<StgValue><ssdm name="write_ln543"/></StgValue>
</operation>

<operation id="330" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
.split4:39 %br_ln0 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="331" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0">
<![CDATA[
._crit_edge244.loopexit:0 %ret_ln355 = ret

]]></Node>
<StgValue><ssdm name="ret_ln355"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
