[INF:CM0023] Creating log file ../../build/regression/PackageNet/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<106> s<105> l<1:1> el<1:0>
n<> u<2> t<Package> p<55> s<3> l<1:1> el<1:8>
n<my_package1> u<3> t<StringConst> p<55> s<16> l<1:9> el<1:20>
n<> u<4> t<Data_type_or_implicit> p<14> s<13> l<3:12> el<3:12>
n<p1> u<5> t<StringConst> p<12> s<11> l<3:12> el<3:14>
n<1> u<6> t<IntConst> p<7> l<3:17> el<3:18>
n<> u<7> t<Primary_literal> p<8> c<6> l<3:17> el<3:18>
n<> u<8> t<Constant_primary> p<9> c<7> l<3:17> el<3:18>
n<> u<9> t<Constant_expression> p<10> c<8> l<3:17> el<3:18>
n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<3:17> el<3:18>
n<> u<11> t<Constant_param_expression> p<12> c<10> l<3:17> el<3:18>
n<> u<12> t<Param_assignment> p<13> c<5> l<3:12> el<3:18>
n<> u<13> t<List_of_param_assignments> p<14> c<12> l<3:12> el<3:18>
n<> u<14> t<Parameter_declaration> p<15> c<4> l<3:1> el<3:18>
n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<3:1> el<3:19>
n<> u<16> t<Package_item> p<55> c<15> s<29> l<3:1> el<3:19>
n<> u<17> t<Data_type_or_implicit> p<27> s<26> l<4:12> el<4:12>
n<p2> u<18> t<StringConst> p<25> s<24> l<4:12> el<4:14>
n<2> u<19> t<IntConst> p<20> l<4:17> el<4:18>
n<> u<20> t<Primary_literal> p<21> c<19> l<4:17> el<4:18>
n<> u<21> t<Constant_primary> p<22> c<20> l<4:17> el<4:18>
n<> u<22> t<Constant_expression> p<23> c<21> l<4:17> el<4:18>
n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<4:17> el<4:18>
n<> u<24> t<Constant_param_expression> p<25> c<23> l<4:17> el<4:18>
n<> u<25> t<Param_assignment> p<26> c<18> l<4:12> el<4:18>
n<> u<26> t<List_of_param_assignments> p<27> c<25> l<4:12> el<4:18>
n<> u<27> t<Local_parameter_declaration> p<28> c<17> l<4:1> el<4:18>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<4:1> el<4:19>
n<> u<29> t<Package_item> p<55> c<28> s<46> l<4:1> el<4:19>
n<> u<30> t<IntVec_TypeLogic> p<41> s<40> l<6:9> el<6:14>
n<1> u<31> t<IntConst> p<32> l<6:16> el<6:17>
n<> u<32> t<Primary_literal> p<33> c<31> l<6:16> el<6:17>
n<> u<33> t<Constant_primary> p<34> c<32> l<6:16> el<6:17>
n<> u<34> t<Constant_expression> p<39> c<33> s<38> l<6:16> el<6:17>
n<0> u<35> t<IntConst> p<36> l<6:18> el<6:19>
n<> u<36> t<Primary_literal> p<37> c<35> l<6:18> el<6:19>
n<> u<37> t<Constant_primary> p<38> c<36> l<6:18> el<6:19>
n<> u<38> t<Constant_expression> p<39> c<37> l<6:18> el<6:19>
n<> u<39> t<Constant_range> p<40> c<34> l<6:16> el<6:19>
n<> u<40> t<Packed_dimension> p<41> c<39> l<6:15> el<6:20>
n<> u<41> t<Data_type> p<43> c<30> s<42> l<6:9> el<6:20>
n<word> u<42> t<StringConst> p<43> l<6:21> el<6:25>
n<> u<43> t<Type_declaration> p<44> c<41> l<6:1> el<6:26>
n<> u<44> t<Data_declaration> p<45> c<43> l<6:1> el<6:26>
n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<6:1> el<6:26>
n<> u<46> t<Package_item> p<55> c<45> s<53> l<6:1> el<6:26>
n<word> u<47> t<StringConst> p<51> s<50> l<8:1> el<8:5>
n<v> u<48> t<StringConst> p<49> l<8:6> el<8:7>
n<> u<49> t<Net_decl_assignment> p<50> c<48> l<8:6> el<8:7>
n<> u<50> t<List_of_net_decl_assignments> p<51> c<49> l<8:6> el<8:7>
n<> u<51> t<Net_declaration> p<52> c<47> l<8:1> el<8:8>
n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<8:1> el<8:8>
n<> u<53> t<Package_item> p<55> c<52> s<54> l<8:1> el<8:8>
n<> u<54> t<Endpackage> p<55> l<10:1> el<10:11>
n<> u<55> t<Package_declaration> p<56> c<2> l<1:1> el<10:11>
n<> u<56> t<Description> p<105> c<55> s<104> l<1:1> el<10:11>
n<> u<57> t<Module_keyword> p<61> s<58> l<13:1> el<13:7>
n<test> u<58> t<StringConst> p<61> s<60> l<13:8> el<13:12>
n<> u<59> t<Port> p<60> l<13:13> el<13:13>
n<> u<60> t<List_of_ports> p<61> c<59> l<13:12> el<13:14>
n<> u<61> t<Module_nonansi_header> p<103> c<57> s<71> l<13:1> el<13:15>
n<my_package1> u<62> t<StringConst> p<63> l<15:8> el<15:19>
n<> u<63> t<Package_import_item> p<64> c<62> l<15:8> el<15:22>
n<> u<64> t<Package_import_declaration> p<65> c<63> l<15:1> el<15:23>
n<> u<65> t<Data_declaration> p<66> c<64> l<15:1> el<15:23>
n<> u<66> t<Package_or_generate_item_declaration> p<67> c<65> l<15:1> el<15:23>
n<> u<67> t<Module_or_generate_item_declaration> p<68> c<66> l<15:1> el<15:23>
n<> u<68> t<Module_common_item> p<69> c<67> l<15:1> el<15:23>
n<> u<69> t<Module_or_generate_item> p<70> c<68> l<15:1> el<15:23>
n<> u<70> t<Non_port_module_item> p<71> c<69> l<15:1> el<15:23>
n<> u<71> t<Module_item> p<103> c<70> s<102> l<15:1> el<15:23>
n<v> u<72> t<StringConst> p<73> l<18:3> el<18:4>
n<> u<73> t<Ps_or_hierarchical_identifier> p<76> c<72> s<75> l<18:3> el<18:4>
n<> u<74> t<Bit_select> p<75> l<18:5> el<18:5>
n<> u<75> t<Select> p<76> c<74> l<18:5> el<18:5>
n<> u<76> t<Variable_lvalue> p<88> c<73> s<77> l<18:3> el<18:4>
n<> u<77> t<AssignOp_Assign> p<88> s<87> l<18:5> el<18:6>
n<p1> u<78> t<StringConst> p<79> l<18:7> el<18:9>
n<> u<79> t<Primary_literal> p<80> c<78> l<18:7> el<18:9>
n<> u<80> t<Primary> p<81> c<79> l<18:7> el<18:9>
n<> u<81> t<Expression> p<87> c<80> s<86> l<18:7> el<18:9>
n<p2> u<82> t<StringConst> p<83> l<18:12> el<18:14>
n<> u<83> t<Primary_literal> p<84> c<82> l<18:12> el<18:14>
n<> u<84> t<Primary> p<85> c<83> l<18:12> el<18:14>
n<> u<85> t<Expression> p<87> c<84> l<18:12> el<18:14>
n<> u<86> t<BinOp_Plus> p<87> s<85> l<18:10> el<18:11>
n<> u<87> t<Expression> p<88> c<81> l<18:7> el<18:14>
n<> u<88> t<Operator_assignment> p<89> c<76> l<18:3> el<18:14>
n<> u<89> t<Blocking_assignment> p<90> c<88> l<18:3> el<18:14>
n<> u<90> t<Statement_item> p<91> c<89> l<18:3> el<18:15>
n<> u<91> t<Statement> p<92> c<90> l<18:3> el<18:15>
n<> u<92> t<Statement_or_null> p<94> c<91> s<93> l<18:3> el<18:15>
n<> u<93> t<End> p<94> l<19:1> el<19:4>
n<> u<94> t<Seq_block> p<95> c<92> l<17:9> el<19:4>
n<> u<95> t<Statement_item> p<96> c<94> l<17:9> el<19:4>
n<> u<96> t<Statement> p<97> c<95> l<17:9> el<19:4>
n<> u<97> t<Statement_or_null> p<98> c<96> l<17:9> el<19:4>
n<> u<98> t<Initial_construct> p<99> c<97> l<17:1> el<19:4>
n<> u<99> t<Module_common_item> p<100> c<98> l<17:1> el<19:4>
n<> u<100> t<Module_or_generate_item> p<101> c<99> l<17:1> el<19:4>
n<> u<101> t<Non_port_module_item> p<102> c<100> l<17:1> el<19:4>
n<> u<102> t<Module_item> p<103> c<101> l<17:1> el<19:4>
n<> u<103> t<Module_declaration> p<104> c<61> l<13:1> el<21:10>
n<> u<104> t<Description> p<105> c<103> l<13:1> el<21:10>
n<> u<105> t<Source_text> p<106> c<56> l<1:1> el<21:10>
n<> u<106> t<Top_level_rule> c<1> l<1:1> el<23:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "my_package1".

[WRN:PA0205] dut.sv:13:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "my_package1".

[INF:CP0303] dut.sv:13:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:13:1: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PackageNet/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PackageNet/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PackageNet/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test)
|vpiElaborated:1
|vpiName:work@test
|uhdmallPackages:
\_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
  |vpiParent:
  \_design: (work@test)
  |vpiName:my_package1
  |vpiFullName:my_package1::
  |vpiParameter:
  \_parameter: (my_package1::p1), line:3:12, endln:3:14
    |vpiParent:
    \_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:p1
    |vpiFullName:my_package1::p1
  |vpiParameter:
  \_parameter: (my_package1::p2), line:4:12, endln:4:14
    |vpiParent:
    \_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
    |UINT:2
    |vpiTypespec:
    \_int_typespec: 
    |vpiLocalParam:1
    |vpiName:p2
    |vpiFullName:my_package1::p2
  |vpiParamAssign:
  \_param_assign: , line:3:12, endln:3:18
    |vpiParent:
    \_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
    |vpiRhs:
    \_constant: , line:3:17, endln:3:18
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (my_package1::p1), line:3:12, endln:3:14
  |vpiParamAssign:
  \_param_assign: , line:4:12, endln:4:18
    |vpiParent:
    \_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
    |vpiRhs:
    \_constant: , line:4:17, endln:4:18
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (my_package1::p2), line:4:12, endln:4:14
  |vpiTypedef:
  \_logic_typespec: (my_package1::word), line:6:9, endln:6:20
    |vpiParent:
    \_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
    |vpiName:my_package1::word
    |vpiInstance:
    \_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
    |vpiRange:
    \_range: , line:6:15, endln:6:20
      |vpiLeftRange:
      \_constant: , line:6:16, endln:6:17
        |vpiParent:
        \_range: , line:6:15, endln:6:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:6:18, endln:6:19
        |vpiParent:
        \_range: , line:6:15, endln:6:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:my_package1
  |vpiNet:
  \_logic_net: (my_package1::v), line:8:6, endln:8:7
    |vpiParent:
    \_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
    |vpiName:v
    |vpiFullName:my_package1::v
|uhdmtopPackages:
\_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
  |vpiParent:
  \_design: (work@test)
  |vpiName:my_package1
  |vpiFullName:my_package1::
  |vpiParameter:
  \_parameter: (my_package1::p1), line:3:12, endln:3:14
    |vpiParent:
    \_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:p1
    |vpiFullName:my_package1::p1
  |vpiParameter:
  \_parameter: (my_package1::p2), line:4:12, endln:4:14
    |vpiParent:
    \_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
    |UINT:2
    |vpiTypespec:
    \_int_typespec: 
    |vpiLocalParam:1
    |vpiName:p2
    |vpiFullName:my_package1::p2
  |vpiParamAssign:
  \_param_assign: , line:3:12, endln:3:18
    |vpiParent:
    \_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
    |vpiRhs:
    \_constant: , line:3:17, endln:3:18
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (my_package1::p1), line:3:12, endln:3:14
  |vpiParamAssign:
  \_param_assign: , line:4:12, endln:4:18
    |vpiParent:
    \_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
    |vpiRhs:
    \_constant: , line:4:17, endln:4:18
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (my_package1::p2), line:4:12, endln:4:14
  |vpiTypedef:
  \_logic_typespec: (my_package1::word), line:6:9, endln:6:20
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:13:1, endln:21:10
    |vpiName:my_package1::word
    |vpiInstance:
    \_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
    |vpiRange:
    \_range: , line:6:15, endln:6:20
      |vpiLeftRange:
      \_constant: , line:6:16, endln:6:17
        |vpiParent:
        \_range: , line:6:15, endln:6:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:6:18, endln:6:19
        |vpiParent:
        \_range: , line:6:15, endln:6:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:my_package1
  |vpiTop:1
  |vpiNet:
  \_logic_net: (my_package1::v), line:8:6, endln:8:7
    |vpiParent:
    \_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
    |vpiName:v
    |vpiFullName:my_package1::v
    |vpiNetType:36
|uhdmallModules:
\_module: work@test (work@test), file:dut.sv, line:13:1, endln:21:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@test
  |vpiParameter:
  \_parameter: (work@test.p1), line:3:12, endln:3:14
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:13:1, endln:21:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@test.p1), line:3:12, endln:3:14
    |vpiName:p1
    |vpiFullName:work@test.p1
    |vpiImported:my_package1
  |vpiParameter:
  \_parameter: (work@test.p2), line:4:12, endln:4:14
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:13:1, endln:21:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@test.p2), line:4:12, endln:4:14
    |vpiLocalParam:1
    |vpiName:p2
    |vpiFullName:work@test.p2
    |vpiImported:my_package1
  |vpiParamAssign:
  \_param_assign: , line:3:12, endln:3:18
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:13:1, endln:21:10
    |vpiRhs:
    \_constant: , line:3:17, endln:3:18
      |vpiParent:
      \_param_assign: , line:3:12, endln:3:18
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_constant: , line:3:17, endln:3:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@test.p1), line:3:12, endln:3:14
      |vpiParent:
      \_param_assign: , line:3:12, endln:3:18
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@test.p1), line:3:12, endln:3:14
      |vpiName:p1
      |vpiFullName:work@test.p1
      |vpiImported:my_package1
  |vpiParamAssign:
  \_param_assign: , line:4:12, endln:4:18
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:13:1, endln:21:10
    |vpiRhs:
    \_constant: , line:4:17, endln:4:18
      |vpiParent:
      \_param_assign: , line:4:12, endln:4:18
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_constant: , line:4:17, endln:4:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@test.p2), line:4:12, endln:4:14
      |vpiParent:
      \_param_assign: , line:4:12, endln:4:18
      |UINT:2
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@test.p2), line:4:12, endln:4:14
      |vpiLocalParam:1
      |vpiName:p2
      |vpiFullName:work@test.p2
      |vpiImported:my_package1
  |vpiTypedef:
  \_logic_typespec: (my_package1::word), line:6:9, endln:6:20
  |vpiTypedef:
  \_import_typespec: (my_package1), line:15:8, endln:15:22
  |vpiDefName:work@test
  |vpiNet:
  \_logic_net: (work@test.v), line:8:6, endln:8:7
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:13:1, endln:21:10
    |vpiName:v
    |vpiFullName:work@test.v
    |vpiNetType:36
  |vpiProcess:
  \_initial: , line:17:1, endln:19:4
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:13:1, endln:21:10
    |vpiStmt:
    \_begin: (work@test), line:17:9, endln:19:4
      |vpiParent:
      \_initial: , line:17:1, endln:19:4
      |vpiFullName:work@test
      |vpiStmt:
      \_assignment: , line:18:3, endln:18:14
        |vpiParent:
        \_begin: (work@test), line:17:9, endln:19:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:18:7, endln:18:14
          |vpiParent:
          \_begin: (work@test), line:17:9, endln:19:4
          |vpiOpType:24
          |vpiOperand:
          \_constant: , line:18:7, endln:18:9
            |vpiParent:
            \_operation: , line:18:7, endln:18:14
            |vpiDecompile:1
            |vpiSize:32
            |UINT:1
            |vpiTypespec:
            \_int_typespec: 
              |vpiParent:
              \_constant: , line:18:7, endln:18:9
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:18:12, endln:18:14
            |vpiParent:
            \_operation: , line:18:7, endln:18:14
            |vpiDecompile:2
            |vpiSize:32
            |UINT:2
            |vpiTypespec:
            \_int_typespec: 
              |vpiParent:
              \_constant: , line:18:12, endln:18:14
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@test.v), line:18:3, endln:18:4
          |vpiParent:
          \_begin: (work@test), line:17:9, endln:19:4
          |vpiName:v
          |vpiFullName:work@test.v
          |vpiActual:
          \_logic_var: (work@test.v), line:8:6, endln:8:7
            |vpiParent:
            \_module: work@test (work@test), file:dut.sv, line:13:1, endln:21:10
            |vpiTypespec:
            \_logic_typespec: (word), line:6:9, endln:6:20
              |vpiName:word
              |vpiInstance:
              \_package: my_package1 (my_package1::), file:dut.sv, line:1:1, endln:10:11
              |vpiRange:
              \_range: , line:6:15, endln:6:20
                |vpiParent:
                \_logic_typespec: (word), line:6:9, endln:6:20
                |vpiLeftRange:
                \_constant: , line:6:16, endln:6:17
                  |vpiParent:
                  \_range: , line:6:15, endln:6:20
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:6:18, endln:6:19
                  |vpiParent:
                  \_range: , line:6:15, endln:6:20
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiName:v
            |vpiFullName:work@test.v
            |vpiVisibility:1
|uhdmtopModules:
\_module: work@test (work@test), file:dut.sv, line:13:1, endln:21:10
  |vpiName:work@test
  |vpiVariables:
  \_logic_var: (work@test.v), line:8:6, endln:8:7
  |vpiParameter:
  \_parameter: (work@test.p1), line:3:12, endln:3:14
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:13:1, endln:21:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@test.p1), line:3:12, endln:3:14
    |vpiName:p1
    |vpiFullName:work@test.p1
    |vpiImported:my_package1
  |vpiParameter:
  \_parameter: (work@test.p2), line:4:12, endln:4:14
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:13:1, endln:21:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@test.p2), line:4:12, endln:4:14
    |vpiLocalParam:1
    |vpiName:p2
    |vpiFullName:work@test.p2
    |vpiImported:my_package1
  |vpiParamAssign:
  \_param_assign: , line:3:12, endln:3:18
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:13:1, endln:21:10
    |vpiRhs:
    \_constant: , line:3:17, endln:3:18
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@test.p1), line:3:12, endln:3:14
  |vpiParamAssign:
  \_param_assign: , line:4:12, endln:4:18
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:13:1, endln:21:10
    |vpiRhs:
    \_constant: , line:4:17, endln:4:18
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@test.p2), line:4:12, endln:4:14
  |vpiTypedef:
  \_logic_typespec: (my_package1::word), line:6:9, endln:6:20
  |vpiTypedef:
  \_import_typespec: (my_package1), line:15:8, endln:15:22
  |vpiDefName:work@test
  |vpiTop:1
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:17:1, endln:19:4
    |vpiParent:
    \_module: work@test (work@test), file:dut.sv, line:13:1, endln:21:10
    |vpiStmt:
    \_begin: (work@test), line:17:9, endln:19:4
      |vpiParent:
      \_initial: , line:17:1, endln:19:4
      |vpiFullName:work@test
      |vpiStmt:
      \_assignment: , line:18:3, endln:18:14
        |vpiParent:
        \_begin: (work@test), line:17:9, endln:19:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:18:7, endln:18:14
          |vpiParent:
          \_assignment: , line:18:3, endln:18:14
          |vpiOpType:24
          |vpiOperand:
          \_constant: , line:18:7, endln:18:9
          |vpiOperand:
          \_constant: , line:18:12, endln:18:14
        |vpiLhs:
        \_ref_obj: (work@test.v), line:18:3, endln:18:4
          |vpiParent:
          \_assignment: , line:18:3, endln:18:14
          |vpiName:v
          |vpiFullName:work@test.v
          |vpiActual:
          \_logic_var: (work@test.v), line:8:6, endln:8:7
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PackageNet/dut.sv | ${SURELOG_DIR}/build/regression/PackageNet/roundtrip/dut_000.sv | 4 | 21 | 

