// Seed: 4060385348
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  final id_2 <= id_1.sum;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input logic id_1,
    output wand id_2,
    input supply1 id_3
);
  wire id_5;
  assign id_0 = 1;
  reg id_6;
  genvar id_7, id_8;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_5,
      id_8,
      id_7
  );
  assign id_6 = -1;
  wire id_9;
  initial id_6 <= id_1;
endmodule
