// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\compar\comp.v
// Created: 2025-05-02 14:21:15
// 
// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: comp
// Source Path: compar/comp
// Hierarchy Level: 1
// Model version: 1.2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module comp
          (In1,
           a1,
           c);


  input   [15:0] In1;  // uint16
  input   [15:0] a1;  // uint16
  output  c;


  wire Equal_out1;


  assign Equal_out1 = In1 >= a1;

  assign c = Equal_out1;

endmodule  // comp

