library verilog;
use verilog.vl_types.all;
entity br is
    port(
        pc_inc          : in     vl_logic_vector(15 downto 0);
        imm             : in     vl_logic_vector(15 downto 0);
        br_sel          : in     vl_logic;
        br_addr         : out    vl_logic_vector(15 downto 0)
    );
end br;
