
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032745                       # Number of seconds simulated
sim_ticks                                 32744666460                       # Number of ticks simulated
final_tick                               604247589579                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55053                       # Simulator instruction rate (inst/s)
host_op_rate                                    71690                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 791471                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906760                       # Number of bytes of host memory used
host_seconds                                 41371.90                       # Real time elapsed on the host
sim_insts                                  2277636090                       # Number of instructions simulated
sim_ops                                    2965942169                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1262848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1405184                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2671616                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       707584                       # Number of bytes written to this memory
system.physmem.bytes_written::total            707584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9866                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10978                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 20872                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5528                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5528                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58636                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     38566525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50817                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     42913370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                81589348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58636                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50817                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             109453                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21609138                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21609138                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21609138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58636                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     38566525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50817                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     42913370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              103198486                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78524381                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28424025                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24856543                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801484                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14163366                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13666447                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043449                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56621                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33513952                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158169555                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28424025                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15709896                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32559603                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8845529                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3717439                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16519984                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714346                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76824804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.370205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44265201     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1612346      2.10%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2952049      3.84%     63.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2765718      3.60%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4554031      5.93%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4746849      6.18%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128219      1.47%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          845878      1.10%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13954513     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76824804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361977                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.014273                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34559270                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3598125                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31512114                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126680                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7028605                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3090578                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5202                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176989989                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7028605                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36008302                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1209277                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       418019                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30173150                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1987442                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172334871                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689989                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       784945                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228827151                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784424937                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784424937                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79930870                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20315                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9938                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5356786                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26500822                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761561                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        95933                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1804742                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163095538                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137649699                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182699                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48959097                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134401404                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76824804                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.791735                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842362                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26522283     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14372977     18.71%     53.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12438578     16.19%     69.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7683019     10.00%     79.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8045633     10.47%     89.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4729916      6.16%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2091970      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556847      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383581      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76824804                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542818     66.20%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175743     21.43%     87.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101414     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107970739     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085583      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23681683     17.20%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4901773      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137649699                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.752955                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             819975                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005957                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353126872                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212074917                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133155566                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138469674                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339049                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7570745                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          789                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408203                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7028605                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         664925                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53333                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163115400                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190558                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26500822                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761561                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30256                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958179                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063385                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021564                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135074702                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22760781                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2574993                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27542014                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20410956                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4781233                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.720163                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133305383                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133155566                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81838758                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199773750                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695723                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409657                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49504392                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806237                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69796199                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627762                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.321442                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31988245     45.83%     45.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846906     21.27%     67.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8310091     11.91%     79.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813578      4.03%     83.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2691377      3.86%     86.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1115655      1.60%     88.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3003868      4.30%     92.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875056      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4151423      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69796199                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4151423                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228760757                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333266487                       # The number of ROB writes
system.switch_cpus0.timesIdled                  25940                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1699577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.785244                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.785244                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.273490                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.273490                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624802989                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174536258                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182397898                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78524381                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28189149                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22932929                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1924494                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11857599                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10989086                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2974577                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81579                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28293171                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156384272                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28189149                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13963663                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34392228                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10333544                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5920112                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13843413                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       811203                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76971664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.509373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42579436     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3026643      3.93%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2455625      3.19%     62.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5926916      7.70%     70.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1603826      2.08%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2061795      2.68%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1496672      1.94%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          838366      1.09%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16982385     22.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76971664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358986                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.991538                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29595729                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5747802                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33077327                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       222822                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8327979                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4801949                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38422                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186942501                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        76026                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8327979                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31755977                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1222162                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1334271                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31088715                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3242555                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180377882                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        26799                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1343330                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1009240                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          855                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252590566                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842077761                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842077761                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154774963                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97815537                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36997                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20824                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8898141                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16815090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8561867                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       134732                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2602425                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170540237                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35578                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135461294                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       264313                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58924362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    180008418                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5598                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76971664                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759885                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887875                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26790555     34.81%     34.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16592053     21.56%     56.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10762945     13.98%     70.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8025355     10.43%     80.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6926028      9.00%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3572450      4.64%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3071383      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       574534      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       656361      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76971664                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         793519     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        160959     14.42%     85.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161578     14.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112857973     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1928138      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14990      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13452614      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7207579      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135461294                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.725086                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1116063                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008239                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349274626                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229500758                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132011217                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136577357                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       509543                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6629987                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2649                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          584                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2192431                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8327979                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         500393                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73156                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170575816                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       428282                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16815090                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8561867                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20588                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65741                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          584                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1149806                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1081896                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2231702                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133314646                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12622326                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2146646                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19641312                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18807998                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7018986                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.697748                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132099674                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132011217                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86034530                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242856561                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.681149                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354261                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90670285                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111350103                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59226439                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29980                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1928873                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68643685                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622146                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139411                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26717928     38.92%     38.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19014327     27.70%     66.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7743041     11.28%     77.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4346359      6.33%     84.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3545936      5.17%     89.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1436389      2.09%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1707419      2.49%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       857874      1.25%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3274412      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68643685                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90670285                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111350103                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16554536                       # Number of memory references committed
system.switch_cpus1.commit.loads             10185100                       # Number of loads committed
system.switch_cpus1.commit.membars              14990                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15998683                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100330284                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2266641                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3274412                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235945815                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349486432                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1552717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90670285                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111350103                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90670285                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.866043                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.866043                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.154677                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.154677                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599736654                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182475424                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172520921                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29980                       # number of misc regfile writes
system.l20.replacements                          9881                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          303629                       # Total number of references to valid blocks.
system.l20.sampled_refs                         42649                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.119253                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         4986.506727                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.991194                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4943.916142                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.387042                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22821.198894                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.152176                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000457                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.150876                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000042                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696448                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39681                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39681                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14354                       # number of Writeback hits
system.l20.Writeback_hits::total                14354                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39681                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39681                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39681                       # number of overall hits
system.l20.overall_hits::total                  39681                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         9866                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 9881                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         9866                       # number of demand (read+write) misses
system.l20.demand_misses::total                  9881                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         9866                       # number of overall misses
system.l20.overall_misses::total                 9881                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1409537                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    989174039                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      990583576                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1409537                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    989174039                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       990583576                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1409537                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    989174039                       # number of overall miss cycles
system.l20.overall_miss_latency::total      990583576                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49547                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49562                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14354                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14354                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49547                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49562                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49547                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49562                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.199124                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.199366                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199124                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.199366                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199124                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.199366                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 93969.133333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100260.899959                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100251.348649                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 93969.133333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100260.899959                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100251.348649                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 93969.133333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100260.899959                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100251.348649                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2609                       # number of writebacks
system.l20.writebacks::total                     2609                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         9866                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            9881                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         9866                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             9881                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         9866                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            9881                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1295610                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    915067833                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    916363443                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1295610                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    915067833                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    916363443                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1295610                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    915067833                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    916363443                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.199124                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.199366                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199124                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.199366                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199124                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.199366                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        86374                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92749.628319                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92739.949701                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        86374                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92749.628319                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92739.949701                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        86374                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92749.628319                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92739.949701                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         10991                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          969565                       # Total number of references to valid blocks.
system.l21.sampled_refs                         43759                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.156928                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         5762.022266                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.783317                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4649.799363                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            68.290221                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22276.104832                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.175843                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000360                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.141901                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002084                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.679813                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        54860                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  54860                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21790                       # number of Writeback hits
system.l21.Writeback_hits::total                21790                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        54860                       # number of demand (read+write) hits
system.l21.demand_hits::total                   54860                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        54860                       # number of overall hits
system.l21.overall_hits::total                  54860                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        10978                       # number of ReadReq misses
system.l21.ReadReq_misses::total                10991                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        10978                       # number of demand (read+write) misses
system.l21.demand_misses::total                 10991                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        10978                       # number of overall misses
system.l21.overall_misses::total                10991                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1486136                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1133698335                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1135184471                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1486136                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1133698335                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1135184471                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1486136                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1133698335                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1135184471                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65838                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65851                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21790                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21790                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65838                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65851                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65838                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65851                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.166743                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.166907                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.166743                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.166907                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.166743                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.166907                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 114318.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 103270.025050                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 103283.092621                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 114318.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 103270.025050                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 103283.092621                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 114318.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 103270.025050                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 103283.092621                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2919                       # number of writebacks
system.l21.writebacks::total                     2919                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        10978                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           10991                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        10978                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            10991                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        10978                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           10991                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1388690                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1049214516                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1050603206                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1388690                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1049214516                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1050603206                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1388690                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1049214516                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1050603206                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.166743                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.166907                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.166743                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.166907                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.166743                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.166907                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 106822.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95574.286391                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 95587.590392                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 106822.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 95574.286391                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 95587.590392                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 106822.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 95574.286391                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 95587.590392                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991191                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016552080                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875557.343173                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991191                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024024                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16519966                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16519966                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16519966                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16519966                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16519966                       # number of overall hits
system.cpu0.icache.overall_hits::total       16519966                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1761530                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1761530                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1761530                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1761530                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1761530                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1761530                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16519984                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16519984                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16519984                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16519984                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16519984                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16519984                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 97862.777778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 97862.777778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 97862.777778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 97862.777778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 97862.777778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 97862.777778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1424814                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1424814                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1424814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1424814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1424814                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1424814                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94987.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 94987.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 94987.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 94987.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 94987.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 94987.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49547                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246457783                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49803                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4948.653354                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.088099                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.911901                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824563                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175437                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20675019                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20675019                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25008511                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25008511                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25008511                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25008511                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       142843                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       142843                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       142843                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        142843                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       142843                       # number of overall misses
system.cpu0.dcache.overall_misses::total       142843                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7841809904                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7841809904                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7841809904                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7841809904                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7841809904                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7841809904                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20817862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20817862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25151354                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25151354                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25151354                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25151354                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006862                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006862                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005679                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005679                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005679                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005679                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54898.104240                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54898.104240                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54898.104240                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54898.104240                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54898.104240                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54898.104240                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14354                       # number of writebacks
system.cpu0.dcache.writebacks::total            14354                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        93296                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        93296                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        93296                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        93296                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        93296                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        93296                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49547                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49547                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49547                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49547                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49547                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49547                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1268906483                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1268906483                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1268906483                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1268906483                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1268906483                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1268906483                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25610.157689                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25610.157689                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25610.157689                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25610.157689                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25610.157689                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25610.157689                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997062                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100816811                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219388.731855                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997062                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13843397                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13843397                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13843397                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13843397                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13843397                       # number of overall hits
system.cpu1.icache.overall_hits::total       13843397                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1787943                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1787943                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1787943                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1787943                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1787943                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1787943                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13843413                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13843413                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13843413                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13843413                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13843413                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13843413                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 111746.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 111746.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 111746.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 111746.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 111746.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 111746.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1502806                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1502806                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1502806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1502806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1502806                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1502806                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 115600.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 115600.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 115600.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 115600.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 115600.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 115600.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65838                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192162484                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66094                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2907.411928                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.107050                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.892950                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898856                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101144                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9587075                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9587075                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6339456                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6339456                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20279                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20279                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14990                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14990                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15926531                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15926531                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15926531                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15926531                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       141272                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141272                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       141272                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        141272                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       141272                       # number of overall misses
system.cpu1.dcache.overall_misses::total       141272                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5489990793                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5489990793                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5489990793                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5489990793                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5489990793                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5489990793                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9728347                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9728347                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6339456                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6339456                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16067803                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16067803                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16067803                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16067803                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014522                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014522                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008792                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008792                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008792                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008792                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38861.138747                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38861.138747                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38861.138747                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38861.138747                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38861.138747                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38861.138747                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21790                       # number of writebacks
system.cpu1.dcache.writebacks::total            21790                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        75434                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        75434                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        75434                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        75434                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        75434                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        75434                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65838                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65838                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65838                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65838                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65838                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65838                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1564947695                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1564947695                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1564947695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1564947695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1564947695                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1564947695                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004098                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004098                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004098                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004098                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23769.672454                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23769.672454                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23769.672454                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23769.672454                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23769.672454                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23769.672454                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
