
SDK_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000fb8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08001140  08001140  00011140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001158  08001158  00011158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001160  08001160  00011160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001164  08001164  00011164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08001168  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  8 .bss          00000020  2000000c  2000000c  0002000c  2**2
                  ALLOC
  9 ._user_heap_stack 00000604  2000002c  2000002c  0002000c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 11 .debug_info   000041f7  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00000fc0  00000000  00000000  00024233  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000398  00000000  00000000  000251f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000378  00000000  00000000  00025590  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0001ece9  00000000  00000000  00025908  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000045aa  00000000  00000000  000445f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000bafef  00000000  00000000  00048b9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  00103b8a  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000007dc  00000000  00000000  00103c08  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    000010ac  00000000  00000000  001043e4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001128 	.word	0x08001128

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001128 	.word	0x08001128

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO_1
*/
void MX_GPIO_Init(void)
{
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004cc:	2400      	movs	r4, #0
 80004ce:	9405      	str	r4, [sp, #20]
 80004d0:	9406      	str	r4, [sp, #24]
 80004d2:	9407      	str	r4, [sp, #28]
 80004d4:	9408      	str	r4, [sp, #32]
 80004d6:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004d8:	9401      	str	r4, [sp, #4]
 80004da:	4b24      	ldr	r3, [pc, #144]	; (800056c <MX_GPIO_Init+0xa4>)
 80004dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80004de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80004e2:	631a      	str	r2, [r3, #48]	; 0x30
 80004e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80004e6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80004ea:	9201      	str	r2, [sp, #4]
 80004ec:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004ee:	9402      	str	r4, [sp, #8]
 80004f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80004f2:	f042 0208 	orr.w	r2, r2, #8
 80004f6:	631a      	str	r2, [r3, #48]	; 0x30
 80004f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80004fa:	f002 0208 	and.w	r2, r2, #8
 80004fe:	9202      	str	r2, [sp, #8]
 8000500:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000502:	9403      	str	r4, [sp, #12]
 8000504:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000506:	f042 0201 	orr.w	r2, r2, #1
 800050a:	631a      	str	r2, [r3, #48]	; 0x30
 800050c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800050e:	f002 0201 	and.w	r2, r2, #1
 8000512:	9203      	str	r2, [sp, #12]
 8000514:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000516:	9404      	str	r4, [sp, #16]
 8000518:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800051a:	f042 0202 	orr.w	r2, r2, #2
 800051e:	631a      	str	r2, [r3, #48]	; 0x30
 8000520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000522:	f003 0302 	and.w	r3, r3, #2
 8000526:	9304      	str	r3, [sp, #16]
 8000528:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800052a:	4e11      	ldr	r6, [pc, #68]	; (8000570 <MX_GPIO_Init+0xa8>)
 800052c:	4622      	mov	r2, r4
 800052e:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8000532:	4630      	mov	r0, r6
 8000534:	f000 fa54 	bl	80009e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000538:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800053c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800053e:	2301      	movs	r3, #1
 8000540:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000542:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000544:	2502      	movs	r5, #2
 8000546:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000548:	a905      	add	r1, sp, #20
 800054a:	4630      	mov	r0, r6
 800054c:	f000 f964 	bl	8000818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000550:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000554:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000556:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000558:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800055a:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800055c:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800055e:	a905      	add	r1, sp, #20
 8000560:	4804      	ldr	r0, [pc, #16]	; (8000574 <MX_GPIO_Init+0xac>)
 8000562:	f000 f959 	bl	8000818 <HAL_GPIO_Init>

}
 8000566:	b00a      	add	sp, #40	; 0x28
 8000568:	bd70      	pop	{r4, r5, r6, pc}
 800056a:	bf00      	nop
 800056c:	40023800 	.word	0x40023800
 8000570:	40020c00 	.word	0x40020c00
 8000574:	40020000 	.word	0x40020000

08000578 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000578:	b530      	push	{r4, r5, lr}
 800057a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800057c:	2230      	movs	r2, #48	; 0x30
 800057e:	2100      	movs	r1, #0
 8000580:	a808      	add	r0, sp, #32
 8000582:	f000 fdc9 	bl	8001118 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000586:	2400      	movs	r4, #0
 8000588:	9403      	str	r4, [sp, #12]
 800058a:	9404      	str	r4, [sp, #16]
 800058c:	9405      	str	r4, [sp, #20]
 800058e:	9406      	str	r4, [sp, #24]
 8000590:	9407      	str	r4, [sp, #28]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000592:	9401      	str	r4, [sp, #4]
 8000594:	4b1d      	ldr	r3, [pc, #116]	; (800060c <SystemClock_Config+0x94>)
 8000596:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000598:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800059c:	641a      	str	r2, [r3, #64]	; 0x40
 800059e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005a8:	9402      	str	r4, [sp, #8]
 80005aa:	4b19      	ldr	r3, [pc, #100]	; (8000610 <SystemClock_Config+0x98>)
 80005ac:	681a      	ldr	r2, [r3, #0]
 80005ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005ba:	9302      	str	r3, [sp, #8]
 80005bc:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005be:	2502      	movs	r5, #2
 80005c0:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005c2:	2301      	movs	r3, #1
 80005c4:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005c6:	2310      	movs	r3, #16
 80005c8:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ca:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005cc:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005ce:	2308      	movs	r3, #8
 80005d0:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 120;
 80005d2:	2378      	movs	r3, #120	; 0x78
 80005d4:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005d6:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80005d8:	2304      	movs	r3, #4
 80005da:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005dc:	a808      	add	r0, sp, #32
 80005de:	f000 fa05 	bl	80009ec <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005e2:	230f      	movs	r3, #15
 80005e4:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005e6:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005e8:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005ea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005ee:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005f4:	9307      	str	r3, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80005f6:	2103      	movs	r1, #3
 80005f8:	a803      	add	r0, sp, #12
 80005fa:	f000 fc8f 	bl	8000f1c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 80005fe:	4622      	mov	r2, r4
 8000600:	4621      	mov	r1, r4
 8000602:	4620      	mov	r0, r4
 8000604:	f000 fbe8 	bl	8000dd8 <HAL_RCC_MCOConfig>
}
 8000608:	b015      	add	sp, #84	; 0x54
 800060a:	bd30      	pop	{r4, r5, pc}
 800060c:	40023800 	.word	0x40023800
 8000610:	40007000 	.word	0x40007000

08000614 <main>:
{
 8000614:	b508      	push	{r3, lr}
  HAL_Init();
 8000616:	f000 f877 	bl	8000708 <HAL_Init>
  SystemClock_Config();
 800061a:	f7ff ffad 	bl	8000578 <SystemClock_Config>
  MX_GPIO_Init();
 800061e:	f7ff ff53 	bl	80004c8 <MX_GPIO_Init>
 8000622:	e7fe      	b.n	8000622 <main+0xe>

08000624 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000624:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000626:	2100      	movs	r1, #0
 8000628:	9100      	str	r1, [sp, #0]
 800062a:	4b0b      	ldr	r3, [pc, #44]	; (8000658 <HAL_MspInit+0x34>)
 800062c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800062e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000632:	645a      	str	r2, [r3, #68]	; 0x44
 8000634:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000636:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800063a:	9200      	str	r2, [sp, #0]
 800063c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800063e:	9101      	str	r1, [sp, #4]
 8000640:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000642:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000646:	641a      	str	r2, [r3, #64]	; 0x40
 8000648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800064a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800064e:	9301      	str	r3, [sp, #4]
 8000650:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000652:	b002      	add	sp, #8
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	40023800 	.word	0x40023800

0800065c <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800065c:	4770      	bx	lr

0800065e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800065e:	e7fe      	b.n	800065e <HardFault_Handler>

08000660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000660:	e7fe      	b.n	8000660 <MemManage_Handler>

08000662 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000662:	e7fe      	b.n	8000662 <BusFault_Handler>

08000664 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000664:	e7fe      	b.n	8000664 <UsageFault_Handler>

08000666 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000666:	4770      	bx	lr

08000668 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000668:	4770      	bx	lr

0800066a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800066a:	4770      	bx	lr

0800066c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800066c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800066e:	f000 f865 	bl	800073c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000672:	bd08      	pop	{r3, pc}

08000674 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000674:	490f      	ldr	r1, [pc, #60]	; (80006b4 <SystemInit+0x40>)
 8000676:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800067a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800067e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000682:	4b0d      	ldr	r3, [pc, #52]	; (80006b8 <SystemInit+0x44>)
 8000684:	681a      	ldr	r2, [r3, #0]
 8000686:	f042 0201 	orr.w	r2, r2, #1
 800068a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800068c:	2000      	movs	r0, #0
 800068e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000690:	681a      	ldr	r2, [r3, #0]
 8000692:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000696:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800069a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800069c:	4a07      	ldr	r2, [pc, #28]	; (80006bc <SystemInit+0x48>)
 800069e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80006a0:	681a      	ldr	r2, [r3, #0]
 80006a2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80006a6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80006a8:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80006aa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80006ae:	608b      	str	r3, [r1, #8]
#endif
}
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	e000ed00 	.word	0xe000ed00
 80006b8:	40023800 	.word	0x40023800
 80006bc:	24003010 	.word	0x24003010

080006c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006c0:	b510      	push	{r4, lr}
 80006c2:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006c4:	4b0e      	ldr	r3, [pc, #56]	; (8000700 <HAL_InitTick+0x40>)
 80006c6:	7818      	ldrb	r0, [r3, #0]
 80006c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006cc:	fbb3 f3f0 	udiv	r3, r3, r0
 80006d0:	4a0c      	ldr	r2, [pc, #48]	; (8000704 <HAL_InitTick+0x44>)
 80006d2:	6810      	ldr	r0, [r2, #0]
 80006d4:	fbb0 f0f3 	udiv	r0, r0, r3
 80006d8:	f000 f888 	bl	80007ec <HAL_SYSTICK_Config>
 80006dc:	b968      	cbnz	r0, 80006fa <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006de:	2c0f      	cmp	r4, #15
 80006e0:	d901      	bls.n	80006e6 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80006e2:	2001      	movs	r0, #1
 80006e4:	e00a      	b.n	80006fc <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006e6:	2200      	movs	r2, #0
 80006e8:	4621      	mov	r1, r4
 80006ea:	f04f 30ff 	mov.w	r0, #4294967295
 80006ee:	f000 f849 	bl	8000784 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006f2:	4b03      	ldr	r3, [pc, #12]	; (8000700 <HAL_InitTick+0x40>)
 80006f4:	605c      	str	r4, [r3, #4]
  }

  /* Return function status */
  return HAL_OK;
 80006f6:	2000      	movs	r0, #0
 80006f8:	e000      	b.n	80006fc <HAL_InitTick+0x3c>
    return HAL_ERROR;
 80006fa:	2001      	movs	r0, #1
}
 80006fc:	bd10      	pop	{r4, pc}
 80006fe:	bf00      	nop
 8000700:	20000004 	.word	0x20000004
 8000704:	20000000 	.word	0x20000000

08000708 <HAL_Init>:
{
 8000708:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800070a:	4b0b      	ldr	r3, [pc, #44]	; (8000738 <HAL_Init+0x30>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000712:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000714:	681a      	ldr	r2, [r3, #0]
 8000716:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800071a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800071c:	681a      	ldr	r2, [r3, #0]
 800071e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000722:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000724:	2003      	movs	r0, #3
 8000726:	f000 f81b 	bl	8000760 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800072a:	2000      	movs	r0, #0
 800072c:	f7ff ffc8 	bl	80006c0 <HAL_InitTick>
  HAL_MspInit();
 8000730:	f7ff ff78 	bl	8000624 <HAL_MspInit>
}
 8000734:	2000      	movs	r0, #0
 8000736:	bd08      	pop	{r3, pc}
 8000738:	40023c00 	.word	0x40023c00

0800073c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800073c:	4a03      	ldr	r2, [pc, #12]	; (800074c <HAL_IncTick+0x10>)
 800073e:	6811      	ldr	r1, [r2, #0]
 8000740:	4b03      	ldr	r3, [pc, #12]	; (8000750 <HAL_IncTick+0x14>)
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	440b      	add	r3, r1
 8000746:	6013      	str	r3, [r2, #0]
}
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	20000028 	.word	0x20000028
 8000750:	20000004 	.word	0x20000004

08000754 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000754:	4b01      	ldr	r3, [pc, #4]	; (800075c <HAL_GetTick+0x8>)
 8000756:	6818      	ldr	r0, [r3, #0]
}
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	20000028 	.word	0x20000028

08000760 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000760:	4a07      	ldr	r2, [pc, #28]	; (8000780 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000762:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000764:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000768:	041b      	lsls	r3, r3, #16
 800076a:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800076c:	0200      	lsls	r0, r0, #8
 800076e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000772:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8000774:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8000778:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800077c:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800077e:	4770      	bx	lr
 8000780:	e000ed00 	.word	0xe000ed00

08000784 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000784:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000786:	4b17      	ldr	r3, [pc, #92]	; (80007e4 <HAL_NVIC_SetPriority+0x60>)
 8000788:	68db      	ldr	r3, [r3, #12]
 800078a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800078e:	f1c3 0407 	rsb	r4, r3, #7
 8000792:	2c04      	cmp	r4, #4
 8000794:	bf28      	it	cs
 8000796:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000798:	1d1d      	adds	r5, r3, #4
 800079a:	2d06      	cmp	r5, #6
 800079c:	d918      	bls.n	80007d0 <HAL_NVIC_SetPriority+0x4c>
 800079e:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a0:	f04f 35ff 	mov.w	r5, #4294967295
 80007a4:	fa05 f404 	lsl.w	r4, r5, r4
 80007a8:	ea21 0104 	bic.w	r1, r1, r4
 80007ac:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007ae:	fa05 f303 	lsl.w	r3, r5, r3
 80007b2:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007b6:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80007b8:	2800      	cmp	r0, #0
 80007ba:	db0b      	blt.n	80007d4 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007bc:	0109      	lsls	r1, r1, #4
 80007be:	b2c9      	uxtb	r1, r1
 80007c0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80007c4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80007c8:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80007cc:	bc30      	pop	{r4, r5}
 80007ce:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007d0:	2300      	movs	r3, #0
 80007d2:	e7e5      	b.n	80007a0 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007d4:	f000 000f 	and.w	r0, r0, #15
 80007d8:	0109      	lsls	r1, r1, #4
 80007da:	b2c9      	uxtb	r1, r1
 80007dc:	4b02      	ldr	r3, [pc, #8]	; (80007e8 <HAL_NVIC_SetPriority+0x64>)
 80007de:	5419      	strb	r1, [r3, r0]
 80007e0:	e7f4      	b.n	80007cc <HAL_NVIC_SetPriority+0x48>
 80007e2:	bf00      	nop
 80007e4:	e000ed00 	.word	0xe000ed00
 80007e8:	e000ed14 	.word	0xe000ed14

080007ec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007ec:	3801      	subs	r0, #1
 80007ee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80007f2:	d20a      	bcs.n	800080a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007f4:	4b06      	ldr	r3, [pc, #24]	; (8000810 <HAL_SYSTICK_Config+0x24>)
 80007f6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f8:	4a06      	ldr	r2, [pc, #24]	; (8000814 <HAL_SYSTICK_Config+0x28>)
 80007fa:	21f0      	movs	r1, #240	; 0xf0
 80007fc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000800:	2000      	movs	r0, #0
 8000802:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000804:	2207      	movs	r2, #7
 8000806:	601a      	str	r2, [r3, #0]
 8000808:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800080a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	e000e010 	.word	0xe000e010
 8000814:	e000ed00 	.word	0xe000ed00

08000818 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000818:	2300      	movs	r3, #0
 800081a:	2b0f      	cmp	r3, #15
 800081c:	f200 80d7 	bhi.w	80009ce <HAL_GPIO_Init+0x1b6>
{
 8000820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000822:	b083      	sub	sp, #12
 8000824:	e039      	b.n	800089a <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000826:	2207      	movs	r2, #7
 8000828:	e000      	b.n	800082c <HAL_GPIO_Init+0x14>
 800082a:	2200      	movs	r2, #0
 800082c:	40aa      	lsls	r2, r5
 800082e:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000830:	3402      	adds	r4, #2
 8000832:	4d67      	ldr	r5, [pc, #412]	; (80009d0 <HAL_GPIO_Init+0x1b8>)
 8000834:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000838:	4a66      	ldr	r2, [pc, #408]	; (80009d4 <HAL_GPIO_Init+0x1bc>)
 800083a:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800083c:	43f2      	mvns	r2, r6
 800083e:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000842:	684f      	ldr	r7, [r1, #4]
 8000844:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8000848:	d001      	beq.n	800084e <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 800084a:	ea46 0504 	orr.w	r5, r6, r4
        }
        EXTI->IMR = temp;
 800084e:	4c61      	ldr	r4, [pc, #388]	; (80009d4 <HAL_GPIO_Init+0x1bc>)
 8000850:	6025      	str	r5, [r4, #0]

        temp = EXTI->EMR;
 8000852:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8000854:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000858:	684f      	ldr	r7, [r1, #4]
 800085a:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 800085e:	d001      	beq.n	8000864 <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 8000860:	ea46 0504 	orr.w	r5, r6, r4
        }
        EXTI->EMR = temp;
 8000864:	4c5b      	ldr	r4, [pc, #364]	; (80009d4 <HAL_GPIO_Init+0x1bc>)
 8000866:	6065      	str	r5, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000868:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 800086a:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800086e:	684f      	ldr	r7, [r1, #4]
 8000870:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8000874:	d001      	beq.n	800087a <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 8000876:	ea46 0504 	orr.w	r5, r6, r4
        }
        EXTI->RTSR = temp;
 800087a:	4c56      	ldr	r4, [pc, #344]	; (80009d4 <HAL_GPIO_Init+0x1bc>)
 800087c:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 800087e:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8000880:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000882:	684d      	ldr	r5, [r1, #4]
 8000884:	f415 1f00 	tst.w	r5, #2097152	; 0x200000
 8000888:	d001      	beq.n	800088e <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 800088a:	ea46 0204 	orr.w	r2, r6, r4
        }
        EXTI->FTSR = temp;
 800088e:	4c51      	ldr	r4, [pc, #324]	; (80009d4 <HAL_GPIO_Init+0x1bc>)
 8000890:	60e2      	str	r2, [r4, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000892:	3301      	adds	r3, #1
 8000894:	2b0f      	cmp	r3, #15
 8000896:	f200 8098 	bhi.w	80009ca <HAL_GPIO_Init+0x1b2>
    ioposition = 0x01U << position;
 800089a:	2201      	movs	r2, #1
 800089c:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800089e:	680c      	ldr	r4, [r1, #0]
 80008a0:	ea04 0602 	and.w	r6, r4, r2
    if(iocurrent == ioposition)
 80008a4:	42b2      	cmp	r2, r6
 80008a6:	d1f4      	bne.n	8000892 <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008a8:	684c      	ldr	r4, [r1, #4]
 80008aa:	1e65      	subs	r5, r4, #1
 80008ac:	2d01      	cmp	r5, #1
 80008ae:	d903      	bls.n	80008b8 <HAL_GPIO_Init+0xa0>
 80008b0:	2c11      	cmp	r4, #17
 80008b2:	d001      	beq.n	80008b8 <HAL_GPIO_Init+0xa0>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008b4:	2c12      	cmp	r4, #18
 80008b6:	d112      	bne.n	80008de <HAL_GPIO_Init+0xc6>
        temp = GPIOx->OSPEEDR; 
 80008b8:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80008ba:	005f      	lsls	r7, r3, #1
 80008bc:	2403      	movs	r4, #3
 80008be:	40bc      	lsls	r4, r7
 80008c0:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80008c4:	68cc      	ldr	r4, [r1, #12]
 80008c6:	40bc      	lsls	r4, r7
 80008c8:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80008ca:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 80008cc:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008ce:	ea25 0502 	bic.w	r5, r5, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80008d2:	684c      	ldr	r4, [r1, #4]
 80008d4:	f3c4 1200 	ubfx	r2, r4, #4, #1
 80008d8:	409a      	lsls	r2, r3
 80008da:	432a      	orrs	r2, r5
        GPIOx->OTYPER = temp;
 80008dc:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 80008de:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80008e0:	005f      	lsls	r7, r3, #1
 80008e2:	2203      	movs	r2, #3
 80008e4:	40ba      	lsls	r2, r7
 80008e6:	43d2      	mvns	r2, r2
 80008e8:	4014      	ands	r4, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80008ea:	688d      	ldr	r5, [r1, #8]
 80008ec:	40bd      	lsls	r5, r7
 80008ee:	4325      	orrs	r5, r4
      GPIOx->PUPDR = temp;
 80008f0:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008f2:	684c      	ldr	r4, [r1, #4]
 80008f4:	2c02      	cmp	r4, #2
 80008f6:	d001      	beq.n	80008fc <HAL_GPIO_Init+0xe4>
 80008f8:	2c12      	cmp	r4, #18
 80008fa:	d113      	bne.n	8000924 <HAL_GPIO_Init+0x10c>
        temp = GPIOx->AFR[position >> 3U];
 80008fc:	08dd      	lsrs	r5, r3, #3
 80008fe:	3508      	adds	r5, #8
 8000900:	f850 e025 	ldr.w	lr, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000904:	f003 0407 	and.w	r4, r3, #7
 8000908:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800090c:	240f      	movs	r4, #15
 800090e:	fa04 f40c 	lsl.w	r4, r4, ip
 8000912:	ea2e 0e04 	bic.w	lr, lr, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000916:	690c      	ldr	r4, [r1, #16]
 8000918:	fa04 f40c 	lsl.w	r4, r4, ip
 800091c:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000920:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
      temp = GPIOx->MODER;
 8000924:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000926:	4022      	ands	r2, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000928:	684c      	ldr	r4, [r1, #4]
 800092a:	f004 0403 	and.w	r4, r4, #3
 800092e:	40bc      	lsls	r4, r7
 8000930:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8000932:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000934:	684a      	ldr	r2, [r1, #4]
 8000936:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 800093a:	d0aa      	beq.n	8000892 <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800093c:	2200      	movs	r2, #0
 800093e:	9201      	str	r2, [sp, #4]
 8000940:	4a25      	ldr	r2, [pc, #148]	; (80009d8 <HAL_GPIO_Init+0x1c0>)
 8000942:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8000944:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8000948:	6454      	str	r4, [r2, #68]	; 0x44
 800094a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800094c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000950:	9201      	str	r2, [sp, #4]
 8000952:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000954:	089c      	lsrs	r4, r3, #2
 8000956:	1ca5      	adds	r5, r4, #2
 8000958:	4a1d      	ldr	r2, [pc, #116]	; (80009d0 <HAL_GPIO_Init+0x1b8>)
 800095a:	f852 7025 	ldr.w	r7, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800095e:	f003 0203 	and.w	r2, r3, #3
 8000962:	0095      	lsls	r5, r2, #2
 8000964:	220f      	movs	r2, #15
 8000966:	40aa      	lsls	r2, r5
 8000968:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800096c:	4a1b      	ldr	r2, [pc, #108]	; (80009dc <HAL_GPIO_Init+0x1c4>)
 800096e:	4290      	cmp	r0, r2
 8000970:	f43f af5b 	beq.w	800082a <HAL_GPIO_Init+0x12>
 8000974:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000978:	4290      	cmp	r0, r2
 800097a:	d01a      	beq.n	80009b2 <HAL_GPIO_Init+0x19a>
 800097c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000980:	4290      	cmp	r0, r2
 8000982:	d018      	beq.n	80009b6 <HAL_GPIO_Init+0x19e>
 8000984:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000988:	4290      	cmp	r0, r2
 800098a:	d016      	beq.n	80009ba <HAL_GPIO_Init+0x1a2>
 800098c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000990:	4290      	cmp	r0, r2
 8000992:	d014      	beq.n	80009be <HAL_GPIO_Init+0x1a6>
 8000994:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000998:	4290      	cmp	r0, r2
 800099a:	d012      	beq.n	80009c2 <HAL_GPIO_Init+0x1aa>
 800099c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80009a0:	4290      	cmp	r0, r2
 80009a2:	d010      	beq.n	80009c6 <HAL_GPIO_Init+0x1ae>
 80009a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80009a8:	4290      	cmp	r0, r2
 80009aa:	f43f af3c 	beq.w	8000826 <HAL_GPIO_Init+0xe>
 80009ae:	2208      	movs	r2, #8
 80009b0:	e73c      	b.n	800082c <HAL_GPIO_Init+0x14>
 80009b2:	2201      	movs	r2, #1
 80009b4:	e73a      	b.n	800082c <HAL_GPIO_Init+0x14>
 80009b6:	2202      	movs	r2, #2
 80009b8:	e738      	b.n	800082c <HAL_GPIO_Init+0x14>
 80009ba:	2203      	movs	r2, #3
 80009bc:	e736      	b.n	800082c <HAL_GPIO_Init+0x14>
 80009be:	2204      	movs	r2, #4
 80009c0:	e734      	b.n	800082c <HAL_GPIO_Init+0x14>
 80009c2:	2205      	movs	r2, #5
 80009c4:	e732      	b.n	800082c <HAL_GPIO_Init+0x14>
 80009c6:	2206      	movs	r2, #6
 80009c8:	e730      	b.n	800082c <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 80009ca:	b003      	add	sp, #12
 80009cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009ce:	4770      	bx	lr
 80009d0:	40013800 	.word	0x40013800
 80009d4:	40013c00 	.word	0x40013c00
 80009d8:	40023800 	.word	0x40023800
 80009dc:	40020000 	.word	0x40020000

080009e0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80009e0:	b912      	cbnz	r2, 80009e8 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80009e2:	0409      	lsls	r1, r1, #16
 80009e4:	6181      	str	r1, [r0, #24]
  }
}
 80009e6:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 80009e8:	6181      	str	r1, [r0, #24]
 80009ea:	4770      	bx	lr

080009ec <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80009ec:	2800      	cmp	r0, #0
 80009ee:	f000 81e4 	beq.w	8000dba <HAL_RCC_OscConfig+0x3ce>
{
 80009f2:	b570      	push	{r4, r5, r6, lr}
 80009f4:	b082      	sub	sp, #8
 80009f6:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009f8:	6803      	ldr	r3, [r0, #0]
 80009fa:	f013 0f01 	tst.w	r3, #1
 80009fe:	d03b      	beq.n	8000a78 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000a00:	4ba7      	ldr	r3, [pc, #668]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000a02:	689b      	ldr	r3, [r3, #8]
 8000a04:	f003 030c 	and.w	r3, r3, #12
 8000a08:	2b04      	cmp	r3, #4
 8000a0a:	d02c      	beq.n	8000a66 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a0c:	4ba4      	ldr	r3, [pc, #656]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000a0e:	689b      	ldr	r3, [r3, #8]
 8000a10:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000a14:	2b08      	cmp	r3, #8
 8000a16:	d021      	beq.n	8000a5c <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a18:	6863      	ldr	r3, [r4, #4]
 8000a1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a1e:	d04f      	beq.n	8000ac0 <HAL_RCC_OscConfig+0xd4>
 8000a20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000a24:	d052      	beq.n	8000acc <HAL_RCC_OscConfig+0xe0>
 8000a26:	4b9e      	ldr	r3, [pc, #632]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000a28:	681a      	ldr	r2, [r3, #0]
 8000a2a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000a2e:	601a      	str	r2, [r3, #0]
 8000a30:	681a      	ldr	r2, [r3, #0]
 8000a32:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000a36:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000a38:	6863      	ldr	r3, [r4, #4]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d050      	beq.n	8000ae0 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a3e:	f7ff fe89 	bl	8000754 <HAL_GetTick>
 8000a42:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a44:	4b96      	ldr	r3, [pc, #600]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000a4c:	d114      	bne.n	8000a78 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a4e:	f7ff fe81 	bl	8000754 <HAL_GetTick>
 8000a52:	1b40      	subs	r0, r0, r5
 8000a54:	2864      	cmp	r0, #100	; 0x64
 8000a56:	d9f5      	bls.n	8000a44 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8000a58:	2003      	movs	r0, #3
 8000a5a:	e1b3      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a5c:	4b90      	ldr	r3, [pc, #576]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000a64:	d0d8      	beq.n	8000a18 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a66:	4b8e      	ldr	r3, [pc, #568]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000a6e:	d003      	beq.n	8000a78 <HAL_RCC_OscConfig+0x8c>
 8000a70:	6863      	ldr	r3, [r4, #4]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	f000 81a3 	beq.w	8000dbe <HAL_RCC_OscConfig+0x3d2>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a78:	6823      	ldr	r3, [r4, #0]
 8000a7a:	f013 0f02 	tst.w	r3, #2
 8000a7e:	d055      	beq.n	8000b2c <HAL_RCC_OscConfig+0x140>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000a80:	4b87      	ldr	r3, [pc, #540]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000a82:	689b      	ldr	r3, [r3, #8]
 8000a84:	f013 0f0c 	tst.w	r3, #12
 8000a88:	d03e      	beq.n	8000b08 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000a8a:	4b85      	ldr	r3, [pc, #532]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000a8c:	689b      	ldr	r3, [r3, #8]
 8000a8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000a92:	2b08      	cmp	r3, #8
 8000a94:	d033      	beq.n	8000afe <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000a96:	68e3      	ldr	r3, [r4, #12]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d068      	beq.n	8000b6e <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000a9c:	4b81      	ldr	r3, [pc, #516]	; (8000ca4 <HAL_RCC_OscConfig+0x2b8>)
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000aa2:	f7ff fe57 	bl	8000754 <HAL_GetTick>
 8000aa6:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000aa8:	4b7d      	ldr	r3, [pc, #500]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f013 0f02 	tst.w	r3, #2
 8000ab0:	d154      	bne.n	8000b5c <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ab2:	f7ff fe4f 	bl	8000754 <HAL_GetTick>
 8000ab6:	1b40      	subs	r0, r0, r5
 8000ab8:	2802      	cmp	r0, #2
 8000aba:	d9f5      	bls.n	8000aa8 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8000abc:	2003      	movs	r0, #3
 8000abe:	e181      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ac0:	4a77      	ldr	r2, [pc, #476]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000ac2:	6813      	ldr	r3, [r2, #0]
 8000ac4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ac8:	6013      	str	r3, [r2, #0]
 8000aca:	e7b5      	b.n	8000a38 <HAL_RCC_OscConfig+0x4c>
 8000acc:	4b74      	ldr	r3, [pc, #464]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000ace:	681a      	ldr	r2, [r3, #0]
 8000ad0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000adc:	601a      	str	r2, [r3, #0]
 8000ade:	e7ab      	b.n	8000a38 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8000ae0:	f7ff fe38 	bl	8000754 <HAL_GetTick>
 8000ae4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ae6:	4b6e      	ldr	r3, [pc, #440]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000aee:	d0c3      	beq.n	8000a78 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000af0:	f7ff fe30 	bl	8000754 <HAL_GetTick>
 8000af4:	1b40      	subs	r0, r0, r5
 8000af6:	2864      	cmp	r0, #100	; 0x64
 8000af8:	d9f5      	bls.n	8000ae6 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8000afa:	2003      	movs	r0, #3
 8000afc:	e162      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000afe:	4b68      	ldr	r3, [pc, #416]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000b06:	d1c6      	bne.n	8000a96 <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b08:	4b65      	ldr	r3, [pc, #404]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f013 0f02 	tst.w	r3, #2
 8000b10:	d004      	beq.n	8000b1c <HAL_RCC_OscConfig+0x130>
 8000b12:	68e3      	ldr	r3, [r4, #12]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d001      	beq.n	8000b1c <HAL_RCC_OscConfig+0x130>
        return HAL_ERROR;
 8000b18:	2001      	movs	r0, #1
 8000b1a:	e153      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b1c:	4a60      	ldr	r2, [pc, #384]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000b1e:	6813      	ldr	r3, [r2, #0]
 8000b20:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000b24:	6921      	ldr	r1, [r4, #16]
 8000b26:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000b2a:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b2c:	6823      	ldr	r3, [r4, #0]
 8000b2e:	f013 0f08 	tst.w	r3, #8
 8000b32:	d040      	beq.n	8000bb6 <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000b34:	6963      	ldr	r3, [r4, #20]
 8000b36:	b363      	cbz	r3, 8000b92 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000b38:	4b5b      	ldr	r3, [pc, #364]	; (8000ca8 <HAL_RCC_OscConfig+0x2bc>)
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000b3e:	f7ff fe09 	bl	8000754 <HAL_GetTick>
 8000b42:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b44:	4b56      	ldr	r3, [pc, #344]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000b46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000b48:	f013 0f02 	tst.w	r3, #2
 8000b4c:	d133      	bne.n	8000bb6 <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b4e:	f7ff fe01 	bl	8000754 <HAL_GetTick>
 8000b52:	1b40      	subs	r0, r0, r5
 8000b54:	2802      	cmp	r0, #2
 8000b56:	d9f5      	bls.n	8000b44 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8000b58:	2003      	movs	r0, #3
 8000b5a:	e133      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b5c:	4a50      	ldr	r2, [pc, #320]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000b5e:	6813      	ldr	r3, [r2, #0]
 8000b60:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000b64:	6921      	ldr	r1, [r4, #16]
 8000b66:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000b6a:	6013      	str	r3, [r2, #0]
 8000b6c:	e7de      	b.n	8000b2c <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 8000b6e:	4b4d      	ldr	r3, [pc, #308]	; (8000ca4 <HAL_RCC_OscConfig+0x2b8>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000b74:	f7ff fdee 	bl	8000754 <HAL_GetTick>
 8000b78:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b7a:	4b49      	ldr	r3, [pc, #292]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f013 0f02 	tst.w	r3, #2
 8000b82:	d0d3      	beq.n	8000b2c <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b84:	f7ff fde6 	bl	8000754 <HAL_GetTick>
 8000b88:	1b40      	subs	r0, r0, r5
 8000b8a:	2802      	cmp	r0, #2
 8000b8c:	d9f5      	bls.n	8000b7a <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 8000b8e:	2003      	movs	r0, #3
 8000b90:	e118      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000b92:	4b45      	ldr	r3, [pc, #276]	; (8000ca8 <HAL_RCC_OscConfig+0x2bc>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b98:	f7ff fddc 	bl	8000754 <HAL_GetTick>
 8000b9c:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b9e:	4b40      	ldr	r3, [pc, #256]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000ba0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000ba2:	f013 0f02 	tst.w	r3, #2
 8000ba6:	d006      	beq.n	8000bb6 <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ba8:	f7ff fdd4 	bl	8000754 <HAL_GetTick>
 8000bac:	1b40      	subs	r0, r0, r5
 8000bae:	2802      	cmp	r0, #2
 8000bb0:	d9f5      	bls.n	8000b9e <HAL_RCC_OscConfig+0x1b2>
        {
          return HAL_TIMEOUT;
 8000bb2:	2003      	movs	r0, #3
 8000bb4:	e106      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000bb6:	6823      	ldr	r3, [r4, #0]
 8000bb8:	f013 0f04 	tst.w	r3, #4
 8000bbc:	d079      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x2c6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000bbe:	4b38      	ldr	r3, [pc, #224]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc2:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000bc6:	d133      	bne.n	8000c30 <HAL_RCC_OscConfig+0x244>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000bc8:	2300      	movs	r3, #0
 8000bca:	9301      	str	r3, [sp, #4]
 8000bcc:	4b34      	ldr	r3, [pc, #208]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000bce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bd0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000bd4:	641a      	str	r2, [r3, #64]	; 0x40
 8000bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bdc:	9301      	str	r3, [sp, #4]
 8000bde:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000be0:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000be2:	4b32      	ldr	r3, [pc, #200]	; (8000cac <HAL_RCC_OscConfig+0x2c0>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000bea:	d023      	beq.n	8000c34 <HAL_RCC_OscConfig+0x248>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bec:	68a3      	ldr	r3, [r4, #8]
 8000bee:	2b01      	cmp	r3, #1
 8000bf0:	d034      	beq.n	8000c5c <HAL_RCC_OscConfig+0x270>
 8000bf2:	2b05      	cmp	r3, #5
 8000bf4:	d038      	beq.n	8000c68 <HAL_RCC_OscConfig+0x27c>
 8000bf6:	4b2a      	ldr	r3, [pc, #168]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000bf8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000bfa:	f022 0201 	bic.w	r2, r2, #1
 8000bfe:	671a      	str	r2, [r3, #112]	; 0x70
 8000c00:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000c02:	f022 0204 	bic.w	r2, r2, #4
 8000c06:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000c08:	68a3      	ldr	r3, [r4, #8]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d036      	beq.n	8000c7c <HAL_RCC_OscConfig+0x290>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c0e:	f7ff fda1 	bl	8000754 <HAL_GetTick>
 8000c12:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c14:	4b22      	ldr	r3, [pc, #136]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000c16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c18:	f013 0f02 	tst.w	r3, #2
 8000c1c:	d148      	bne.n	8000cb0 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c1e:	f7ff fd99 	bl	8000754 <HAL_GetTick>
 8000c22:	1b80      	subs	r0, r0, r6
 8000c24:	f241 3388 	movw	r3, #5000	; 0x1388
 8000c28:	4298      	cmp	r0, r3
 8000c2a:	d9f3      	bls.n	8000c14 <HAL_RCC_OscConfig+0x228>
        {
          return HAL_TIMEOUT;
 8000c2c:	2003      	movs	r0, #3
 8000c2e:	e0c9      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
    FlagStatus       pwrclkchanged = RESET;
 8000c30:	2500      	movs	r5, #0
 8000c32:	e7d6      	b.n	8000be2 <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000c34:	4a1d      	ldr	r2, [pc, #116]	; (8000cac <HAL_RCC_OscConfig+0x2c0>)
 8000c36:	6813      	ldr	r3, [r2, #0]
 8000c38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c3c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000c3e:	f7ff fd89 	bl	8000754 <HAL_GetTick>
 8000c42:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c44:	4b19      	ldr	r3, [pc, #100]	; (8000cac <HAL_RCC_OscConfig+0x2c0>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000c4c:	d1ce      	bne.n	8000bec <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c4e:	f7ff fd81 	bl	8000754 <HAL_GetTick>
 8000c52:	1b80      	subs	r0, r0, r6
 8000c54:	2802      	cmp	r0, #2
 8000c56:	d9f5      	bls.n	8000c44 <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 8000c58:	2003      	movs	r0, #3
 8000c5a:	e0b3      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c5c:	4a10      	ldr	r2, [pc, #64]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000c5e:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8000c60:	f043 0301 	orr.w	r3, r3, #1
 8000c64:	6713      	str	r3, [r2, #112]	; 0x70
 8000c66:	e7cf      	b.n	8000c08 <HAL_RCC_OscConfig+0x21c>
 8000c68:	4b0d      	ldr	r3, [pc, #52]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000c6a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000c6c:	f042 0204 	orr.w	r2, r2, #4
 8000c70:	671a      	str	r2, [r3, #112]	; 0x70
 8000c72:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000c74:	f042 0201 	orr.w	r2, r2, #1
 8000c78:	671a      	str	r2, [r3, #112]	; 0x70
 8000c7a:	e7c5      	b.n	8000c08 <HAL_RCC_OscConfig+0x21c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c7c:	f7ff fd6a 	bl	8000754 <HAL_GetTick>
 8000c80:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c82:	4b07      	ldr	r3, [pc, #28]	; (8000ca0 <HAL_RCC_OscConfig+0x2b4>)
 8000c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c86:	f013 0f02 	tst.w	r3, #2
 8000c8a:	d011      	beq.n	8000cb0 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c8c:	f7ff fd62 	bl	8000754 <HAL_GetTick>
 8000c90:	1b80      	subs	r0, r0, r6
 8000c92:	f241 3388 	movw	r3, #5000	; 0x1388
 8000c96:	4298      	cmp	r0, r3
 8000c98:	d9f3      	bls.n	8000c82 <HAL_RCC_OscConfig+0x296>
        {
          return HAL_TIMEOUT;
 8000c9a:	2003      	movs	r0, #3
 8000c9c:	e092      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
 8000c9e:	bf00      	nop
 8000ca0:	40023800 	.word	0x40023800
 8000ca4:	42470000 	.word	0x42470000
 8000ca8:	42470e80 	.word	0x42470e80
 8000cac:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000cb0:	b9ed      	cbnz	r5, 8000cee <HAL_RCC_OscConfig+0x302>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000cb2:	69a3      	ldr	r3, [r4, #24]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	f000 8084 	beq.w	8000dc2 <HAL_RCC_OscConfig+0x3d6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000cba:	4a45      	ldr	r2, [pc, #276]	; (8000dd0 <HAL_RCC_OscConfig+0x3e4>)
 8000cbc:	6892      	ldr	r2, [r2, #8]
 8000cbe:	f002 020c 	and.w	r2, r2, #12
 8000cc2:	2a08      	cmp	r2, #8
 8000cc4:	d051      	beq.n	8000d6a <HAL_RCC_OscConfig+0x37e>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000cc6:	2b02      	cmp	r3, #2
 8000cc8:	d017      	beq.n	8000cfa <HAL_RCC_OscConfig+0x30e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000cca:	4b42      	ldr	r3, [pc, #264]	; (8000dd4 <HAL_RCC_OscConfig+0x3e8>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cd0:	f7ff fd40 	bl	8000754 <HAL_GetTick>
 8000cd4:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000cd6:	4b3e      	ldr	r3, [pc, #248]	; (8000dd0 <HAL_RCC_OscConfig+0x3e4>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000cde:	d042      	beq.n	8000d66 <HAL_RCC_OscConfig+0x37a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ce0:	f7ff fd38 	bl	8000754 <HAL_GetTick>
 8000ce4:	1b00      	subs	r0, r0, r4
 8000ce6:	2802      	cmp	r0, #2
 8000ce8:	d9f5      	bls.n	8000cd6 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8000cea:	2003      	movs	r0, #3
 8000cec:	e06a      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000cee:	4a38      	ldr	r2, [pc, #224]	; (8000dd0 <HAL_RCC_OscConfig+0x3e4>)
 8000cf0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000cf2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000cf6:	6413      	str	r3, [r2, #64]	; 0x40
 8000cf8:	e7db      	b.n	8000cb2 <HAL_RCC_OscConfig+0x2c6>
        __HAL_RCC_PLL_DISABLE();
 8000cfa:	4b36      	ldr	r3, [pc, #216]	; (8000dd4 <HAL_RCC_OscConfig+0x3e8>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d00:	f7ff fd28 	bl	8000754 <HAL_GetTick>
 8000d04:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000d06:	4b32      	ldr	r3, [pc, #200]	; (8000dd0 <HAL_RCC_OscConfig+0x3e4>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000d0e:	d006      	beq.n	8000d1e <HAL_RCC_OscConfig+0x332>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d10:	f7ff fd20 	bl	8000754 <HAL_GetTick>
 8000d14:	1b40      	subs	r0, r0, r5
 8000d16:	2802      	cmp	r0, #2
 8000d18:	d9f5      	bls.n	8000d06 <HAL_RCC_OscConfig+0x31a>
            return HAL_TIMEOUT;
 8000d1a:	2003      	movs	r0, #3
 8000d1c:	e052      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000d1e:	69e3      	ldr	r3, [r4, #28]
 8000d20:	6a22      	ldr	r2, [r4, #32]
 8000d22:	4313      	orrs	r3, r2
 8000d24:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000d26:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000d2a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000d2c:	0852      	lsrs	r2, r2, #1
 8000d2e:	3a01      	subs	r2, #1
 8000d30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d34:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000d36:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000d3a:	4a25      	ldr	r2, [pc, #148]	; (8000dd0 <HAL_RCC_OscConfig+0x3e4>)
 8000d3c:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8000d3e:	4b25      	ldr	r3, [pc, #148]	; (8000dd4 <HAL_RCC_OscConfig+0x3e8>)
 8000d40:	2201      	movs	r2, #1
 8000d42:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d44:	f7ff fd06 	bl	8000754 <HAL_GetTick>
 8000d48:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d4a:	4b21      	ldr	r3, [pc, #132]	; (8000dd0 <HAL_RCC_OscConfig+0x3e4>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000d52:	d106      	bne.n	8000d62 <HAL_RCC_OscConfig+0x376>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d54:	f7ff fcfe 	bl	8000754 <HAL_GetTick>
 8000d58:	1b00      	subs	r0, r0, r4
 8000d5a:	2802      	cmp	r0, #2
 8000d5c:	d9f5      	bls.n	8000d4a <HAL_RCC_OscConfig+0x35e>
            return HAL_TIMEOUT;
 8000d5e:	2003      	movs	r0, #3
 8000d60:	e030      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8000d62:	2000      	movs	r0, #0
 8000d64:	e02e      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
 8000d66:	2000      	movs	r0, #0
 8000d68:	e02c      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d02c      	beq.n	8000dc8 <HAL_RCC_OscConfig+0x3dc>
        pll_config = RCC->CFGR;
 8000d6e:	4b18      	ldr	r3, [pc, #96]	; (8000dd0 <HAL_RCC_OscConfig+0x3e4>)
 8000d70:	689b      	ldr	r3, [r3, #8]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000d72:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 8000d76:	69e2      	ldr	r2, [r4, #28]
 8000d78:	4291      	cmp	r1, r2
 8000d7a:	d001      	beq.n	8000d80 <HAL_RCC_OscConfig+0x394>
          return HAL_ERROR;
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	e021      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000d80:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000d84:	6a21      	ldr	r1, [r4, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000d86:	428a      	cmp	r2, r1
 8000d88:	d001      	beq.n	8000d8e <HAL_RCC_OscConfig+0x3a2>
          return HAL_ERROR;
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	e01a      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000d8e:	6a61      	ldr	r1, [r4, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000d90:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8000d94:	401a      	ands	r2, r3
 8000d96:	428a      	cmp	r2, r1
 8000d98:	d001      	beq.n	8000d9e <HAL_RCC_OscConfig+0x3b2>
          return HAL_ERROR;
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	e012      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000d9e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8000da2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000da4:	428a      	cmp	r2, r1
 8000da6:	d001      	beq.n	8000dac <HAL_RCC_OscConfig+0x3c0>
          return HAL_ERROR;
 8000da8:	2001      	movs	r0, #1
 8000daa:	e00b      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8000dac:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000db0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d00a      	beq.n	8000dcc <HAL_RCC_OscConfig+0x3e0>
          return HAL_ERROR;
 8000db6:	2001      	movs	r0, #1
 8000db8:	e004      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
    return HAL_ERROR;
 8000dba:	2001      	movs	r0, #1
}
 8000dbc:	4770      	bx	lr
        return HAL_ERROR;
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	e000      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
  return HAL_OK;
 8000dc2:	2000      	movs	r0, #0
}
 8000dc4:	b002      	add	sp, #8
 8000dc6:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8000dc8:	2001      	movs	r0, #1
 8000dca:	e7fb      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
  return HAL_OK;
 8000dcc:	2000      	movs	r0, #0
 8000dce:	e7f9      	b.n	8000dc4 <HAL_RCC_OscConfig+0x3d8>
 8000dd0:	40023800 	.word	0x40023800
 8000dd4:	42470060 	.word	0x42470060

08000dd8 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8000dd8:	b570      	push	{r4, r5, r6, lr}
 8000dda:	b088      	sub	sp, #32
 8000ddc:	460c      	mov	r4, r1
 8000dde:	4616      	mov	r6, r2
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8000de0:	b308      	cbz	r0, 8000e26 <HAL_RCC_MCOConfig+0x4e>
  else
  {
    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));

    /* MCO2 Clock Enable */
    __MCO2_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	9302      	str	r3, [sp, #8]
 8000de6:	4d20      	ldr	r5, [pc, #128]	; (8000e68 <HAL_RCC_MCOConfig+0x90>)
 8000de8:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000dea:	f042 0204 	orr.w	r2, r2, #4
 8000dee:	632a      	str	r2, [r5, #48]	; 0x30
 8000df0:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000df2:	f002 0204 	and.w	r2, r2, #4
 8000df6:	9202      	str	r2, [sp, #8]
 8000df8:	9a02      	ldr	r2, [sp, #8]

    /* Configure the MCO2 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO2_PIN;
 8000dfa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000dfe:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e00:	2202      	movs	r2, #2
 8000e02:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e04:	2203      	movs	r2, #3
 8000e06:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e08:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000e0a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8000e0c:	a903      	add	r1, sp, #12
 8000e0e:	4817      	ldr	r0, [pc, #92]	; (8000e6c <HAL_RCC_MCOConfig+0x94>)
 8000e10:	f7ff fd02 	bl	8000818 <HAL_GPIO_Init>

    /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8000e14:	68ab      	ldr	r3, [r5, #8]
 8000e16:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8000e1a:	ea44 04c6 	orr.w	r4, r4, r6, lsl #3
 8000e1e:	431c      	orrs	r4, r3
 8000e20:	60ac      	str	r4, [r5, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8000e22:	b008      	add	sp, #32
 8000e24:	bd70      	pop	{r4, r5, r6, pc}
    __MCO1_CLK_ENABLE();
 8000e26:	2300      	movs	r3, #0
 8000e28:	9301      	str	r3, [sp, #4]
 8000e2a:	4d0f      	ldr	r5, [pc, #60]	; (8000e68 <HAL_RCC_MCOConfig+0x90>)
 8000e2c:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000e2e:	f042 0201 	orr.w	r2, r2, #1
 8000e32:	632a      	str	r2, [r5, #48]	; 0x30
 8000e34:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000e36:	f002 0201 	and.w	r2, r2, #1
 8000e3a:	9201      	str	r2, [sp, #4]
 8000e3c:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Pin = MCO1_PIN;
 8000e3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e42:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e44:	2202      	movs	r2, #2
 8000e46:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e48:	2203      	movs	r2, #3
 8000e4a:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000e4e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8000e50:	a903      	add	r1, sp, #12
 8000e52:	4807      	ldr	r0, [pc, #28]	; (8000e70 <HAL_RCC_MCOConfig+0x98>)
 8000e54:	f7ff fce0 	bl	8000818 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8000e58:	68ab      	ldr	r3, [r5, #8]
 8000e5a:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 8000e5e:	4334      	orrs	r4, r6
 8000e60:	431c      	orrs	r4, r3
 8000e62:	60ac      	str	r4, [r5, #8]
 8000e64:	e7dd      	b.n	8000e22 <HAL_RCC_MCOConfig+0x4a>
 8000e66:	bf00      	nop
 8000e68:	40023800 	.word	0x40023800
 8000e6c:	40020800 	.word	0x40020800
 8000e70:	40020000 	.word	0x40020000

08000e74 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000e74:	4b26      	ldr	r3, [pc, #152]	; (8000f10 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	f003 030c 	and.w	r3, r3, #12
 8000e7c:	2b04      	cmp	r3, #4
 8000e7e:	d044      	beq.n	8000f0a <HAL_RCC_GetSysClockFreq+0x96>
 8000e80:	2b08      	cmp	r3, #8
 8000e82:	d001      	beq.n	8000e88 <HAL_RCC_GetSysClockFreq+0x14>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000e84:	4823      	ldr	r0, [pc, #140]	; (8000f14 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000e86:	4770      	bx	lr
{
 8000e88:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000e8c:	4b20      	ldr	r3, [pc, #128]	; (8000f10 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000e8e:	685a      	ldr	r2, [r3, #4]
 8000e90:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000e9a:	d013      	beq.n	8000ec4 <HAL_RCC_GetSysClockFreq+0x50>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000e9c:	4b1c      	ldr	r3, [pc, #112]	; (8000f10 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000e9e:	6859      	ldr	r1, [r3, #4]
 8000ea0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	481c      	ldr	r0, [pc, #112]	; (8000f18 <HAL_RCC_GetSysClockFreq+0xa4>)
 8000ea8:	fba1 0100 	umull	r0, r1, r1, r0
 8000eac:	f7ff f98c 	bl	80001c8 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000eb0:	4b17      	ldr	r3, [pc, #92]	; (8000f10 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000eb8:	3301      	adds	r3, #1
 8000eba:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8000ebc:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000ec0:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ec4:	4b12      	ldr	r3, [pc, #72]	; (8000f10 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8000ecc:	461e      	mov	r6, r3
 8000ece:	2700      	movs	r7, #0
 8000ed0:	015c      	lsls	r4, r3, #5
 8000ed2:	2500      	movs	r5, #0
 8000ed4:	1ae4      	subs	r4, r4, r3
 8000ed6:	eb65 0507 	sbc.w	r5, r5, r7
 8000eda:	01a9      	lsls	r1, r5, #6
 8000edc:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8000ee0:	01a0      	lsls	r0, r4, #6
 8000ee2:	1b00      	subs	r0, r0, r4
 8000ee4:	eb61 0105 	sbc.w	r1, r1, r5
 8000ee8:	00cb      	lsls	r3, r1, #3
 8000eea:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000eee:	00c4      	lsls	r4, r0, #3
 8000ef0:	19a0      	adds	r0, r4, r6
 8000ef2:	eb43 0107 	adc.w	r1, r3, r7
 8000ef6:	028b      	lsls	r3, r1, #10
 8000ef8:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8000efc:	0284      	lsls	r4, r0, #10
 8000efe:	4620      	mov	r0, r4
 8000f00:	4619      	mov	r1, r3
 8000f02:	2300      	movs	r3, #0
 8000f04:	f7ff f960 	bl	80001c8 <__aeabi_uldivmod>
 8000f08:	e7d2      	b.n	8000eb0 <HAL_RCC_GetSysClockFreq+0x3c>
      sysclockfreq = HSE_VALUE;
 8000f0a:	4803      	ldr	r0, [pc, #12]	; (8000f18 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	40023800 	.word	0x40023800
 8000f14:	00f42400 	.word	0x00f42400
 8000f18:	017d7840 	.word	0x017d7840

08000f1c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8000f1c:	2800      	cmp	r0, #0
 8000f1e:	f000 809e 	beq.w	800105e <HAL_RCC_ClockConfig+0x142>
{
 8000f22:	b570      	push	{r4, r5, r6, lr}
 8000f24:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000f26:	4b50      	ldr	r3, [pc, #320]	; (8001068 <HAL_RCC_ClockConfig+0x14c>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f003 030f 	and.w	r3, r3, #15
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d209      	bcs.n	8000f46 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f32:	b2cb      	uxtb	r3, r1
 8000f34:	4a4c      	ldr	r2, [pc, #304]	; (8001068 <HAL_RCC_ClockConfig+0x14c>)
 8000f36:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f38:	6813      	ldr	r3, [r2, #0]
 8000f3a:	f003 030f 	and.w	r3, r3, #15
 8000f3e:	428b      	cmp	r3, r1
 8000f40:	d001      	beq.n	8000f46 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 8000f42:	2001      	movs	r0, #1
}
 8000f44:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f46:	6823      	ldr	r3, [r4, #0]
 8000f48:	f013 0f02 	tst.w	r3, #2
 8000f4c:	d017      	beq.n	8000f7e <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f4e:	f013 0f04 	tst.w	r3, #4
 8000f52:	d004      	beq.n	8000f5e <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f54:	4a45      	ldr	r2, [pc, #276]	; (800106c <HAL_RCC_ClockConfig+0x150>)
 8000f56:	6893      	ldr	r3, [r2, #8]
 8000f58:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000f5c:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f5e:	6823      	ldr	r3, [r4, #0]
 8000f60:	f013 0f08 	tst.w	r3, #8
 8000f64:	d004      	beq.n	8000f70 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f66:	4a41      	ldr	r2, [pc, #260]	; (800106c <HAL_RCC_ClockConfig+0x150>)
 8000f68:	6893      	ldr	r3, [r2, #8]
 8000f6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000f6e:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f70:	4a3e      	ldr	r2, [pc, #248]	; (800106c <HAL_RCC_ClockConfig+0x150>)
 8000f72:	6893      	ldr	r3, [r2, #8]
 8000f74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000f78:	68a0      	ldr	r0, [r4, #8]
 8000f7a:	4303      	orrs	r3, r0
 8000f7c:	6093      	str	r3, [r2, #8]
 8000f7e:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f80:	6823      	ldr	r3, [r4, #0]
 8000f82:	f013 0f01 	tst.w	r3, #1
 8000f86:	d032      	beq.n	8000fee <HAL_RCC_ClockConfig+0xd2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f88:	6863      	ldr	r3, [r4, #4]
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d021      	beq.n	8000fd2 <HAL_RCC_ClockConfig+0xb6>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000f8e:	1e9a      	subs	r2, r3, #2
 8000f90:	2a01      	cmp	r2, #1
 8000f92:	d925      	bls.n	8000fe0 <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f94:	4a35      	ldr	r2, [pc, #212]	; (800106c <HAL_RCC_ClockConfig+0x150>)
 8000f96:	6812      	ldr	r2, [r2, #0]
 8000f98:	f012 0f02 	tst.w	r2, #2
 8000f9c:	d061      	beq.n	8001062 <HAL_RCC_ClockConfig+0x146>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f9e:	4933      	ldr	r1, [pc, #204]	; (800106c <HAL_RCC_ClockConfig+0x150>)
 8000fa0:	688a      	ldr	r2, [r1, #8]
 8000fa2:	f022 0203 	bic.w	r2, r2, #3
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8000faa:	f7ff fbd3 	bl	8000754 <HAL_GetTick>
 8000fae:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000fb0:	4b2e      	ldr	r3, [pc, #184]	; (800106c <HAL_RCC_ClockConfig+0x150>)
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	f003 030c 	and.w	r3, r3, #12
 8000fb8:	6862      	ldr	r2, [r4, #4]
 8000fba:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000fbe:	d016      	beq.n	8000fee <HAL_RCC_ClockConfig+0xd2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fc0:	f7ff fbc8 	bl	8000754 <HAL_GetTick>
 8000fc4:	1b80      	subs	r0, r0, r6
 8000fc6:	f241 3388 	movw	r3, #5000	; 0x1388
 8000fca:	4298      	cmp	r0, r3
 8000fcc:	d9f0      	bls.n	8000fb0 <HAL_RCC_ClockConfig+0x94>
        return HAL_TIMEOUT;
 8000fce:	2003      	movs	r0, #3
 8000fd0:	e7b8      	b.n	8000f44 <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fd2:	4a26      	ldr	r2, [pc, #152]	; (800106c <HAL_RCC_ClockConfig+0x150>)
 8000fd4:	6812      	ldr	r2, [r2, #0]
 8000fd6:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8000fda:	d1e0      	bne.n	8000f9e <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8000fdc:	2001      	movs	r0, #1
 8000fde:	e7b1      	b.n	8000f44 <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fe0:	4a22      	ldr	r2, [pc, #136]	; (800106c <HAL_RCC_ClockConfig+0x150>)
 8000fe2:	6812      	ldr	r2, [r2, #0]
 8000fe4:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8000fe8:	d1d9      	bne.n	8000f9e <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8000fea:	2001      	movs	r0, #1
 8000fec:	e7aa      	b.n	8000f44 <HAL_RCC_ClockConfig+0x28>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000fee:	4b1e      	ldr	r3, [pc, #120]	; (8001068 <HAL_RCC_ClockConfig+0x14c>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f003 030f 	and.w	r3, r3, #15
 8000ff6:	42ab      	cmp	r3, r5
 8000ff8:	d909      	bls.n	800100e <HAL_RCC_ClockConfig+0xf2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ffa:	b2ea      	uxtb	r2, r5
 8000ffc:	4b1a      	ldr	r3, [pc, #104]	; (8001068 <HAL_RCC_ClockConfig+0x14c>)
 8000ffe:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f003 030f 	and.w	r3, r3, #15
 8001006:	42ab      	cmp	r3, r5
 8001008:	d001      	beq.n	800100e <HAL_RCC_ClockConfig+0xf2>
      return HAL_ERROR;
 800100a:	2001      	movs	r0, #1
 800100c:	e79a      	b.n	8000f44 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800100e:	6823      	ldr	r3, [r4, #0]
 8001010:	f013 0f04 	tst.w	r3, #4
 8001014:	d006      	beq.n	8001024 <HAL_RCC_ClockConfig+0x108>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001016:	4a15      	ldr	r2, [pc, #84]	; (800106c <HAL_RCC_ClockConfig+0x150>)
 8001018:	6893      	ldr	r3, [r2, #8]
 800101a:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800101e:	68e1      	ldr	r1, [r4, #12]
 8001020:	430b      	orrs	r3, r1
 8001022:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001024:	6823      	ldr	r3, [r4, #0]
 8001026:	f013 0f08 	tst.w	r3, #8
 800102a:	d007      	beq.n	800103c <HAL_RCC_ClockConfig+0x120>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800102c:	4a0f      	ldr	r2, [pc, #60]	; (800106c <HAL_RCC_ClockConfig+0x150>)
 800102e:	6893      	ldr	r3, [r2, #8]
 8001030:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001034:	6921      	ldr	r1, [r4, #16]
 8001036:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800103a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800103c:	f7ff ff1a 	bl	8000e74 <HAL_RCC_GetSysClockFreq>
 8001040:	4b0a      	ldr	r3, [pc, #40]	; (800106c <HAL_RCC_ClockConfig+0x150>)
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001048:	4a09      	ldr	r2, [pc, #36]	; (8001070 <HAL_RCC_ClockConfig+0x154>)
 800104a:	5cd3      	ldrb	r3, [r2, r3]
 800104c:	40d8      	lsrs	r0, r3
 800104e:	4b09      	ldr	r3, [pc, #36]	; (8001074 <HAL_RCC_ClockConfig+0x158>)
 8001050:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8001052:	4b09      	ldr	r3, [pc, #36]	; (8001078 <HAL_RCC_ClockConfig+0x15c>)
 8001054:	6818      	ldr	r0, [r3, #0]
 8001056:	f7ff fb33 	bl	80006c0 <HAL_InitTick>
  return HAL_OK;
 800105a:	2000      	movs	r0, #0
 800105c:	e772      	b.n	8000f44 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 800105e:	2001      	movs	r0, #1
}
 8001060:	4770      	bx	lr
        return HAL_ERROR;
 8001062:	2001      	movs	r0, #1
 8001064:	e76e      	b.n	8000f44 <HAL_RCC_ClockConfig+0x28>
 8001066:	bf00      	nop
 8001068:	40023c00 	.word	0x40023c00
 800106c:	40023800 	.word	0x40023800
 8001070:	08001140 	.word	0x08001140
 8001074:	20000000 	.word	0x20000000
 8001078:	20000008 	.word	0x20000008

0800107c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800107c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010b4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001080:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001082:	e003      	b.n	800108c <LoopCopyDataInit>

08001084 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001084:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001086:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001088:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800108a:	3104      	adds	r1, #4

0800108c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800108c:	480b      	ldr	r0, [pc, #44]	; (80010bc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800108e:	4b0c      	ldr	r3, [pc, #48]	; (80010c0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001090:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001092:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001094:	d3f6      	bcc.n	8001084 <CopyDataInit>
  ldr  r2, =_sbss
 8001096:	4a0b      	ldr	r2, [pc, #44]	; (80010c4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001098:	e002      	b.n	80010a0 <LoopFillZerobss>

0800109a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800109a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800109c:	f842 3b04 	str.w	r3, [r2], #4

080010a0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80010a0:	4b09      	ldr	r3, [pc, #36]	; (80010c8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80010a2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80010a4:	d3f9      	bcc.n	800109a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80010a6:	f7ff fae5 	bl	8000674 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010aa:	f000 f811 	bl	80010d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010ae:	f7ff fab1 	bl	8000614 <main>
  bx  lr    
 80010b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80010b4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80010b8:	08001168 	.word	0x08001168
  ldr  r0, =_sdata
 80010bc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80010c0:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 80010c4:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 80010c8:	2000002c 	.word	0x2000002c

080010cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010cc:	e7fe      	b.n	80010cc <ADC_IRQHandler>
	...

080010d0 <__libc_init_array>:
 80010d0:	b570      	push	{r4, r5, r6, lr}
 80010d2:	4e0d      	ldr	r6, [pc, #52]	; (8001108 <__libc_init_array+0x38>)
 80010d4:	4c0d      	ldr	r4, [pc, #52]	; (800110c <__libc_init_array+0x3c>)
 80010d6:	1ba4      	subs	r4, r4, r6
 80010d8:	10a4      	asrs	r4, r4, #2
 80010da:	2500      	movs	r5, #0
 80010dc:	42a5      	cmp	r5, r4
 80010de:	d109      	bne.n	80010f4 <__libc_init_array+0x24>
 80010e0:	4e0b      	ldr	r6, [pc, #44]	; (8001110 <__libc_init_array+0x40>)
 80010e2:	4c0c      	ldr	r4, [pc, #48]	; (8001114 <__libc_init_array+0x44>)
 80010e4:	f000 f820 	bl	8001128 <_init>
 80010e8:	1ba4      	subs	r4, r4, r6
 80010ea:	10a4      	asrs	r4, r4, #2
 80010ec:	2500      	movs	r5, #0
 80010ee:	42a5      	cmp	r5, r4
 80010f0:	d105      	bne.n	80010fe <__libc_init_array+0x2e>
 80010f2:	bd70      	pop	{r4, r5, r6, pc}
 80010f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80010f8:	4798      	blx	r3
 80010fa:	3501      	adds	r5, #1
 80010fc:	e7ee      	b.n	80010dc <__libc_init_array+0xc>
 80010fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001102:	4798      	blx	r3
 8001104:	3501      	adds	r5, #1
 8001106:	e7f2      	b.n	80010ee <__libc_init_array+0x1e>
 8001108:	08001160 	.word	0x08001160
 800110c:	08001160 	.word	0x08001160
 8001110:	08001160 	.word	0x08001160
 8001114:	08001164 	.word	0x08001164

08001118 <memset>:
 8001118:	4402      	add	r2, r0
 800111a:	4603      	mov	r3, r0
 800111c:	4293      	cmp	r3, r2
 800111e:	d100      	bne.n	8001122 <memset+0xa>
 8001120:	4770      	bx	lr
 8001122:	f803 1b01 	strb.w	r1, [r3], #1
 8001126:	e7f9      	b.n	800111c <memset+0x4>

08001128 <_init>:
 8001128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800112a:	bf00      	nop
 800112c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800112e:	bc08      	pop	{r3}
 8001130:	469e      	mov	lr, r3
 8001132:	4770      	bx	lr

08001134 <_fini>:
 8001134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001136:	bf00      	nop
 8001138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800113a:	bc08      	pop	{r3}
 800113c:	469e      	mov	lr, r3
 800113e:	4770      	bx	lr
