INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/Display_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/half_sec_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_sec_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/input_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_handler
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/output_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
