

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Thu Oct 20 13:50:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   791553|   791553|  7.916 ms|  7.916 ms|  791554|  791554|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_14_2_fu_89   |dft_Pipeline_VITIS_LOOP_14_2  |     1543|     1543|  15.430 us|  15.430 us|  1543|  1543|       no|
        |grp_dft_Pipeline_VITIS_LOOP_22_3_fu_100  |dft_Pipeline_VITIS_LOOP_22_3  |     1543|     1543|  15.430 us|  15.430 us|  1543|  1543|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |   791552|   791552|      3092|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    5|     788|   1117|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    177|    -|
|Register         |        -|    -|     106|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    5|     894|   1319|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_dft_Pipeline_VITIS_LOOP_14_2_fu_89   |dft_Pipeline_VITIS_LOOP_14_2    |        1|   0|  220|  203|    0|
    |grp_dft_Pipeline_VITIS_LOOP_22_3_fu_100  |dft_Pipeline_VITIS_LOOP_22_3    |        1|   0|  220|  203|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U15       |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16        |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                                |        2|   5|  788| 1117|    0|
    +-----------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_125_p2   |         +|   0|  0|  14|           9|           1|
    |icmp_ln12_fu_119_p2  |      icmp|   0|  0|  11|           9|          10|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          18|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  42|          8|    1|          8|
    |grp_fu_220_ce         |  14|          3|    1|          3|
    |grp_fu_220_p0         |  14|          3|   32|         96|
    |grp_fu_220_p1         |  14|          3|   32|         96|
    |grp_fu_224_ce         |  14|          3|    1|          3|
    |grp_fu_224_p0         |  14|          3|   32|         96|
    |grp_fu_224_p1         |  14|          3|   32|         96|
    |k_fu_52               |   9|          2|    9|         18|
    |real_sample_address0  |  14|          3|    8|         24|
    |real_sample_ce0       |  14|          3|    1|          3|
    |sum_r_address0        |  14|          3|    8|         24|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 177|         37|  157|        467|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |   7|   0|    7|          0|
    |bitcast_ln16_reg_210                                  |  32|   0|   32|          0|
    |bitcast_ln24_reg_215                                  |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_14_2_fu_89_ap_start_reg   |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_22_3_fu_100_ap_start_reg  |   1|   0|    1|          0|
    |k_fu_52                                               |   9|   0|    9|          0|
    |sum_i_addr_reg_205                                    |   8|   0|    8|          0|
    |sum_r_addr_reg_194                                    |   8|   0|    8|          0|
    |trunc_ln18_reg_199                                    |   8|   0|    8|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 106|   0|  106|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|    8|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    8|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d0        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
|imag_sample_address1  |  out|    8|   ap_memory|   imag_sample|         array|
|imag_sample_ce1       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we1       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d1        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q1        |   in|   32|   ap_memory|   imag_sample|         array|
|sum_r_address0        |  out|    8|   ap_memory|         sum_r|         array|
|sum_r_ce0             |  out|    1|   ap_memory|         sum_r|         array|
|sum_r_we0             |  out|    1|   ap_memory|         sum_r|         array|
|sum_r_d0              |  out|   32|   ap_memory|         sum_r|         array|
|sum_r_q0              |   in|   32|   ap_memory|         sum_r|         array|
|sum_i_address0        |  out|    8|   ap_memory|         sum_i|         array|
|sum_i_ce0             |  out|    1|   ap_memory|         sum_i|         array|
|sum_i_we0             |  out|    1|   ap_memory|         sum_i|         array|
|sum_i_d0              |  out|   32|   ap_memory|         sum_i|         array|
|sum_i_q0              |   in|   32|   ap_memory|         sum_i|         array|
+----------------------+-----+-----+------------+--------------+--------------+

