<?xml version="1.0" encoding="UTF-8"?>
<result>
<query id="146324">Kang G Shin architecture*</query>
<status code="200">OK</status>
<time unit="msecs">52.11</time>
<completions total="2" computed="2" sent="2">
<c sc="22" dc="22" oc="22" id="20854803">architecture</c>
<c sc="5" dc="5" oc="5" id="20854811">architectures</c>
</completions>
<hits total="27" computed="27" sent="27" first="0">
<hit score="5" id="1739454">
<info><authors><author>Ismail AlQerm</author><author>Basem Shihada</author><author>Kang G. Shin</author></authors><title>CogWnet - A Resource Management Architecture for Cognitive Wireless Networks.</title><venue>ICCCN</venue><pages>1-7</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/icccn/AlQermSS13</key><doi>10.1109/ICCCN.2013.6614115</doi><ee>https://doi.org/10.1109/ICCCN.2013.6614115</ee><url>https://dblp.org/rec/conf/icccn/AlQermSS13</url></info>
<url>URL#1739454</url>
</hit>
<hit score="5" id="1927719">
<info><authors><author>Hahnsang Kim</author><author>Kang G. Shin</author></authors><title>DESA - Dependable, Efficient, Scalable Architecture for Management of Large-Scale Batteries.</title><venue>IEEE Trans. Industrial Informatics</venue><volume>8</volume><number>2</number><pages>406-417</pages><year>2012</year><type>Journal Articles</type><key>journals/tii/KimS12</key><doi>10.1109/TII.2011.2166771</doi><ee>https://doi.org/10.1109/TII.2011.2166771</ee><url>https://dblp.org/rec/journals/tii/KimS12</url></info>
<url>URL#1927719</url>
</hit>
<hit score="5" id="2055201">
<info><authors><author>Michael E. Shin</author><author>Bhavya Malhotra</author><author>Hassan Gomaa</author><author>Taeghyun Kang</author></authors><title>Connectors for Secure Software Architectures .</title><venue>SEKE</venue><pages>394-399</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/seke/ShinMGK12</key><url>https://dblp.org/rec/conf/seke/ShinMGK12</url></info>
<url>URL#2055201</url>
</hit>
<hit score="5" id="2471532">
<info><authors><author>Hahnsang Kim</author><author>Kang G. Shin</author></authors><title>Dependable, efficient, scalable architecture for management of large-scale batteries.</title><venue>ICCPS</venue><pages>178-187</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/iccps/KimS10</key><doi>10.1145/1795194.1795219</doi><ee>https://doi.org/10.1145/1795194.1795219</ee><url>https://dblp.org/rec/conf/iccps/KimS10</url></info>
<url>URL#2471532</url>
</hit>
<hit score="5" id="2512464">
<info><authors><author>Ji-Hoon Yun</author><author>Kang G. Shin</author></authors><title>CTRL - a self-organizing femtocell management architecture for co-channel deployment.</title><venue>MobiCom</venue><pages>61-72</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/mobicom/YunS10</key><doi>10.1145/1859995.1860003</doi><ee>https://doi.org/10.1145/1859995.1860003</ee><url>https://dblp.org/rec/conf/mobicom/YunS10</url></info>
<url>URL#2512464</url>
</hit>
<hit score="5" id="3242318">
<info><authors><author>Taejoon Park</author><author>Kang G. Shin</author></authors><title>On Building a Lightweight Security Architecture for Sensor Networks.</title><venue>EUC Workshops</venue><pages>511-521</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/euc/ParkS06</key><doi>10.1007/11807964_52</doi><ee>https://doi.org/10.1007/11807964_52</ee><url>https://dblp.org/rec/conf/euc/ParkS06</url></info>
<url>URL#3242318</url>
</hit>
<hit score="5" id="3854796">
<info><authors><author>Shige Wang</author><author>Kang G. Shin</author></authors><title>Reconfigurable Software for Open Architecture Controllers.</title><venue>ICRA</venue><pages>4090-4095</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/icra/WangS01</key><doi>10.1109/ROBOT.2001.933257</doi><ee>https://doi.org/10.1109/ROBOT.2001.933257</ee><url>https://dblp.org/rec/conf/icra/WangS01</url></info>
<url>URL#3854796</url>
</hit>
<hit score="5" id="3906237">
<info><authors><author>Sung-Whan Moon</author><author>Jennifer Rexford</author><author>Kang G. Shin</author></authors><title>Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches.</title><venue>IEEE Trans. Computers</venue><volume>49</volume><number>11</number><pages>1215-1227</pages><year>2000</year><type>Journal Articles</type><key>journals/tc/MoonRS00</key><doi>10.1109/12.895938</doi><ee>https://doi.org/10.1109/12.895938</ee><url>https://dblp.org/rec/journals/tc/MoonRS00</url></info>
<url>URL#3906237</url>
</hit>
<hit score="5" id="3909185">
<info><authors><author>Victor B. Lortz</author><author>Kang G. Shin</author><author>Jinho Kim</author></authors><title>MDARTS - A Multiprocessor Database Architecture for Hard Real-Time Systems.</title><venue>IEEE Trans. Knowl. Data Eng.</venue><volume>12</volume><number>4</number><pages>621-644</pages><year>2000</year><type>Journal Articles</type><key>journals/tkde/LortzSK00</key><doi>10.1109/69.868911</doi><ee>https://doi.org/10.1109/69.868911</ee><url>https://dblp.org/rec/journals/tkde/LortzSK00</url></info>
<url>URL#3909185</url>
</hit>
<hit score="5" id="3909691">
<info><authors><author>Sunghyun Choi</author><author>Kang G. Shin</author></authors><title>A unified wireless LAN architecture for real-time and non-real-time communication services.</title><venue>IEEE/ACM Trans. Netw.</venue><volume>8</volume><number>1</number><pages>44-59</pages><year>2000</year><type>Journal Articles</type><key>journals/ton/ChoiS00</key><doi>10.1109/90.836477</doi><ee>https://doi.org/10.1109/90.836477</ee><url>https://dblp.org/rec/journals/ton/ChoiS00</url></info>
<url>URL#3909691</url>
</hit>
<hit score="5" id="3915763">
<info><authors><author>Shige Wang</author><author>Kang G. Shin</author></authors><title>An architecture for embedded software integration using reusable components.</title><venue>CASES</venue><pages>110-118</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/cases/WangS00</key><doi>10.1145/354880.354896</doi><ee>https://doi.org/10.1145/354880.354896</ee><url>https://dblp.org/rec/conf/cases/WangS00</url></info>
<url>URL#3915763</url>
</hit>
<hit score="5" id="3981639">
<info><authors><author>Sunghyun Choi</author><author>Kang G. Shin</author></authors><title>An uplink CDMA system architecture with diverse QoS guarantees for heterogeneous traffic.</title><venue>IEEE/ACM Trans. Netw.</venue><volume>7</volume><number>5</number><pages>616-628</pages><year>1999</year><type>Journal Articles</type><key>journals/ton/ChoiS99</key><doi>10.1109/90.803378</doi><ee>https://doi.org/10.1109/90.803378</ee><url>https://dblp.org/rec/journals/ton/ChoiS99</url></info>
<url>URL#3981639</url>
</hit>
<hit score="5" id="3981760">
<info><authors><author>Stuart W. Daniel</author><author>Kang G. Shin</author><author>Sang Kyun Yun</author></authors><title>A Router Architecture for Flexible Routing and Switching in Multihop Point-To-Point Networks.</title><venue>IEEE Trans. Parallel Distrib. Syst.</venue><volume>10</volume><number>1</number><pages>62-75</pages><year>1999</year><type>Journal Articles</type><key>journals/tpds/DanielSY99</key><doi>10.1109/71.744841</doi><ee>https://doi.org/10.1109/71.744841</ee><url>https://dblp.org/rec/journals/tpds/DanielSY99</url></info>
<url>URL#3981760</url>
</hit>
<hit score="5" id="4000037">
<info><authors><author>Shige Wang</author><author>Chinya V. Ravishankar</author><author>Kang G. Shin</author></authors><title>Open Architecture Controller Software for Integration of Machine Tool Monitoring.</title><venue>ICRA</venue><pages>1152-1157</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/icra/WangRS99</key><doi>10.1109/ROBOT.1999.772517</doi><ee>https://doi.org/10.1109/ROBOT.1999.772517</ee><url>https://dblp.org/rec/conf/icra/WangRS99</url></info>
<url>URL#4000037</url>
</hit>
<hit score="5" id="4003955">
<info><authors><author>Jan Jonsson</author><author>Henrik LÃ¶nn</author><author>Kang G. Shin</author></authors><title>Non-Preemptive Scheduling of Real-Time Threads on Multi-Level-Context Architectures.</title><venue>IPPS/SPDP Workshops</venue><pages>363-374</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/ipps/JonssonLS99</key><doi>10.1007/BFB0097918</doi><ee>https://doi.org/10.1007/BFb0097918</ee><url>https://dblp.org/rec/conf/ipps/JonssonLS99</url></info>
<url>URL#4003955</url>
</hit>
<hit score="5" id="4042113">
<info><authors><author>Jennifer Rexford</author><author>John Hall</author><author>Kang G. Shin</author></authors><title>A Router Architecture for Real-Time Communication in Multicomputer Networks.</title><venue>IEEE Trans. Computers</venue><volume>47</volume><number>10</number><pages>1088-1101</pages><year>1998</year><type>Journal Articles</type><key>journals/tc/RexfordHS98</key><doi>10.1109/12.729792</doi><ee>https://doi.org/10.1109/12.729792</ee><url>https://dblp.org/rec/journals/tc/RexfordHS98</url></info>
<url>URL#4042113</url>
</hit>
<hit score="5" id="4071924">
<info><authors><author>Tarek F. Abdelzaher</author><author>Kang G. Shin</author></authors><title>End-Host Architecture for QoS-Adaptive Communication.</title><venue>IEEE Real Time Technology and Applications Symposium</venue><pages>121-130</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/rtas/AbdelzaherS98</key><doi>10.1109/RTTAS.1998.683195</doi><ee>https://doi.org/10.1109/RTTAS.1998.683195</ee><url>https://dblp.org/rec/conf/rtas/AbdelzaherS98</url></info>
<url>URL#4071924</url>
</hit>
<hit score="5" id="4126999">
<info><authors><author>Sung-Whan Moon</author><author>Kang G. Shin</author><author>Jennifer Rexford</author></authors><title>Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches.</title><venue>IEEE Real Time Technology and Applications Symposium</venue><pages>203-212</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/rtas/MoonSR97</key><doi>10.1109/RTTAS.1997.601359</doi><ee>https://doi.org/10.1109/RTTAS.1997.601359</ee><url>https://dblp.org/rec/conf/rtas/MoonSR97</url></info>
<url>URL#4126999</url>
</hit>
<hit score="5" id="4171876">
<info><authors><author>Jennifer Rexford</author><author>John Hall</author><author>Kang G. Shin</author></authors><title>A Router Architecture for Real-Time Point-to-Point Networks.</title><venue>ISCA</venue><pages>237-246</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/isca/RexfordHS96</key><doi>10.1145/232973.232998</doi><ee>https://doi.org/10.1145/232973.232998</ee><url>https://dblp.org/rec/conf/isca/RexfordHS96</url></info>
<url>URL#4171876</url>
</hit>
<hit score="5" id="4206289">
<info><authors><author>Lei Zhou</author><author>Elke A. Rundensteiner</author><author>Kang G. Shin</author></authors><title>OODB Support for Real-Time Open-Architecture Controllers.</title><venue>DASFAA</venue><pages>206-213</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/dasfaa/ZhouRS95</key><url>https://dblp.org/rec/conf/dasfaa/ZhouRS95</url></info>
<url>URL#4206289</url>
</hit>
<hit score="5" id="4243672">
<info><authors><author>Alan Olson</author><author>Kang G. Shin</author></authors><title>Fault-Tolerant Routing in Mesh Architectures.</title><venue>IEEE Trans. Parallel Distrib. Syst.</venue><volume>5</volume><number>11</number><pages>1225-1232</pages><year>1994</year><type>Journal Articles</type><key>journals/tpds/OlsonS94a</key><doi>10.1109/71.329665</doi><ee>https://doi.org/10.1109/71.329665</ee><url>https://dblp.org/rec/journals/tpds/OlsonS94a</url></info>
<url>URL#4243672</url>
</hit>
<hit score="5" id="4284919">
<info><authors><author>David J. Musliner</author><author>Edmund H. Durfee</author><author>Kang G. Shin</author></authors><title>CIRCA - a cooperative intelligent real-time control architecture.</title><venue>IEEE Trans. Systems, Man, and Cybernetics</venue><volume>23</volume><number>6</number><pages>1561-1574</pages><year>1993</year><type>Journal Articles</type><key>journals/tsmc/MuslinerDS93</key><doi>10.1109/21.257754</doi><ee>https://doi.org/10.1109/21.257754</ee><url>https://dblp.org/rec/journals/tsmc/MuslinerDS93</url></info>
<url>URL#4284919</url>
</hit>
<hit score="5" id="4332269">
<info><authors><author>Kang G. Shin</author></authors><title>HARTS - A Distributed Real-Time Architecture.</title><venue>NATO ASI RTC</venue><pages>431-455</pages><year>1992</year><type>Conference and Workshop Papers</type><key>conf/nato/Shin92</key><doi>10.1007/978-3-642-88049-0_20</doi><ee>https://doi.org/10.1007/978-3-642-88049-0_20</ee><url>https://dblp.org/rec/conf/nato/Shin92</url></info>
<url>URL#4332269</url>
</hit>
<hit score="5" id="4340202">
<info><authors><author>Kang G. Shin</author></authors><title>HARTS - A Distributed Real-Time Architecture.</title><venue>IEEE Computer</venue><volume>24</volume><number>5</number><pages>25-35</pages><year>1991</year><type>Journal Articles</type><key>journals/computer/Shin91</key><doi>10.1109/2.76284</doi><ee>https://doi.org/10.1109/2.76284</ee><url>https://dblp.org/rec/journals/computer/Shin91</url></info>
<url>URL#4340202</url>
</hit>
<hit score="5" id="4348971">
<info><authors><author>Jyh-Charn Liu</author><author>Kang G. Shin</author></authors><title>A RAM Architecture for Concurrent Access and On-Chip Testing.</title><venue>IEEE Trans. Computers</venue><volume>40</volume><number>10</number><pages>1153-1159</pages><year>1991</year><type>Journal Articles</type><key>journals/tc/LiuS91</key><doi>10.1109/12.93748</doi><ee>https://doi.org/10.1109/12.93748</ee><url>https://dblp.org/rec/journals/tc/LiuS91</url></info>
<url>URL#4348971</url>
</hit>
<hit score="5" id="4385567">
<info><authors><author>Kang G. Shin</author><author>Greg Dykema</author></authors><title>A Distributed I/O Architecture for HARTS.</title><venue>ISCA</venue><pages>332-342</pages><year>1990</year><type>Conference and Workshop Papers</type><key>conf/isca/Dykema90</key><doi>10.1145/325164.325159</doi><ee>https://doi.org/10.1145/325164.325159</ee><url>https://dblp.org/rec/conf/isca/Dykema90</url></info>
<url>URL#4385567</url>
</hit>
<hit score="4" id="3770871">
<info><authors><author>Jeffrey T. Draper</author><author>Jacqueline Chame</author><author>Mary W. Hall</author><author>Craig S. Steele</author><author>Tim Barrett</author><author>Jeff LaCoss</author><author>John J. Granacki</author><author>Jaewook Shin</author><author>Chun Chen</author><author>Chang Woo Kang</author><author>Ihn Kim Gokhan</author></authors><title>The architecture of the DIVA processing-in-memory chip.</title><venue>ICS</venue><pages>14-25</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/ics/DraperCHSBLGSCKG02</key><doi>10.1145/514191.514197</doi><ee>https://doi.org/10.1145/514191.514197</ee><url>https://dblp.org/rec/conf/ics/DraperCHSBLGSCKG02</url></info>
<url>URL#3770871</url>
</hit>
</hits>
</result>
