#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027e6b04b820 .scope module, "BCD_tb" "BCD_tb" 2 4;
 .timescale -9 -9;
v0000027e6b062ab0_0 .var "clk", 0 0;
v0000027e6b062b50_0 .net "out", 3 0, L_0000027e6b093810;  1 drivers
v0000027e6b062bf0_0 .net "q0", 0 0, v0000027e6b04be90_0;  1 drivers
v0000027e6b062c90_0 .net "q1", 0 0, v0000027e6b04bf30_0;  1 drivers
v0000027e6b062d30_0 .net "q2", 0 0, v0000027e6b04b580_0;  1 drivers
v0000027e6b062dd0_0 .net "q3", 0 0, v0000027e6b04b620_0;  1 drivers
v0000027e6b0935e0_0 .var "rst", 0 0;
S_0000027e6b04bd00 .scope module, "UUT" "BCD" 2 9, 3 1 0, S_0000027e6b04b820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 4 "out";
    .port_info 3 /OUTPUT 1 "q0";
    .port_info 4 /OUTPUT 1 "q1";
    .port_info 5 /OUTPUT 1 "q2";
    .port_info 6 /OUTPUT 1 "q3";
v0000027e6b04b9b0_0 .net "clk", 0 0, v0000027e6b062ab0_0;  1 drivers
v0000027e6b0984b0_0 .net "out", 3 0, L_0000027e6b093810;  alias, 1 drivers
v0000027e6b04be90_0 .var "q0", 0 0;
v0000027e6b04bf30_0 .var "q1", 0 0;
v0000027e6b04b580_0 .var "q2", 0 0;
v0000027e6b04b620_0 .var "q3", 0 0;
v0000027e6b062a10_0 .net "rst", 0 0, v0000027e6b0935e0_0;  1 drivers
E_0000027e6b085210/0 .event negedge, v0000027e6b04b9b0_0;
E_0000027e6b085210/1 .event posedge, v0000027e6b062a10_0;
E_0000027e6b085210 .event/or E_0000027e6b085210/0, E_0000027e6b085210/1;
L_0000027e6b093810 .concat [ 1 1 1 1], v0000027e6b04be90_0, v0000027e6b04bf30_0, v0000027e6b04b580_0, v0000027e6b04b620_0;
    .scope S_0000027e6b04bd00;
T_0 ;
    %wait E_0000027e6b085210;
    %load/vec4 v0000027e6b062a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e6b04be90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e6b04bf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e6b04b580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e6b04b620_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027e6b04b620_0;
    %load/vec4 v0000027e6b04b580_0;
    %inv;
    %and;
    %load/vec4 v0000027e6b04bf30_0;
    %inv;
    %and;
    %load/vec4 v0000027e6b04be90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e6b04be90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e6b04bf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e6b04b580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e6b04b620_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000027e6b04be90_0;
    %inv;
    %assign/vec4 v0000027e6b04be90_0, 0;
    %load/vec4 v0000027e6b04be90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000027e6b04bf30_0;
    %inv;
    %assign/vec4 v0000027e6b04bf30_0, 0;
    %load/vec4 v0000027e6b04bf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0000027e6b04b580_0;
    %inv;
    %assign/vec4 v0000027e6b04b580_0, 0;
    %load/vec4 v0000027e6b04b580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0000027e6b04b620_0;
    %inv;
    %assign/vec4 v0000027e6b04b620_0, 0;
T_0.8 ;
T_0.6 ;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027e6b04b820;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e6b062ab0_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0000027e6b062ab0_0;
    %inv;
    %store/vec4 v0000027e6b062ab0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0000027e6b04b820;
T_2 ;
    %vpi_call 2 17 "$dumpfile", "BCD_tb.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027e6b04b820 {0 0 0};
    %vpi_call 2 19 "$monitor", "time=%d: clk=%b, rst=%b, out=%b, q0=%b, q1=%b, q2=%b, q3=%b", $time, v0000027e6b062ab0_0, v0000027e6b0935e0_0, v0000027e6b062b50_0, v0000027e6b062bf0_0, v0000027e6b062c90_0, v0000027e6b062d30_0, v0000027e6b062dd0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e6b0935e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e6b0935e0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 24 "$display", "Simulation complete" {0 0 0};
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "BCD_tb.v";
    "./BCD.v";
