--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/ise/share/git/unoxt-ocm-pld-dev/unoxt/ise/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml unoxt2_top.twx unoxt2_top.ncd -o
unoxt2_top.twr unoxt2_top.pcf

Design file:              unoxt2_top.ncd
Physical constraint file: unoxt2_top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.615ns (period - min period limit)
  Period: 11.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: msxpp/U00/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: msxpp/U00/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: msxpp/U00/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: msxpp/U00/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: msxpp/U00/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: msxpp/U00/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: msxpp/U00/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: msxpp/U00/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: msxpp/U00/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_msxpp_U00_clkout1 = PERIOD TIMEGRP "msxpp_U00_clkout1" 
TS_clk50 /         1.71428571 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11160 paths analyzed, 417 endpoints analyzed, 172 failing endpoints
 172 timing errors detected. (172 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 104935.672ns.
--------------------------------------------------------------------------------

Paths for end point msxpp/SdrSta_0 (SLICE_X41Y28.A5), 488 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/iSltAdr_11 (FF)
  Destination:          msxpp/SdrSta_0 (FF)
  Requirement:          0.001ns
  Data Path Delay:      8.316ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.405ns (1.836 - 2.241)
  Source Clock:         sysclk rising at 285739.999ns
  Destination Clock:    msxpp/memclk rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: msxpp/iSltAdr_11 to msxpp/SdrSta_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y23.AQ      Tcko                  0.476   msxpp/iSltAdr<11>
                                                       msxpp/iSltAdr_11
    SLICE_X41Y23.A3      net (fanout=29)       0.906   msxpp/iSltAdr<11>
    SLICE_X41Y23.A       Tilo                  0.259   msxpp/iSltAdr<9>
                                                       msxpp/adr[15]_PWR_8_o_equal_154_o<15>2_SW0_SW0
    SLICE_X40Y25.A5      net (fanout=1)        0.597   N1422
    SLICE_X40Y25.A       Tilo                  0.235   msxpp/ExpDec
                                                       msxpp/adr[15]_PWR_8_o_equal_154_o<15>2
    SLICE_X44Y24.B6      net (fanout=8)        0.655   msxpp/U31_1/Dec1FFE
    SLICE_X44Y24.B       Tilo                  0.235   msxpp/U31_2/SccBank1<7>
                                                       msxpp/U31_2/adr[15]_adr[15]_OR_660_o4
    SLICE_X44Y24.C4      net (fanout=1)        0.371   msxpp/U31_2/adr[15]_adr[15]_OR_660_o4
    SLICE_X44Y24.CMUX    Tilo                  0.298   msxpp/U31_2/SccBank1<7>
                                                       msxpp/U31_2/adr[15]_adr[15]_OR_660_o6_SW4
    SLICE_X44Y24.A2      net (fanout=1)        0.725   N1742
    SLICE_X44Y24.A       Tilo                  0.235   msxpp/U31_2/SccBank1<7>
                                                       msxpp/U31_2/adr[15]_adr[15]_OR_660_o6
    SLICE_X41Y27.B6      net (fanout=3)        0.728   msxpp/U31_2/adr[15]_adr[15]_OR_660_o
    SLICE_X41Y27.B       Tilo                  0.259   msxpp/iSlt0_1
                                                       msxpp/RamReq10_SW0
    SLICE_X41Y27.A5      net (fanout=1)        0.230   N1478
    SLICE_X41Y27.A       Tilo                  0.259   msxpp/iSlt0_1
                                                       msxpp/RamReq15
    SLICE_X41Y27.D3      net (fanout=3)        0.400   msxpp/RamReq
    SLICE_X41Y27.D       Tilo                  0.259   msxpp/iSlt0_1
                                                       msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT13
    SLICE_X41Y27.C6      net (fanout=1)        0.143   msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT12
    SLICE_X41Y27.C       Tilo                  0.259   msxpp/iSlt0_1
                                                       msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT14
    SLICE_X41Y28.A5      net (fanout=1)        0.414   msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT13
    SLICE_X41Y28.CLK     Tas                   0.373   msxpp/SdrSta<1>
                                                       msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT16
                                                       msxpp/SdrSta_0
    -------------------------------------------------  ---------------------------
    Total                                      8.316ns (3.147ns logic, 5.169ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/iSltAdr_11 (FF)
  Destination:          msxpp/SdrSta_0 (FF)
  Requirement:          0.001ns
  Data Path Delay:      8.264ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.405ns (1.836 - 2.241)
  Source Clock:         sysclk rising at 285739.999ns
  Destination Clock:    msxpp/memclk rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: msxpp/iSltAdr_11 to msxpp/SdrSta_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y23.AQ      Tcko                  0.476   msxpp/iSltAdr<11>
                                                       msxpp/iSltAdr_11
    SLICE_X41Y23.A3      net (fanout=29)       0.906   msxpp/iSltAdr<11>
    SLICE_X41Y23.A       Tilo                  0.259   msxpp/iSltAdr<9>
                                                       msxpp/adr[15]_PWR_8_o_equal_154_o<15>2_SW0_SW0
    SLICE_X40Y25.A5      net (fanout=1)        0.597   N1422
    SLICE_X40Y25.A       Tilo                  0.235   msxpp/ExpDec
                                                       msxpp/adr[15]_PWR_8_o_equal_154_o<15>2
    SLICE_X40Y25.B6      net (fanout=8)        0.170   msxpp/U31_1/Dec1FFE
    SLICE_X40Y25.B       Tilo                  0.235   msxpp/ExpDec
                                                       msxpp/adr[15]_PWR_8_o_equal_154_o<15>1
    SLICE_X38Y27.B4      net (fanout=8)        0.743   msxpp/adr[15]_PWR_8_o_equal_154_o
    SLICE_X38Y27.B       Tilo                  0.254   msxpp/U35/Slot0Mode
                                                       msxpp/Mmux_iSltMap015
    SLICE_X40Y28.C6      net (fanout=24)       0.557   msxpp/iSltMap0
    SLICE_X40Y28.C       Tilo                  0.235   msxpp/U03/ff_bank1<3>
                                                       msxpp/Mmux_MapReq11
    SLICE_X40Y28.D5      net (fanout=3)        0.260   msxpp/MapReq
    SLICE_X40Y28.DMUX    Tilo                  0.298   msxpp/U03/ff_bank1<3>
                                                       msxpp/RamReq1
    SLICE_X41Y27.B5      net (fanout=1)        0.443   msxpp/RamReq1
    SLICE_X41Y27.B       Tilo                  0.259   msxpp/iSlt0_1
                                                       msxpp/RamReq10_SW0
    SLICE_X41Y27.A5      net (fanout=1)        0.230   N1478
    SLICE_X41Y27.A       Tilo                  0.259   msxpp/iSlt0_1
                                                       msxpp/RamReq15
    SLICE_X41Y27.D3      net (fanout=3)        0.400   msxpp/RamReq
    SLICE_X41Y27.D       Tilo                  0.259   msxpp/iSlt0_1
                                                       msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT13
    SLICE_X41Y27.C6      net (fanout=1)        0.143   msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT12
    SLICE_X41Y27.C       Tilo                  0.259   msxpp/iSlt0_1
                                                       msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT14
    SLICE_X41Y28.A5      net (fanout=1)        0.414   msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT13
    SLICE_X41Y28.CLK     Tas                   0.373   msxpp/SdrSta<1>
                                                       msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT16
                                                       msxpp/SdrSta_0
    -------------------------------------------------  ---------------------------
    Total                                      8.264ns (3.401ns logic, 4.863ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/iSltAdr_10 (FF)
  Destination:          msxpp/SdrSta_0 (FF)
  Requirement:          0.001ns
  Data Path Delay:      8.225ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.396ns (1.836 - 2.232)
  Source Clock:         sysclk rising at 285739.999ns
  Destination Clock:    msxpp/memclk rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: msxpp/iSltAdr_10 to msxpp/SdrSta_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y23.BQ      Tcko                  0.525   msxpp/iSltAdr<10>
                                                       msxpp/iSltAdr_10
    SLICE_X41Y23.A2      net (fanout=3)        0.766   msxpp/iSltAdr<10>
    SLICE_X41Y23.A       Tilo                  0.259   msxpp/iSltAdr<9>
                                                       msxpp/adr[15]_PWR_8_o_equal_154_o<15>2_SW0_SW0
    SLICE_X40Y25.A5      net (fanout=1)        0.597   N1422
    SLICE_X40Y25.A       Tilo                  0.235   msxpp/ExpDec
                                                       msxpp/adr[15]_PWR_8_o_equal_154_o<15>2
    SLICE_X44Y24.B6      net (fanout=8)        0.655   msxpp/U31_1/Dec1FFE
    SLICE_X44Y24.B       Tilo                  0.235   msxpp/U31_2/SccBank1<7>
                                                       msxpp/U31_2/adr[15]_adr[15]_OR_660_o4
    SLICE_X44Y24.C4      net (fanout=1)        0.371   msxpp/U31_2/adr[15]_adr[15]_OR_660_o4
    SLICE_X44Y24.CMUX    Tilo                  0.298   msxpp/U31_2/SccBank1<7>
                                                       msxpp/U31_2/adr[15]_adr[15]_OR_660_o6_SW4
    SLICE_X44Y24.A2      net (fanout=1)        0.725   N1742
    SLICE_X44Y24.A       Tilo                  0.235   msxpp/U31_2/SccBank1<7>
                                                       msxpp/U31_2/adr[15]_adr[15]_OR_660_o6
    SLICE_X41Y27.B6      net (fanout=3)        0.728   msxpp/U31_2/adr[15]_adr[15]_OR_660_o
    SLICE_X41Y27.B       Tilo                  0.259   msxpp/iSlt0_1
                                                       msxpp/RamReq10_SW0
    SLICE_X41Y27.A5      net (fanout=1)        0.230   N1478
    SLICE_X41Y27.A       Tilo                  0.259   msxpp/iSlt0_1
                                                       msxpp/RamReq15
    SLICE_X41Y27.D3      net (fanout=3)        0.400   msxpp/RamReq
    SLICE_X41Y27.D       Tilo                  0.259   msxpp/iSlt0_1
                                                       msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT13
    SLICE_X41Y27.C6      net (fanout=1)        0.143   msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT12
    SLICE_X41Y27.C       Tilo                  0.259   msxpp/iSlt0_1
                                                       msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT14
    SLICE_X41Y28.A5      net (fanout=1)        0.414   msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT13
    SLICE_X41Y28.CLK     Tas                   0.373   msxpp/SdrSta<1>
                                                       msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT16
                                                       msxpp/SdrSta_0
    -------------------------------------------------  ---------------------------
    Total                                      8.225ns (3.196ns logic, 5.029ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point msxpp/SdrAdr_1 (SLICE_X42Y31.D3), 324 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/PpiPortA_3 (FF)
  Destination:          msxpp/SdrAdr_1 (FF)
  Requirement:          0.001ns
  Data Path Delay:      8.286ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.380ns (1.849 - 2.229)
  Source Clock:         sysclk rising at 285739.999ns
  Destination Clock:    msxpp/memclk rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: msxpp/PpiPortA_3 to msxpp/SdrAdr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.DQ      Tcko                  0.476   msxpp/PpiPortA<3>
                                                       msxpp/PpiPortA_3
    SLICE_X39Y25.C2      net (fanout=14)       0.975   msxpp/PpiPortA<3>
    SLICE_X39Y25.CMUX    Tilo                  0.337   msxpp/iSltAdr<14>
                                                       msxpp/Mmux_rom_extd1211
    SLICE_X39Y25.A1      net (fanout=3)        0.765   msxpp/Mmux_rom_extd121
    SLICE_X39Y25.A       Tilo                  0.259   msxpp/iSltAdr<14>
                                                       msxpp/Mmux_rom_xbas11
    SLICE_X39Y27.B1      net (fanout=6)        0.753   msxpp/rom_xbas
    SLICE_X39Y27.B       Tilo                  0.259   msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT23
                                                       msxpp/Mmux__n2040130241
    SLICE_X40Y33.C5      net (fanout=4)        0.958   msxpp/Mmux__n204013024
    SLICE_X40Y33.C       Tilo                  0.235   msxpp/Mmux__n2040146
                                                       msxpp/Mmux__n204011111_SW0
    SLICE_X40Y33.B6      net (fanout=1)        0.261   N12
    SLICE_X40Y33.B       Tilo                  0.235   msxpp/Mmux__n2040146
                                                       msxpp/Mmux__n204011111
    SLICE_X37Y34.B5      net (fanout=8)        0.731   msxpp/Mmux__n204011111
    SLICE_X37Y34.B       Tilo                  0.259   N875
                                                       msxpp/Mmux__n20401112_SW0
    SLICE_X37Y34.A5      net (fanout=1)        0.230   N875
    SLICE_X37Y34.A       Tilo                  0.259   N875
                                                       msxpp/Mmux__n20401112
    SLICE_X42Y31.D3      net (fanout=1)        0.845   msxpp/Mmux__n20401111
    SLICE_X42Y31.CLK     Tas                   0.449   msxpp/SdrAdr<1>
                                                       msxpp/Mmux__n204011114_F
                                                       msxpp/Mmux__n204011114
                                                       msxpp/SdrAdr_1
    -------------------------------------------------  ---------------------------
    Total                                      8.286ns (2.768ns logic, 5.518ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/PpiPortA_2 (FF)
  Destination:          msxpp/SdrAdr_1 (FF)
  Requirement:          0.001ns
  Data Path Delay:      8.131ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.380ns (1.849 - 2.229)
  Source Clock:         sysclk rising at 285739.999ns
  Destination Clock:    msxpp/memclk rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: msxpp/PpiPortA_2 to msxpp/SdrAdr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.CQ      Tcko                  0.476   msxpp/PpiPortA<3>
                                                       msxpp/PpiPortA_2
    SLICE_X39Y25.C4      net (fanout=13)       0.820   msxpp/PpiPortA<2>
    SLICE_X39Y25.CMUX    Tilo                  0.337   msxpp/iSltAdr<14>
                                                       msxpp/Mmux_rom_extd1211
    SLICE_X39Y25.A1      net (fanout=3)        0.765   msxpp/Mmux_rom_extd121
    SLICE_X39Y25.A       Tilo                  0.259   msxpp/iSltAdr<14>
                                                       msxpp/Mmux_rom_xbas11
    SLICE_X39Y27.B1      net (fanout=6)        0.753   msxpp/rom_xbas
    SLICE_X39Y27.B       Tilo                  0.259   msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT23
                                                       msxpp/Mmux__n2040130241
    SLICE_X40Y33.C5      net (fanout=4)        0.958   msxpp/Mmux__n204013024
    SLICE_X40Y33.C       Tilo                  0.235   msxpp/Mmux__n2040146
                                                       msxpp/Mmux__n204011111_SW0
    SLICE_X40Y33.B6      net (fanout=1)        0.261   N12
    SLICE_X40Y33.B       Tilo                  0.235   msxpp/Mmux__n2040146
                                                       msxpp/Mmux__n204011111
    SLICE_X37Y34.B5      net (fanout=8)        0.731   msxpp/Mmux__n204011111
    SLICE_X37Y34.B       Tilo                  0.259   N875
                                                       msxpp/Mmux__n20401112_SW0
    SLICE_X37Y34.A5      net (fanout=1)        0.230   N875
    SLICE_X37Y34.A       Tilo                  0.259   N875
                                                       msxpp/Mmux__n20401112
    SLICE_X42Y31.D3      net (fanout=1)        0.845   msxpp/Mmux__n20401111
    SLICE_X42Y31.CLK     Tas                   0.449   msxpp/SdrAdr<1>
                                                       msxpp/Mmux__n204011114_F
                                                       msxpp/Mmux__n204011114
                                                       msxpp/SdrAdr_1
    -------------------------------------------------  ---------------------------
    Total                                      8.131ns (2.768ns logic, 5.363ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/PpiPortA_3 (FF)
  Destination:          msxpp/SdrAdr_1 (FF)
  Requirement:          0.001ns
  Data Path Delay:      8.116ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.380ns (1.849 - 2.229)
  Source Clock:         sysclk rising at 285739.999ns
  Destination Clock:    msxpp/memclk rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: msxpp/PpiPortA_3 to msxpp/SdrAdr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.DQ      Tcko                  0.476   msxpp/PpiPortA<3>
                                                       msxpp/PpiPortA_3
    SLICE_X39Y25.C2      net (fanout=14)       0.975   msxpp/PpiPortA<3>
    SLICE_X39Y25.CMUX    Tilo                  0.337   msxpp/iSltAdr<14>
                                                       msxpp/Mmux_rom_extd1211
    SLICE_X39Y26.D3      net (fanout=3)        0.596   msxpp/Mmux_rom_extd121
    SLICE_X39Y26.D       Tilo                  0.259   msxpp/rom_extd
                                                       msxpp/Mmux_rom_extd1
    SLICE_X39Y27.B2      net (fanout=6)        0.752   msxpp/rom_extd
    SLICE_X39Y27.B       Tilo                  0.259   msxpp/Mmux_SdrSta[2]_PWR_8_o_mux_395_OUT23
                                                       msxpp/Mmux__n2040130241
    SLICE_X40Y33.C5      net (fanout=4)        0.958   msxpp/Mmux__n204013024
    SLICE_X40Y33.C       Tilo                  0.235   msxpp/Mmux__n2040146
                                                       msxpp/Mmux__n204011111_SW0
    SLICE_X40Y33.B6      net (fanout=1)        0.261   N12
    SLICE_X40Y33.B       Tilo                  0.235   msxpp/Mmux__n2040146
                                                       msxpp/Mmux__n204011111
    SLICE_X37Y34.B5      net (fanout=8)        0.731   msxpp/Mmux__n204011111
    SLICE_X37Y34.B       Tilo                  0.259   N875
                                                       msxpp/Mmux__n20401112_SW0
    SLICE_X37Y34.A5      net (fanout=1)        0.230   N875
    SLICE_X37Y34.A       Tilo                  0.259   N875
                                                       msxpp/Mmux__n20401112
    SLICE_X42Y31.D3      net (fanout=1)        0.845   msxpp/Mmux__n20401111
    SLICE_X42Y31.CLK     Tas                   0.449   msxpp/SdrAdr<1>
                                                       msxpp/Mmux__n204011114_F
                                                       msxpp/Mmux__n204011114
                                                       msxpp/SdrAdr_1
    -------------------------------------------------  ---------------------------
    Total                                      8.116ns (2.768ns logic, 5.348ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point msxpp/SdrAdr_2 (SLICE_X38Y33.D1), 241 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/iSltAdr_5 (FF)
  Destination:          msxpp/SdrAdr_2 (FF)
  Requirement:          0.001ns
  Data Path Delay:      8.242ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.406ns (1.831 - 2.237)
  Source Clock:         sysclk rising at 285739.999ns
  Destination Clock:    msxpp/memclk rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: msxpp/iSltAdr_5 to msxpp/SdrAdr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y26.BQ      Tcko                  0.525   msxpp/iSltAdr<2>
                                                       msxpp/iSltAdr_5
    SLICE_X37Y26.A2      net (fanout=21)       0.801   msxpp/iSltAdr<5>
    SLICE_X37Y26.AMUX    Tilo                  0.337   msxpp/PpiPortA<7>
                                                       msxpp/Mmux__n20401311311
    SLICE_X37Y27.C5      net (fanout=13)       0.411   msxpp/Mmux__n2040111112
    SLICE_X37Y27.CMUX    Tilo                  0.337   msxpp/mem_adr[7]_AND_65_o
                                                       msxpp/Mmux_GND_8_o_GND_8_o_mux_379_OUT511
    SLICE_X37Y32.B3      net (fanout=10)       0.897   msxpp/Mmux_GND_8_o_GND_8_o_mux_379_OUT51
    SLICE_X37Y32.B       Tilo                  0.259   msxpp/Mmux__n20401165
                                                       msxpp/Mmux__n20401166
    SLICE_X39Y31.B6      net (fanout=1)        0.531   msxpp/Mmux__n20401165
    SLICE_X39Y31.B       Tilo                  0.259   msxpp/Mmux__n20401166
                                                       msxpp/Mmux__n20401167
    SLICE_X39Y31.A5      net (fanout=1)        0.230   msxpp/Mmux__n20401166
    SLICE_X39Y31.A       Tilo                  0.259   msxpp/Mmux__n20401166
                                                       msxpp/Mmux__n20401168
    SLICE_X43Y31.D5      net (fanout=1)        0.642   msxpp/Mmux__n20401167
    SLICE_X43Y31.D       Tilo                  0.259   msxpp/Mmux__n20401168
                                                       msxpp/Mmux__n20401169
    SLICE_X43Y31.C6      net (fanout=1)        0.143   msxpp/Mmux__n20401168
    SLICE_X43Y31.C       Tilo                  0.259   msxpp/Mmux__n20401168
                                                       msxpp/Mmux__n204011610
    SLICE_X38Y33.B4      net (fanout=1)        0.792   msxpp/Mmux__n20401169
    SLICE_X38Y33.B       Tilo                  0.254   msxpp/SdrAdr<2>
                                                       msxpp/Mmux__n204011615_SW0
    SLICE_X38Y33.D1      net (fanout=1)        0.598   N989
    SLICE_X38Y33.CLK     Tas                   0.449   msxpp/SdrAdr<2>
                                                       msxpp/Mmux__n204011616_F
                                                       msxpp/Mmux__n204011616
                                                       msxpp/SdrAdr_2
    -------------------------------------------------  ---------------------------
    Total                                      8.242ns (3.197ns logic, 5.045ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/iSltAdr_3 (FF)
  Destination:          msxpp/SdrAdr_2 (FF)
  Requirement:          0.001ns
  Data Path Delay:      8.231ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.401ns (1.831 - 2.232)
  Source Clock:         sysclk rising at 285739.999ns
  Destination Clock:    msxpp/memclk rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: msxpp/iSltAdr_3 to msxpp/SdrAdr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.DQ      Tcko                  0.525   msxpp/iSltAdr<3>
                                                       msxpp/iSltAdr_3
    SLICE_X37Y26.A4      net (fanout=66)       0.790   msxpp/iSltAdr<3>
    SLICE_X37Y26.AMUX    Tilo                  0.337   msxpp/PpiPortA<7>
                                                       msxpp/Mmux__n20401311311
    SLICE_X37Y27.C5      net (fanout=13)       0.411   msxpp/Mmux__n2040111112
    SLICE_X37Y27.CMUX    Tilo                  0.337   msxpp/mem_adr[7]_AND_65_o
                                                       msxpp/Mmux_GND_8_o_GND_8_o_mux_379_OUT511
    SLICE_X37Y32.B3      net (fanout=10)       0.897   msxpp/Mmux_GND_8_o_GND_8_o_mux_379_OUT51
    SLICE_X37Y32.B       Tilo                  0.259   msxpp/Mmux__n20401165
                                                       msxpp/Mmux__n20401166
    SLICE_X39Y31.B6      net (fanout=1)        0.531   msxpp/Mmux__n20401165
    SLICE_X39Y31.B       Tilo                  0.259   msxpp/Mmux__n20401166
                                                       msxpp/Mmux__n20401167
    SLICE_X39Y31.A5      net (fanout=1)        0.230   msxpp/Mmux__n20401166
    SLICE_X39Y31.A       Tilo                  0.259   msxpp/Mmux__n20401166
                                                       msxpp/Mmux__n20401168
    SLICE_X43Y31.D5      net (fanout=1)        0.642   msxpp/Mmux__n20401167
    SLICE_X43Y31.D       Tilo                  0.259   msxpp/Mmux__n20401168
                                                       msxpp/Mmux__n20401169
    SLICE_X43Y31.C6      net (fanout=1)        0.143   msxpp/Mmux__n20401168
    SLICE_X43Y31.C       Tilo                  0.259   msxpp/Mmux__n20401168
                                                       msxpp/Mmux__n204011610
    SLICE_X38Y33.B4      net (fanout=1)        0.792   msxpp/Mmux__n20401169
    SLICE_X38Y33.B       Tilo                  0.254   msxpp/SdrAdr<2>
                                                       msxpp/Mmux__n204011615_SW0
    SLICE_X38Y33.D1      net (fanout=1)        0.598   N989
    SLICE_X38Y33.CLK     Tas                   0.449   msxpp/SdrAdr<2>
                                                       msxpp/Mmux__n204011616_F
                                                       msxpp/Mmux__n204011616
                                                       msxpp/SdrAdr_2
    -------------------------------------------------  ---------------------------
    Total                                      8.231ns (3.197ns logic, 5.034ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/PpiPortA_2 (FF)
  Destination:          msxpp/SdrAdr_2 (FF)
  Requirement:          0.001ns
  Data Path Delay:      8.008ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.398ns (1.831 - 2.229)
  Source Clock:         sysclk rising at 285739.999ns
  Destination Clock:    msxpp/memclk rising at 285740.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: msxpp/PpiPortA_2 to msxpp/SdrAdr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.CQ      Tcko                  0.476   msxpp/PpiPortA<3>
                                                       msxpp/PpiPortA_2
    SLICE_X39Y25.C4      net (fanout=13)       0.820   msxpp/PpiPortA<2>
    SLICE_X39Y25.C       Tilo                  0.259   msxpp/iSltAdr<14>
                                                       msxpp/Mmux_BusDir_o11421
    SLICE_X39Y25.B4      net (fanout=2)        0.361   msxpp/Mmux_BusDir_o1142
    SLICE_X39Y25.B       Tilo                  0.259   msxpp/iSltAdr<14>
                                                       msxpp/Mmux_rom_free111
    SLICE_X37Y32.B6      net (fanout=8)        0.899   msxpp/Mmux_rom_free11
    SLICE_X37Y32.B       Tilo                  0.259   msxpp/Mmux__n20401165
                                                       msxpp/Mmux__n20401166
    SLICE_X39Y31.B6      net (fanout=1)        0.531   msxpp/Mmux__n20401165
    SLICE_X39Y31.B       Tilo                  0.259   msxpp/Mmux__n20401166
                                                       msxpp/Mmux__n20401167
    SLICE_X39Y31.A5      net (fanout=1)        0.230   msxpp/Mmux__n20401166
    SLICE_X39Y31.A       Tilo                  0.259   msxpp/Mmux__n20401166
                                                       msxpp/Mmux__n20401168
    SLICE_X43Y31.D5      net (fanout=1)        0.642   msxpp/Mmux__n20401167
    SLICE_X43Y31.D       Tilo                  0.259   msxpp/Mmux__n20401168
                                                       msxpp/Mmux__n20401169
    SLICE_X43Y31.C6      net (fanout=1)        0.143   msxpp/Mmux__n20401168
    SLICE_X43Y31.C       Tilo                  0.259   msxpp/Mmux__n20401168
                                                       msxpp/Mmux__n204011610
    SLICE_X38Y33.B4      net (fanout=1)        0.792   msxpp/Mmux__n20401169
    SLICE_X38Y33.B       Tilo                  0.254   msxpp/SdrAdr<2>
                                                       msxpp/Mmux__n204011615_SW0
    SLICE_X38Y33.D1      net (fanout=1)        0.598   N989
    SLICE_X38Y33.CLK     Tas                   0.449   msxpp/SdrAdr<2>
                                                       msxpp/Mmux__n204011616_F
                                                       msxpp/Mmux__n204011616
                                                       msxpp/SdrAdr_2
    -------------------------------------------------  ---------------------------
    Total                                      8.008ns (2.992ns logic, 5.016ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_msxpp_U00_clkout1 = PERIOD TIMEGRP "msxpp_U00_clkout1" TS_clk50 /
        1.71428571 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point msxpp/RstSeq_3 (SLICE_X32Y30.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msxpp/RstSeq_2 (FF)
  Destination:          msxpp/RstSeq_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         msxpp/memclk rising at 0.000ns
  Destination Clock:    msxpp/memclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msxpp/RstSeq_2 to msxpp/RstSeq_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.CQ      Tcko                  0.200   msxpp/RstSeq<4>
                                                       msxpp/RstSeq_2
    SLICE_X32Y30.C5      net (fanout=6)        0.092   msxpp/RstSeq<2>
    SLICE_X32Y30.CLK     Tah         (-Th)    -0.121   msxpp/RstSeq<4>
                                                       msxpp/Mcount_RstSeq_xor<3>11
                                                       msxpp/RstSeq_3
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.321ns logic, 0.092ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Paths for end point msxpp/ff_mem_seq_1 (SLICE_X35Y15.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msxpp/ff_mem_seq_0 (FF)
  Destination:          msxpp/ff_mem_seq_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         msxpp/memclk rising at 0.000ns
  Destination Clock:    msxpp/memclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msxpp/ff_mem_seq_0 to msxpp/ff_mem_seq_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y15.AQ      Tcko                  0.198   msxpp/ff_mem_seq<1>
                                                       msxpp/ff_mem_seq_0
    SLICE_X35Y15.BX      net (fanout=3)        0.156   msxpp/ff_mem_seq<0>
    SLICE_X35Y15.CLK     Tckdi       (-Th)    -0.059   msxpp/ff_mem_seq<1>
                                                       msxpp/ff_mem_seq_1
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.257ns logic, 0.156ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point msxpp/RstSeq_0 (SLICE_X32Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msxpp/RstSeq_0 (FF)
  Destination:          msxpp/RstSeq_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         msxpp/memclk rising at 0.000ns
  Destination Clock:    msxpp/memclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msxpp/RstSeq_0 to msxpp/RstSeq_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.AQ      Tcko                  0.200   msxpp/RstSeq<4>
                                                       msxpp/RstSeq_0
    SLICE_X32Y30.A6      net (fanout=6)        0.045   msxpp/RstSeq<0>
    SLICE_X32Y30.CLK     Tah         (-Th)    -0.190   msxpp/RstSeq<4>
                                                       msxpp/Mcount_RstSeq_xor<0>11_INV_0
                                                       msxpp/RstSeq_0
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.390ns logic, 0.045ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_msxpp_U00_clkout1 = PERIOD TIMEGRP "msxpp_U00_clkout1" TS_clk50 /
        1.71428571 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 11.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: msxpp/U00/clkout2_buf/I0
  Logical resource: msxpp/U00/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: msxpp/U00/clkout1
--------------------------------------------------------------------------------
Slack: 11.186ns (period - min period limit)
  Period: 11.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msxpp/SdrSize<0>/CLK
  Logical resource: msxpp/SdrSize_0/CK
  Location pin: SLICE_X22Y16.CLK
  Clock network: msxpp/memclk
--------------------------------------------------------------------------------
Slack: 11.186ns (period - min period limit)
  Period: 11.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msxpp/xSltRst_n/CLK
  Logical resource: msxpp/xSltRst_n/CK
  Location pin: SLICE_X30Y22.CLK
  Clock network: msxpp/memclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_msxpp_U00_clkout0 = PERIOD TIMEGRP "msxpp_U00_clkout0" 
TS_clk50 /         0.428571429 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24940263 paths analyzed, 36163 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  46.037ns.
--------------------------------------------------------------------------------

Paths for end point msxpp/U32/U1/ct/vmem/voices_FF_386 (SLICE_X7Y72.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/reset (FF)
  Destination:          msxpp/U32/U1/ct/vmem/voices_FF_386 (FF)
  Requirement:          11.666ns
  Data Path Delay:      10.977ns (Levels of Logic = 2)
  Clock Path Skew:      -0.258ns (1.962 - 2.220)
  Source Clock:         msxpp/memclk rising at 285775.000ns
  Destination Clock:    sysclk rising at 285786.666ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: msxpp/reset to msxpp/U32/U1/ct/vmem/voices_FF_386
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.476   msxpp/reset
                                                       msxpp/reset
    SLICE_X26Y63.B3      net (fanout=977)      1.079   msxpp/reset
    SLICE_X26Y63.BMUX    Tilo                  0.326   msxpp/U32/U1/ct/vmem/_n0158_inv
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_01
    SLICE_X1Y77.A2       net (fanout=1281)     6.675   msxpp/U32/U1/ct/vmem/rstate<1>_0_0
    SLICE_X1Y77.AMUX     Tilo                  0.337   msxpp/U32/U1/ct/vmem/voices_ff_503
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_0_0101
    SLICE_X7Y72.CE       net (fanout=9)        1.676   msxpp/U32/U1/ct/vmem/rstate<1>_0_0_10
    SLICE_X7Y72.CLK      Tceck                 0.408   msxpp/U32/U1/ct/vmem/voices_ff_387
                                                       msxpp/U32/U1/ct/vmem/voices_FF_386
    -------------------------------------------------  ---------------------------
    Total                                     10.977ns (1.547ns logic, 9.430ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/U32/U1/ct/vmem/init_id_5 (FF)
  Destination:          msxpp/U32/U1/ct/vmem/voices_FF_386 (FF)
  Requirement:          46.666ns
  Data Path Delay:      16.008ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.582 - 0.563)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 46.666ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/U32/U1/ct/vmem/init_id_5 to msxpp/U32/U1/ct/vmem/voices_FF_386
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.AQ      Tcko                  0.476   msxpp/U32/U1/ct/vmem/init_id<5>
                                                       msxpp/U32/U1/ct/vmem/init_id_5
    SLICE_X26Y63.A6      net (fanout=6)        5.304   msxpp/U32/U1/ct/vmem/init_id<5>
    SLICE_X26Y63.A       Tilo                  0.254   msxpp/U32/U1/ct/vmem/_n0158_inv
                                                       msxpp/U32/U1/ct/vmem/n0000<5>1
    SLICE_X26Y63.B5      net (fanout=5)        0.552   msxpp/U32/U1/ct/vmem/n0000
    SLICE_X26Y63.BMUX    Tilo                  0.326   msxpp/U32/U1/ct/vmem/_n0158_inv
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_01
    SLICE_X1Y77.A2       net (fanout=1281)     6.675   msxpp/U32/U1/ct/vmem/rstate<1>_0_0
    SLICE_X1Y77.AMUX     Tilo                  0.337   msxpp/U32/U1/ct/vmem/voices_ff_503
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_0_0101
    SLICE_X7Y72.CE       net (fanout=9)        1.676   msxpp/U32/U1/ct/vmem/rstate<1>_0_0_10
    SLICE_X7Y72.CLK      Tceck                 0.408   msxpp/U32/U1/ct/vmem/voices_ff_387
                                                       msxpp/U32/U1/ct/vmem/voices_FF_386
    -------------------------------------------------  ---------------------------
    Total                                     16.008ns (1.801ns logic, 14.207ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/U32/U1/ct/vmem/rstate_FSM_FFd1 (FF)
  Destination:          msxpp/U32/U1/ct/vmem/voices_FF_386 (FF)
  Requirement:          46.666ns
  Data Path Delay:      14.789ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.582 - 0.573)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 46.666ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/U32/U1/ct/vmem/rstate_FSM_FFd1 to msxpp/U32/U1/ct/vmem/voices_FF_386
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y61.AMUX    Tshcko                0.535   msxpp/U32/U1/ct/vmem/rstate_FSM_FFd2
                                                       msxpp/U32/U1/ct/vmem/rstate_FSM_FFd1
    SLICE_X26Y63.B2      net (fanout=3)        4.832   msxpp/U32/U1/ct/vmem/rstate_FSM_FFd1
    SLICE_X26Y63.BMUX    Tilo                  0.326   msxpp/U32/U1/ct/vmem/_n0158_inv
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_01
    SLICE_X1Y77.A2       net (fanout=1281)     6.675   msxpp/U32/U1/ct/vmem/rstate<1>_0_0
    SLICE_X1Y77.AMUX     Tilo                  0.337   msxpp/U32/U1/ct/vmem/voices_ff_503
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_0_0101
    SLICE_X7Y72.CE       net (fanout=9)        1.676   msxpp/U32/U1/ct/vmem/rstate<1>_0_0_10
    SLICE_X7Y72.CLK      Tceck                 0.408   msxpp/U32/U1/ct/vmem/voices_ff_387
                                                       msxpp/U32/U1/ct/vmem/voices_FF_386
    -------------------------------------------------  ---------------------------
    Total                                     14.789ns (1.606ns logic, 13.183ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point msxpp/U32/U1/ct/vmem/voices_FF_385 (SLICE_X7Y72.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/reset (FF)
  Destination:          msxpp/U32/U1/ct/vmem/voices_FF_385 (FF)
  Requirement:          11.666ns
  Data Path Delay:      10.959ns (Levels of Logic = 2)
  Clock Path Skew:      -0.258ns (1.962 - 2.220)
  Source Clock:         msxpp/memclk rising at 285775.000ns
  Destination Clock:    sysclk rising at 285786.666ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: msxpp/reset to msxpp/U32/U1/ct/vmem/voices_FF_385
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.476   msxpp/reset
                                                       msxpp/reset
    SLICE_X26Y63.B3      net (fanout=977)      1.079   msxpp/reset
    SLICE_X26Y63.BMUX    Tilo                  0.326   msxpp/U32/U1/ct/vmem/_n0158_inv
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_01
    SLICE_X1Y77.A2       net (fanout=1281)     6.675   msxpp/U32/U1/ct/vmem/rstate<1>_0_0
    SLICE_X1Y77.AMUX     Tilo                  0.337   msxpp/U32/U1/ct/vmem/voices_ff_503
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_0_0101
    SLICE_X7Y72.CE       net (fanout=9)        1.676   msxpp/U32/U1/ct/vmem/rstate<1>_0_0_10
    SLICE_X7Y72.CLK      Tceck                 0.390   msxpp/U32/U1/ct/vmem/voices_ff_387
                                                       msxpp/U32/U1/ct/vmem/voices_FF_385
    -------------------------------------------------  ---------------------------
    Total                                     10.959ns (1.529ns logic, 9.430ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/U32/U1/ct/vmem/init_id_5 (FF)
  Destination:          msxpp/U32/U1/ct/vmem/voices_FF_385 (FF)
  Requirement:          46.666ns
  Data Path Delay:      15.990ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.582 - 0.563)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 46.666ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/U32/U1/ct/vmem/init_id_5 to msxpp/U32/U1/ct/vmem/voices_FF_385
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.AQ      Tcko                  0.476   msxpp/U32/U1/ct/vmem/init_id<5>
                                                       msxpp/U32/U1/ct/vmem/init_id_5
    SLICE_X26Y63.A6      net (fanout=6)        5.304   msxpp/U32/U1/ct/vmem/init_id<5>
    SLICE_X26Y63.A       Tilo                  0.254   msxpp/U32/U1/ct/vmem/_n0158_inv
                                                       msxpp/U32/U1/ct/vmem/n0000<5>1
    SLICE_X26Y63.B5      net (fanout=5)        0.552   msxpp/U32/U1/ct/vmem/n0000
    SLICE_X26Y63.BMUX    Tilo                  0.326   msxpp/U32/U1/ct/vmem/_n0158_inv
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_01
    SLICE_X1Y77.A2       net (fanout=1281)     6.675   msxpp/U32/U1/ct/vmem/rstate<1>_0_0
    SLICE_X1Y77.AMUX     Tilo                  0.337   msxpp/U32/U1/ct/vmem/voices_ff_503
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_0_0101
    SLICE_X7Y72.CE       net (fanout=9)        1.676   msxpp/U32/U1/ct/vmem/rstate<1>_0_0_10
    SLICE_X7Y72.CLK      Tceck                 0.390   msxpp/U32/U1/ct/vmem/voices_ff_387
                                                       msxpp/U32/U1/ct/vmem/voices_FF_385
    -------------------------------------------------  ---------------------------
    Total                                     15.990ns (1.783ns logic, 14.207ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/U32/U1/ct/vmem/rstate_FSM_FFd1 (FF)
  Destination:          msxpp/U32/U1/ct/vmem/voices_FF_385 (FF)
  Requirement:          46.666ns
  Data Path Delay:      14.771ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.582 - 0.573)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 46.666ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/U32/U1/ct/vmem/rstate_FSM_FFd1 to msxpp/U32/U1/ct/vmem/voices_FF_385
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y61.AMUX    Tshcko                0.535   msxpp/U32/U1/ct/vmem/rstate_FSM_FFd2
                                                       msxpp/U32/U1/ct/vmem/rstate_FSM_FFd1
    SLICE_X26Y63.B2      net (fanout=3)        4.832   msxpp/U32/U1/ct/vmem/rstate_FSM_FFd1
    SLICE_X26Y63.BMUX    Tilo                  0.326   msxpp/U32/U1/ct/vmem/_n0158_inv
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_01
    SLICE_X1Y77.A2       net (fanout=1281)     6.675   msxpp/U32/U1/ct/vmem/rstate<1>_0_0
    SLICE_X1Y77.AMUX     Tilo                  0.337   msxpp/U32/U1/ct/vmem/voices_ff_503
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_0_0101
    SLICE_X7Y72.CE       net (fanout=9)        1.676   msxpp/U32/U1/ct/vmem/rstate<1>_0_0_10
    SLICE_X7Y72.CLK      Tceck                 0.390   msxpp/U32/U1/ct/vmem/voices_ff_387
                                                       msxpp/U32/U1/ct/vmem/voices_FF_385
    -------------------------------------------------  ---------------------------
    Total                                     14.771ns (1.588ns logic, 13.183ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point msxpp/U32/U1/ct/vmem/voices_FF_387 (SLICE_X7Y72.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/reset (FF)
  Destination:          msxpp/U32/U1/ct/vmem/voices_FF_387 (FF)
  Requirement:          11.666ns
  Data Path Delay:      10.951ns (Levels of Logic = 2)
  Clock Path Skew:      -0.258ns (1.962 - 2.220)
  Source Clock:         msxpp/memclk rising at 285775.000ns
  Destination Clock:    sysclk rising at 285786.666ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: msxpp/reset to msxpp/U32/U1/ct/vmem/voices_FF_387
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.476   msxpp/reset
                                                       msxpp/reset
    SLICE_X26Y63.B3      net (fanout=977)      1.079   msxpp/reset
    SLICE_X26Y63.BMUX    Tilo                  0.326   msxpp/U32/U1/ct/vmem/_n0158_inv
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_01
    SLICE_X1Y77.A2       net (fanout=1281)     6.675   msxpp/U32/U1/ct/vmem/rstate<1>_0_0
    SLICE_X1Y77.AMUX     Tilo                  0.337   msxpp/U32/U1/ct/vmem/voices_ff_503
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_0_0101
    SLICE_X7Y72.CE       net (fanout=9)        1.676   msxpp/U32/U1/ct/vmem/rstate<1>_0_0_10
    SLICE_X7Y72.CLK      Tceck                 0.382   msxpp/U32/U1/ct/vmem/voices_ff_387
                                                       msxpp/U32/U1/ct/vmem/voices_FF_387
    -------------------------------------------------  ---------------------------
    Total                                     10.951ns (1.521ns logic, 9.430ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/U32/U1/ct/vmem/init_id_5 (FF)
  Destination:          msxpp/U32/U1/ct/vmem/voices_FF_387 (FF)
  Requirement:          46.666ns
  Data Path Delay:      15.982ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.582 - 0.563)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 46.666ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/U32/U1/ct/vmem/init_id_5 to msxpp/U32/U1/ct/vmem/voices_FF_387
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.AQ      Tcko                  0.476   msxpp/U32/U1/ct/vmem/init_id<5>
                                                       msxpp/U32/U1/ct/vmem/init_id_5
    SLICE_X26Y63.A6      net (fanout=6)        5.304   msxpp/U32/U1/ct/vmem/init_id<5>
    SLICE_X26Y63.A       Tilo                  0.254   msxpp/U32/U1/ct/vmem/_n0158_inv
                                                       msxpp/U32/U1/ct/vmem/n0000<5>1
    SLICE_X26Y63.B5      net (fanout=5)        0.552   msxpp/U32/U1/ct/vmem/n0000
    SLICE_X26Y63.BMUX    Tilo                  0.326   msxpp/U32/U1/ct/vmem/_n0158_inv
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_01
    SLICE_X1Y77.A2       net (fanout=1281)     6.675   msxpp/U32/U1/ct/vmem/rstate<1>_0_0
    SLICE_X1Y77.AMUX     Tilo                  0.337   msxpp/U32/U1/ct/vmem/voices_ff_503
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_0_0101
    SLICE_X7Y72.CE       net (fanout=9)        1.676   msxpp/U32/U1/ct/vmem/rstate<1>_0_0_10
    SLICE_X7Y72.CLK      Tceck                 0.382   msxpp/U32/U1/ct/vmem/voices_ff_387
                                                       msxpp/U32/U1/ct/vmem/voices_FF_387
    -------------------------------------------------  ---------------------------
    Total                                     15.982ns (1.775ns logic, 14.207ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/U32/U1/ct/vmem/rstate_FSM_FFd1 (FF)
  Destination:          msxpp/U32/U1/ct/vmem/voices_FF_387 (FF)
  Requirement:          46.666ns
  Data Path Delay:      14.763ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.582 - 0.573)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 46.666ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/U32/U1/ct/vmem/rstate_FSM_FFd1 to msxpp/U32/U1/ct/vmem/voices_FF_387
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y61.AMUX    Tshcko                0.535   msxpp/U32/U1/ct/vmem/rstate_FSM_FFd2
                                                       msxpp/U32/U1/ct/vmem/rstate_FSM_FFd1
    SLICE_X26Y63.B2      net (fanout=3)        4.832   msxpp/U32/U1/ct/vmem/rstate_FSM_FFd1
    SLICE_X26Y63.BMUX    Tilo                  0.326   msxpp/U32/U1/ct/vmem/_n0158_inv
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_01
    SLICE_X1Y77.A2       net (fanout=1281)     6.675   msxpp/U32/U1/ct/vmem/rstate<1>_0_0
    SLICE_X1Y77.AMUX     Tilo                  0.337   msxpp/U32/U1/ct/vmem/voices_ff_503
                                                       msxpp/U32/U1/ct/vmem/rstate<1>_0_0101
    SLICE_X7Y72.CE       net (fanout=9)        1.676   msxpp/U32/U1/ct/vmem/rstate<1>_0_0_10
    SLICE_X7Y72.CLK      Tceck                 0.382   msxpp/U32/U1/ct/vmem/voices_ff_387
                                                       msxpp/U32/U1/ct/vmem/voices_FF_387
    -------------------------------------------------  ---------------------------
    Total                                     14.763ns (1.580ns logic, 13.183ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_msxpp_U00_clkout0 = PERIOD TIMEGRP "msxpp_U00_clkout0" TS_clk50 /
        0.428571429 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point msxpp/HardRst_cnt_0 (SLICE_X30Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.172ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msxpp/xSltRst_n (FF)
  Destination:          msxpp/HardRst_cnt_0 (FF)
  Requirement:          0.001ns
  Data Path Delay:      0.522ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.785 - 0.708)
  Source Clock:         msxpp/memclk rising at 285786.667ns
  Destination Clock:    sysclk rising at 285786.666ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: msxpp/xSltRst_n to msxpp/HardRst_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y22.AQ      Tcko                  0.234   msxpp/xSltRst_n
                                                       msxpp/xSltRst_n
    SLICE_X30Y23.SR      net (fanout=2)        0.270   msxpp/xSltRst_n
    SLICE_X30Y23.CLK     Tcksr       (-Th)    -0.018   msxpp/HardRst_cnt<2>
                                                       msxpp/HardRst_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.522ns (0.252ns logic, 0.270ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point msxpp/HardRst_cnt_2 (SLICE_X30Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.182ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msxpp/xSltRst_n (FF)
  Destination:          msxpp/HardRst_cnt_2 (FF)
  Requirement:          0.001ns
  Data Path Delay:      0.532ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.785 - 0.708)
  Source Clock:         msxpp/memclk rising at 285786.667ns
  Destination Clock:    sysclk rising at 285786.666ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: msxpp/xSltRst_n to msxpp/HardRst_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y22.AQ      Tcko                  0.234   msxpp/xSltRst_n
                                                       msxpp/xSltRst_n
    SLICE_X30Y23.SR      net (fanout=2)        0.270   msxpp/xSltRst_n
    SLICE_X30Y23.CLK     Tcksr       (-Th)    -0.028   msxpp/HardRst_cnt<2>
                                                       msxpp/HardRst_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.262ns logic, 0.270ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point msxpp/HardRst_cnt_1 (SLICE_X30Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msxpp/xSltRst_n (FF)
  Destination:          msxpp/HardRst_cnt_1 (FF)
  Requirement:          0.001ns
  Data Path Delay:      0.570ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.785 - 0.708)
  Source Clock:         msxpp/memclk rising at 285786.667ns
  Destination Clock:    sysclk rising at 285786.666ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: msxpp/xSltRst_n to msxpp/HardRst_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y22.AQ      Tcko                  0.234   msxpp/xSltRst_n
                                                       msxpp/xSltRst_n
    SLICE_X30Y23.SR      net (fanout=2)        0.270   msxpp/xSltRst_n
    SLICE_X30Y23.CLK     Tcksr       (-Th)    -0.066   msxpp/HardRst_cnt<2>
                                                       msxpp/HardRst_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (0.300ns logic, 0.270ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_msxpp_U00_clkout0 = PERIOD TIMEGRP "msxpp_U00_clkout0" TS_clk50 /
        0.428571429 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 43.096ns (period - min period limit)
  Period: 46.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: msxpp/U32/U1/op/u_sine_table_Mram_w_addr1[6]_GND_263_o_wide_mux_9_OUT1/CLKAWRCLK
  Logical resource: msxpp/U32/U1/op/u_sine_table_Mram_w_addr1[6]_GND_263_o_wide_mux_9_OUT1/CLKAWRCLK
  Location pin: RAMB8_X2Y24.CLKAWRCLK
  Clock network: sysclk
--------------------------------------------------------------------------------
Slack: 43.096ns (period - min period limit)
  Period: 46.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: msxpp/U32/U1/op/u_sine_table_Mram_w_addr1[6]_GND_263_o_wide_mux_9_OUT1/CLKBRDCLK
  Logical resource: msxpp/U32/U1/op/u_sine_table_Mram_w_addr1[6]_GND_263_o_wide_mux_9_OUT1/CLKBRDCLK
  Location pin: RAMB8_X2Y24.CLKBRDCLK
  Clock network: sysclk
--------------------------------------------------------------------------------
Slack: 43.096ns (period - min period limit)
  Period: 46.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: msxpp/U07/u_mem/Mram_blkram/CLKAWRCLK
  Logical resource: msxpp/U07/u_mem/Mram_blkram/CLKAWRCLK
  Location pin: RAMB8_X2Y6.CLKAWRCLK
  Clock network: sysclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_msxppU06ff_led_kana_lock_LDC = MAXDELAY TO TIMEGRP     
    "TO_msxppU06ff_led_kana_lock_LDC" TS_msxpp_U00_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.844ns.
--------------------------------------------------------------------------------

Paths for end point msxpp/U06/ff_led_kana_lock_LDC (SLICE_X11Y11.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    38.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/reset (FF)
  Destination:          msxpp/U06/ff_led_kana_lock_LDC (LATCH)
  Requirement:          46.666ns
  Data Path Delay:      7.844ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         msxpp/memclk rising at 0.000ns
  Destination Clock:    msxpp/U06/reset_Kana_AND_1197_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/reset to msxpp/U06/ff_led_kana_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.476   msxpp/reset
                                                       msxpp/reset
    SLICE_X15Y11.A5      net (fanout=977)      6.003   msxpp/reset
    SLICE_X15Y11.A       Tilo                  0.259   msxpp/U01/u0/IR_6_4
                                                       msxpp/U06/reset_Kana_AND_1198_o1
    SLICE_X11Y11.SR      net (fanout=2)        0.826   msxpp/U06/reset_Kana_AND_1198_o
    SLICE_X11Y11.CLK     Trck                  0.280   msxpp/U06/ff_led_kana_lock_LDC
                                                       msxpp/U06/ff_led_kana_lock_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.844ns (1.015ns logic, 6.829ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    43.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/U30/kana (FF)
  Destination:          msxpp/U06/ff_led_kana_lock_LDC (LATCH)
  Requirement:          46.666ns
  Data Path Delay:      2.740ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    msxpp/U06/reset_Kana_AND_1197_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/U30/kana to msxpp/U06/ff_led_kana_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y13.AQ      Tcko                  0.430   msxpp/U30/kana
                                                       msxpp/U30/kana
    SLICE_X15Y11.A3      net (fanout=5)        0.945   msxpp/U30/kana
    SLICE_X15Y11.A       Tilo                  0.259   msxpp/U01/u0/IR_6_4
                                                       msxpp/U06/reset_Kana_AND_1198_o1
    SLICE_X11Y11.SR      net (fanout=2)        0.826   msxpp/U06/reset_Kana_AND_1198_o
    SLICE_X11Y11.CLK     Trck                  0.280   msxpp/U06/ff_led_kana_lock_LDC
                                                       msxpp/U06/ff_led_kana_lock_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (0.969ns logic, 1.771ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point msxpp/U06/ff_led_kana_lock_LDC (SLICE_X11Y11.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  39.203ns (requirement - data path)
  Source:               msxpp/reset (FF)
  Destination:          msxpp/U06/ff_led_kana_lock_LDC (LATCH)
  Requirement:          46.666ns
  Data Path Delay:      7.463ns (Levels of Logic = 1)
  Source Clock:         msxpp/memclk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/reset to msxpp/U06/ff_led_kana_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.476   msxpp/reset
                                                       msxpp/reset
    SLICE_X15Y11.A5      net (fanout=977)      6.003   msxpp/reset
    SLICE_X15Y11.AMUX    Tilo                  0.337   msxpp/U01/u0/IR_6_4
                                                       msxpp/U06/reset_Kana_AND_1197_o1
    SLICE_X11Y11.CLK     net (fanout=2)        0.647   msxpp/U06/reset_Kana_AND_1197_o
    -------------------------------------------------  ---------------------------
    Total                                      7.463ns (0.813ns logic, 6.650ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  44.307ns (requirement - data path)
  Source:               msxpp/U30/kana (FF)
  Destination:          msxpp/U06/ff_led_kana_lock_LDC (LATCH)
  Requirement:          46.666ns
  Data Path Delay:      2.359ns (Levels of Logic = 1)
  Source Clock:         sysclk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/U30/kana to msxpp/U06/ff_led_kana_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y13.AQ      Tcko                  0.430   msxpp/U30/kana
                                                       msxpp/U30/kana
    SLICE_X15Y11.A3      net (fanout=5)        0.945   msxpp/U30/kana
    SLICE_X15Y11.AMUX    Tilo                  0.337   msxpp/U01/u0/IR_6_4
                                                       msxpp/U06/reset_Kana_AND_1197_o1
    SLICE_X11Y11.CLK     net (fanout=2)        0.647   msxpp/U06/reset_Kana_AND_1197_o
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (0.767ns logic, 1.592ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_msxppU06ff_led_kana_lock_LDC = MAXDELAY TO TIMEGRP         "TO_msxppU06ff_led_kana_lock_LDC" TS_msxpp_U00_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point msxpp/U06/ff_led_kana_lock_LDC (SLICE_X11Y11.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msxpp/U30/kana (FF)
  Destination:          msxpp/U06/ff_led_kana_lock_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.441ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    msxpp/U06/reset_Kana_AND_1197_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msxpp/U30/kana to msxpp/U06/ff_led_kana_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y13.AQ      Tcko                  0.198   msxpp/U30/kana
                                                       msxpp/U30/kana
    SLICE_X15Y11.A3      net (fanout=5)        0.530   msxpp/U30/kana
    SLICE_X15Y11.A       Tilo                  0.156   msxpp/U01/u0/IR_6_4
                                                       msxpp/U06/reset_Kana_AND_1198_o1
    SLICE_X11Y11.SR      net (fanout=2)        0.402   msxpp/U06/reset_Kana_AND_1198_o
    SLICE_X11Y11.CLK     Tremck      (-Th)    -0.155   msxpp/U06/ff_led_kana_lock_LDC
                                                       msxpp/U06/ff_led_kana_lock_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.509ns logic, 0.932ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msxpp/reset (FF)
  Destination:          msxpp/U06/ff_led_kana_lock_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.574ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         msxpp/memclk rising at 0.000ns
  Destination Clock:    msxpp/U06/reset_Kana_AND_1197_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msxpp/reset to msxpp/U06/ff_led_kana_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.200   msxpp/reset
                                                       msxpp/reset
    SLICE_X15Y11.A5      net (fanout=977)      3.661   msxpp/reset
    SLICE_X15Y11.A       Tilo                  0.156   msxpp/U01/u0/IR_6_4
                                                       msxpp/U06/reset_Kana_AND_1198_o1
    SLICE_X11Y11.SR      net (fanout=2)        0.402   msxpp/U06/reset_Kana_AND_1198_o
    SLICE_X11Y11.CLK     Tremck      (-Th)    -0.155   msxpp/U06/ff_led_kana_lock_LDC
                                                       msxpp/U06/ff_led_kana_lock_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (0.511ns logic, 4.063ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

Paths for end point msxpp/U06/ff_led_kana_lock_LDC (SLICE_X11Y11.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.242ns (data path)
  Source:               msxpp/U30/kana (FF)
  Destination:          msxpp/U06/ff_led_kana_lock_LDC (LATCH)
  Data Path Delay:      1.242ns (Levels of Logic = 1)
  Source Clock:         sysclk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: msxpp/U30/kana to msxpp/U06/ff_led_kana_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y13.AQ      Tcko                  0.198   msxpp/U30/kana
                                                       msxpp/U30/kana
    SLICE_X15Y11.A3      net (fanout=5)        0.530   msxpp/U30/kana
    SLICE_X15Y11.AMUX    Tilo                  0.203   msxpp/U01/u0/IR_6_4
                                                       msxpp/U06/reset_Kana_AND_1197_o1
    SLICE_X11Y11.CLK     net (fanout=2)        0.311   msxpp/U06/reset_Kana_AND_1197_o
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.401ns logic, 0.841ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------

Paths for end point msxpp/U06/ff_led_kana_lock_LDC (SLICE_X11Y11.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.375ns (data path)
  Source:               msxpp/reset (FF)
  Destination:          msxpp/U06/ff_led_kana_lock_LDC (LATCH)
  Data Path Delay:      4.375ns (Levels of Logic = 1)
  Source Clock:         msxpp/memclk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: msxpp/reset to msxpp/U06/ff_led_kana_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.200   msxpp/reset
                                                       msxpp/reset
    SLICE_X15Y11.A5      net (fanout=977)      3.661   msxpp/reset
    SLICE_X15Y11.AMUX    Tilo                  0.203   msxpp/U01/u0/IR_6_4
                                                       msxpp/U06/reset_Kana_AND_1197_o1
    SLICE_X11Y11.CLK     net (fanout=2)        0.311   msxpp/U06/reset_Kana_AND_1197_o
    -------------------------------------------------  ---------------------------
    Total                                      4.375ns (0.403ns logic, 3.972ns route)
                                                       (9.2% logic, 90.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_msxppU06ff_led_scroll_lock_LDC = MAXDELAY TO TIMEGRP   
      "TO_msxppU06ff_led_scroll_lock_LDC" TS_msxpp_U00_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.983ns.
--------------------------------------------------------------------------------

Paths for end point msxpp/U06/ff_led_scroll_lock_LDC (SLICE_X6Y14.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  38.683ns (requirement - data path)
  Source:               msxpp/reset (FF)
  Destination:          msxpp/U06/ff_led_scroll_lock_LDC (LATCH)
  Requirement:          46.666ns
  Data Path Delay:      7.983ns (Levels of Logic = 1)
  Source Clock:         msxpp/memclk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/reset to msxpp/U06/ff_led_scroll_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.476   msxpp/reset
                                                       msxpp/reset
    SLICE_X7Y14.A5       net (fanout=977)      6.018   msxpp/reset
    SLICE_X7Y14.AMUX     Tilo                  0.337   msxpp/U06/ff_led_scroll_lock_C
                                                       msxpp/U06/reset_CmtScro_AND_1199_o1
    SLICE_X6Y14.CLK      net (fanout=2)        1.152   msxpp/U06/reset_CmtScro_AND_1199_o
    -------------------------------------------------  ---------------------------
    Total                                      7.983ns (0.813ns logic, 7.170ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  43.385ns (requirement - data path)
  Source:               msxpp/CmtScro (FF)
  Destination:          msxpp/U06/ff_led_scroll_lock_LDC (LATCH)
  Requirement:          46.666ns
  Data Path Delay:      3.281ns (Levels of Logic = 1)
  Source Clock:         sysclk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/CmtScro to msxpp/U06/ff_led_scroll_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.476   msxpp/CmtScro
                                                       msxpp/CmtScro
    SLICE_X7Y14.A4       net (fanout=9)        1.316   msxpp/CmtScro
    SLICE_X7Y14.AMUX     Tilo                  0.337   msxpp/U06/ff_led_scroll_lock_C
                                                       msxpp/U06/reset_CmtScro_AND_1199_o1
    SLICE_X6Y14.CLK      net (fanout=2)        1.152   msxpp/U06/reset_CmtScro_AND_1199_o
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (0.813ns logic, 2.468ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point msxpp/U06/ff_led_scroll_lock_LDC (SLICE_X6Y14.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    38.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/reset (FF)
  Destination:          msxpp/U06/ff_led_scroll_lock_LDC (LATCH)
  Requirement:          46.666ns
  Data Path Delay:      7.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         msxpp/memclk rising at 0.000ns
  Destination Clock:    msxpp/U06/reset_CmtScro_AND_1199_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/reset to msxpp/U06/ff_led_scroll_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.476   msxpp/reset
                                                       msxpp/reset
    SLICE_X7Y14.A5       net (fanout=977)      6.018   msxpp/reset
    SLICE_X7Y14.A        Tilo                  0.259   msxpp/U06/ff_led_scroll_lock_C
                                                       msxpp/U06/reset_CmtScro_AND_1200_o1
    SLICE_X6Y14.SR       net (fanout=2)        0.931   msxpp/U06/reset_CmtScro_AND_1200_o
    SLICE_X6Y14.CLK      Trck                  0.202   msxpp/U06/ff_led_scroll_lock_LDC
                                                       msxpp/U06/ff_led_scroll_lock_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.886ns (0.937ns logic, 6.949ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    43.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/CmtScro (FF)
  Destination:          msxpp/U06/ff_led_scroll_lock_LDC (LATCH)
  Requirement:          46.666ns
  Data Path Delay:      3.184ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    msxpp/U06/reset_CmtScro_AND_1199_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/CmtScro to msxpp/U06/ff_led_scroll_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.476   msxpp/CmtScro
                                                       msxpp/CmtScro
    SLICE_X7Y14.A4       net (fanout=9)        1.316   msxpp/CmtScro
    SLICE_X7Y14.A        Tilo                  0.259   msxpp/U06/ff_led_scroll_lock_C
                                                       msxpp/U06/reset_CmtScro_AND_1200_o1
    SLICE_X6Y14.SR       net (fanout=2)        0.931   msxpp/U06/reset_CmtScro_AND_1200_o
    SLICE_X6Y14.CLK      Trck                  0.202   msxpp/U06/ff_led_scroll_lock_LDC
                                                       msxpp/U06/ff_led_scroll_lock_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (0.937ns logic, 2.247ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_msxppU06ff_led_scroll_lock_LDC = MAXDELAY TO TIMEGRP         "TO_msxppU06ff_led_scroll_lock_LDC" TS_msxpp_U00_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point msxpp/U06/ff_led_scroll_lock_LDC (SLICE_X6Y14.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msxpp/CmtScro (FF)
  Destination:          msxpp/U06/ff_led_scroll_lock_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.555ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    msxpp/U06/reset_CmtScro_AND_1199_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msxpp/CmtScro to msxpp/U06/ff_led_scroll_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.200   msxpp/CmtScro
                                                       msxpp/CmtScro
    SLICE_X7Y14.A4       net (fanout=9)        0.679   msxpp/CmtScro
    SLICE_X7Y14.A        Tilo                  0.156   msxpp/U06/ff_led_scroll_lock_C
                                                       msxpp/U06/reset_CmtScro_AND_1200_o1
    SLICE_X6Y14.SR       net (fanout=2)        0.435   msxpp/U06/reset_CmtScro_AND_1200_o
    SLICE_X6Y14.CLK      Tremck      (-Th)    -0.085   msxpp/U06/ff_led_scroll_lock_LDC
                                                       msxpp/U06/ff_led_scroll_lock_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.441ns logic, 1.114ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msxpp/reset (FF)
  Destination:          msxpp/U06/ff_led_scroll_lock_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.552ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         msxpp/memclk rising at 0.000ns
  Destination Clock:    msxpp/U06/reset_CmtScro_AND_1199_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msxpp/reset to msxpp/U06/ff_led_scroll_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.200   msxpp/reset
                                                       msxpp/reset
    SLICE_X7Y14.A5       net (fanout=977)      3.676   msxpp/reset
    SLICE_X7Y14.A        Tilo                  0.156   msxpp/U06/ff_led_scroll_lock_C
                                                       msxpp/U06/reset_CmtScro_AND_1200_o1
    SLICE_X6Y14.SR       net (fanout=2)        0.435   msxpp/U06/reset_CmtScro_AND_1200_o
    SLICE_X6Y14.CLK      Tremck      (-Th)    -0.085   msxpp/U06/ff_led_scroll_lock_LDC
                                                       msxpp/U06/ff_led_scroll_lock_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.552ns (0.441ns logic, 4.111ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

Paths for end point msxpp/U06/ff_led_scroll_lock_LDC (SLICE_X6Y14.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.659ns (data path)
  Source:               msxpp/CmtScro (FF)
  Destination:          msxpp/U06/ff_led_scroll_lock_LDC (LATCH)
  Data Path Delay:      1.659ns (Levels of Logic = 1)
  Source Clock:         sysclk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: msxpp/CmtScro to msxpp/U06/ff_led_scroll_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.DQ      Tcko                  0.200   msxpp/CmtScro
                                                       msxpp/CmtScro
    SLICE_X7Y14.A4       net (fanout=9)        0.679   msxpp/CmtScro
    SLICE_X7Y14.AMUX     Tilo                  0.203   msxpp/U06/ff_led_scroll_lock_C
                                                       msxpp/U06/reset_CmtScro_AND_1199_o1
    SLICE_X6Y14.CLK      net (fanout=2)        0.577   msxpp/U06/reset_CmtScro_AND_1199_o
    -------------------------------------------------  ---------------------------
    Total                                      1.659ns (0.403ns logic, 1.256ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point msxpp/U06/ff_led_scroll_lock_LDC (SLICE_X6Y14.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.656ns (data path)
  Source:               msxpp/reset (FF)
  Destination:          msxpp/U06/ff_led_scroll_lock_LDC (LATCH)
  Data Path Delay:      4.656ns (Levels of Logic = 1)
  Source Clock:         msxpp/memclk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: msxpp/reset to msxpp/U06/ff_led_scroll_lock_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.200   msxpp/reset
                                                       msxpp/reset
    SLICE_X7Y14.A5       net (fanout=977)      3.676   msxpp/reset
    SLICE_X7Y14.AMUX     Tilo                  0.203   msxpp/U06/ff_led_scroll_lock_C
                                                       msxpp/U06/reset_CmtScro_AND_1199_o1
    SLICE_X6Y14.CLK      net (fanout=2)        0.577   msxpp/U06/reset_CmtScro_AND_1199_o
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (0.403ns logic, 4.253ns route)
                                                       (8.7% logic, 91.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_msxppU20U_VDP_REGISTERREG_R9_PAL_MODE_LDC = MAXDELAY 
TO TIMEGRP         "TO_msxppU20U_VDP_REGISTERREG_R9_PAL_MODE_LDC" 
TS_msxpp_U00_clkout0         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.325ns.
--------------------------------------------------------------------------------

Paths for end point msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC (SLICE_X4Y20.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    38.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/reset (FF)
  Destination:          msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC (LATCH)
  Requirement:          46.666ns
  Data Path Delay:      8.325ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         msxpp/memclk rising at 0.000ns
  Destination Clock:    msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1518_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/reset to msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.476   msxpp/reset
                                                       msxpp/reset
    SLICE_X5Y20.A5       net (fanout=977)      6.140   msxpp/reset
    SLICE_X5Y20.A        Tilo                  0.259   msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_P
                                                       msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1519_o1
    SLICE_X4Y20.SR       net (fanout=2)        1.245   msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1519_o
    SLICE_X4Y20.CLK      Trck                  0.205   msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
                                                       msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.325ns (0.940ns logic, 7.385ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    43.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               msxpp/U35/forced_v_mode (FF)
  Destination:          msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC (LATCH)
  Requirement:          46.666ns
  Data Path Delay:      3.334ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1518_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/U35/forced_v_mode to msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.476   msxpp/U35/forced_v_mode
                                                       msxpp/U35/forced_v_mode
    SLICE_X5Y20.A4       net (fanout=15)       1.149   msxpp/U35/forced_v_mode
    SLICE_X5Y20.A        Tilo                  0.259   msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_P
                                                       msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1519_o1
    SLICE_X4Y20.SR       net (fanout=2)        1.245   msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1519_o
    SLICE_X4Y20.CLK      Trck                  0.205   msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
                                                       msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.334ns (0.940ns logic, 2.394ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC (SLICE_X4Y20.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  39.342ns (requirement - data path)
  Source:               msxpp/reset (FF)
  Destination:          msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC (LATCH)
  Requirement:          46.666ns
  Data Path Delay:      7.324ns (Levels of Logic = 1)
  Source Clock:         msxpp/memclk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/reset to msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.476   msxpp/reset
                                                       msxpp/reset
    SLICE_X5Y20.A5       net (fanout=977)      6.140   msxpp/reset
    SLICE_X5Y20.AMUX     Tilo                  0.337   msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_P
                                                       msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1518_o1
    SLICE_X4Y20.CLK      net (fanout=2)        0.371   msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1518_o
    -------------------------------------------------  ---------------------------
    Total                                      7.324ns (0.813ns logic, 6.511ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  44.333ns (requirement - data path)
  Source:               msxpp/U35/forced_v_mode (FF)
  Destination:          msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC (LATCH)
  Requirement:          46.666ns
  Data Path Delay:      2.333ns (Levels of Logic = 1)
  Source Clock:         sysclk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: msxpp/U35/forced_v_mode to msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.476   msxpp/U35/forced_v_mode
                                                       msxpp/U35/forced_v_mode
    SLICE_X5Y20.A4       net (fanout=15)       1.149   msxpp/U35/forced_v_mode
    SLICE_X5Y20.AMUX     Tilo                  0.337   msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_P
                                                       msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1518_o1
    SLICE_X4Y20.CLK      net (fanout=2)        0.371   msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1518_o
    -------------------------------------------------  ---------------------------
    Total                                      2.333ns (0.813ns logic, 1.520ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_msxppU20U_VDP_REGISTERREG_R9_PAL_MODE_LDC = MAXDELAY TO TIMEGRP         "TO_msxppU20U_VDP_REGISTERREG_R9_PAL_MODE_LDC" TS_msxpp_U00_clkout0         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC (SLICE_X4Y20.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msxpp/U35/forced_v_mode (FF)
  Destination:          msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.811ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1518_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msxpp/U35/forced_v_mode to msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.200   msxpp/U35/forced_v_mode
                                                       msxpp/U35/forced_v_mode
    SLICE_X5Y20.A4       net (fanout=15)       0.599   msxpp/U35/forced_v_mode
    SLICE_X5Y20.A        Tilo                  0.156   msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_P
                                                       msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1519_o1
    SLICE_X4Y20.SR       net (fanout=2)        0.749   msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1519_o
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.107   msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
                                                       msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.811ns (0.463ns logic, 1.348ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.958ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msxpp/reset (FF)
  Destination:          msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.958ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         msxpp/memclk rising at 0.000ns
  Destination Clock:    msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1518_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msxpp/reset to msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.200   msxpp/reset
                                                       msxpp/reset
    SLICE_X5Y20.A5       net (fanout=977)      3.746   msxpp/reset
    SLICE_X5Y20.A        Tilo                  0.156   msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_P
                                                       msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1519_o1
    SLICE_X4Y20.SR       net (fanout=2)        0.749   msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1519_o
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.107   msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
                                                       msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.958ns (0.463ns logic, 4.495ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

Paths for end point msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC (SLICE_X4Y20.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.162ns (data path)
  Source:               msxpp/U35/forced_v_mode (FF)
  Destination:          msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC (LATCH)
  Data Path Delay:      1.162ns (Levels of Logic = 1)
  Source Clock:         sysclk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: msxpp/U35/forced_v_mode to msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.200   msxpp/U35/forced_v_mode
                                                       msxpp/U35/forced_v_mode
    SLICE_X5Y20.A4       net (fanout=15)       0.599   msxpp/U35/forced_v_mode
    SLICE_X5Y20.AMUX     Tilo                  0.203   msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_P
                                                       msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1518_o1
    SLICE_X4Y20.CLK      net (fanout=2)        0.160   msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1518_o
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.403ns logic, 0.759ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

Paths for end point msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC (SLICE_X4Y20.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.309ns (data path)
  Source:               msxpp/reset (FF)
  Destination:          msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC (LATCH)
  Data Path Delay:      4.309ns (Levels of Logic = 1)
  Source Clock:         msxpp/memclk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: msxpp/reset to msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.AQ      Tcko                  0.200   msxpp/reset
                                                       msxpp/reset
    SLICE_X5Y20.A5       net (fanout=977)      3.746   msxpp/reset
    SLICE_X5Y20.AMUX     Tilo                  0.203   msxpp/U20/U_VDP_REGISTER/REG_R9_PAL_MODE_P
                                                       msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1518_o1
    SLICE_X4Y20.CLK      net (fanout=2)        0.160   msxpp/U20/U_VDP_REGISTER/RESET_FORCED_V_MODE_AND_1518_o
    -------------------------------------------------  ---------------------------
    Total                                      4.309ns (0.403ns logic, 3.906ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk50                       |     20.000ns|      5.000ns| 179889.723ns|            0|          172|            0|     24951435|
| TS_msxpp_U00_clkout1          |     11.667ns| 104935.672ns|          N/A|          172|            0|        11160|            0|
| TS_msxpp_U00_clkout0          |     46.667ns|     46.037ns|      8.325ns|            0|            0|     24940263|           12|
|  TS_TO_msxppU06ff_led_kana_loc|     46.667ns|      7.844ns|          N/A|            0|            0|            4|            0|
|  k_LDC                        |             |             |             |             |             |             |             |
|  TS_TO_msxppU06ff_led_scroll_l|     46.667ns|      7.983ns|          N/A|            0|            0|            4|            0|
|  ock_LDC                      |             |             |             |             |             |             |             |
|  TS_TO_msxppU20U_VDP_REGISTERR|     46.667ns|      8.325ns|          N/A|            0|            0|            4|            0|
|  EG_R9_PAL_MODE_LDC           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock_50_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50_i     |   18.344|    7.242|    7.112|    2.738|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 172  Score: 777812  (Setup/Max: 777812, Hold: 0)

Constraints cover 24951435 paths, 0 nets, and 51910 connections

Design statistics:
   Minimum period: 104935.672ns{1}   (Maximum frequency:   0.010MHz)
   Maximum path delay from/to any node:   8.325ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul  2 18:37:05 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 622 MB



