[1;31mRISSIM> === Interactive RISC-V Simulator ===
RISC Sim> Cache simulation enabled with configuration from Test/CacheSimulator\write_hit_wb_lru\config
RISC Sim> Loading program...
Loaded program from Test/CacheSimulator\write_hit_wb_lru\test.asm
RISC Sim> Cache Simulation Status: Enabled
Cache Size: 1024
Block Size: 16
Associativity: 2
Replacement Policy: LRU
Write Back Policy: WB
RISC Sim> Executed: lui t0, 0x1000 (line: 4) ; PC =  hex: 0x000000
RISC Sim> Executed: lw  t1, 0(t0) (line: 5) ; PC =  hex: 0x000004
Executed: addi t2, zero, 42 (line: 6) ; PC =  hex: 0x000008
Executed: sw  t2, 0(t0) (line: 7) ; PC =  hex: 0x00000c
Executed: lui t3, 0x1000 (line: 10) ; PC =  hex: 0x000010
Executed: addi t3, t3, 16 (line: 11) ; PC =  hex: 0x000014
Executed: lw  t4, 0(t3) (line: 12) ; PC =  hex: 0x000018
Executed: lw  t5, 0(t0) (line: 15) ; PC =  hex: 0x00001c
Executed: lui t6, 0x1000 (line: 18) ; PC =  hex: 0x000020
Executed: addi t6, t6, 32 (line: 19) ; PC =  hex: 0x000024
Executed: sw  t2, 0(t6) (line: 20) ; PC =  hex: 0x000028
Program completed (possibly reached end of program).
Program: test
D-cache statistics:   Accesses: 5   Hits: 2   Misses: 3   Hit Rate: 40%
RISC Sim> Set[0]:
  Index: 0x00 | Tag: 0x00008000 | Dirty | Data: [2a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00]
Set[1]:
  Index: 0x01 | Tag: 0x00008000 | Clean | Data: [00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00]
Set[2]:
  Index: 0x02 | Tag: 0x00008000 | Dirty | Data: [2a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00]
RISC Sim> Cache state dumped to cache_dump
RISC Sim> Cache simulation disabled.
RISC Sim> Cache simulation is not enabled to get simulation statistics.
RISC Sim> Exiting simulator...
[0m
=== Log File ===
R: Address: 0x1000000, Set: 0x0, Tag: 0x8000, Clean, Miss, Replacing block in set using INVALID_BLOCK
R: Address: 0x1000000, Set: 0x0, Tag: 0x8000, Clean, Miss, Read Allocated Block (WB or WT)
W: Address: 0x1000000, Set: 0x0, Tag: 0x8000, Dirty, Hit, WB
R: Address: 0x1000010, Set: 0x1, Tag: 0x8000, Clean, Miss, Replacing block in set using INVALID_BLOCK
R: Address: 0x1000010, Set: 0x1, Tag: 0x8000, Clean, Miss, Read Allocated Block (WB or WT)
R: Address: 0x1000000, Set: 0x0, Tag: 0x8000, Dirty, Hit
W: Address: 0x1000020, Set: 0x2, Tag: 0x8000, Dirty, Miss, Replacing block in set using INVALID_BLOCK
W: Address: 0x1000020, Set: 0x2, Tag: 0x8000, Dirty, Miss, WB Write-back with Allocation

=== Cache Dump ===
Set[0]:
  Index: 0x00 | Tag: 0x00008000 | Dirty | Data: [2a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00]
Set[1]:
  Index: 0x01 | Tag: 0x00008000 | Clean | Data: [00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00]
Set[2]:
  Index: 0x02 | Tag: 0x00008000 | Dirty | Data: [2a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00]
