# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
@(R)->ALU_CLK(R)	19.473   15.664/*        0.328/*         ALU/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	19.473   15.665/*        0.328/*         ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	19.473   15.665/*        0.328/*         ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	19.476   15.666/*        0.328/*         ALU/\ALU_OUT_reg[0] /RN    1
@(R)->ALU_CLK(R)	19.474   15.666/*        0.328/*         ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	19.475   15.666/*        0.328/*         ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	19.476   15.666/*        0.328/*         ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	19.475   15.666/*        0.328/*         ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	19.476   15.666/*        0.328/*         ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	19.475   15.666/*        0.328/*         ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	19.475   15.666/*        0.328/*         ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	19.475   15.666/*        0.328/*         ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	19.476   15.666/*        0.328/*         ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	19.476   15.666/*        0.328/*         ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	19.476   15.667/*        0.328/*         ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	19.475   15.667/*        0.328/*         ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	19.474   15.667/*        0.328/*         ALU/\ALU_OUT_reg[13] /RN    1
ALU_CLK(R)->ALU_CLK(R)	19.327   */18.826        */0.476         ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.327   */18.827        */0.476         ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.327   */18.828        */0.476         ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.326   */18.828        */0.476         ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.326   */18.829        */0.476         ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.328   */18.830        */0.476         ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.327   */18.832        */0.476         ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.325   */18.832        */0.476         ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.328   */18.832        */0.476         ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.328   */18.833        */0.476         ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.327   */18.833        */0.475         ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.328   */18.835        */0.475         ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.328   */18.837        */0.475         ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.326   */18.838        */0.475         ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.329   */18.840        */0.474         ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.327   */18.843        */0.474         ALU/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.355/*        20.000/*        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.455/*        20.000/*        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.546/*        20.000/*        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.634/*        20.000/*        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  78.359/*        0.568/*         Reg_file/\REG_reg[0][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  78.361/*        0.568/*         Reg_file/\REG_reg[10][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.654  78.362/*        0.567/*         Reg_file/\REG_reg[9][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.655  78.363/*        0.567/*         Reg_file/\REG_reg[9][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.656  78.365/*        0.567/*         Reg_file/\REG_reg[8][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.658  78.365/*        0.567/*         Reg_file/\REG_reg[9][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  78.365/*        0.567/*         Reg_file/\REG_reg[0][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.659  78.365/*        0.567/*         Reg_file/\REG_reg[11][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.659  78.365/*        0.567/*         Reg_file/\REG_reg[0][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.659  78.365/*        0.567/*         Reg_file/\REG_reg[8][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  78.365/*        0.567/*         Reg_file/\REG_reg[0][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  78.366/*        0.567/*         Reg_file/\REG_reg[8][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  78.366/*        0.567/*         Reg_file/\REG_reg[11][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  78.366/*        0.567/*         Reg_file/\REG_reg[11][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  78.367/*        0.567/*         Reg_file/\REG_reg[8][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  78.367/*        0.567/*         Reg_file/\REG_reg[0][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  78.367/*        0.567/*         Reg_file/\REG_reg[0][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  78.367/*        0.567/*         Reg_file/\REG_reg[7][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.659  78.367/*        0.567/*         Reg_file/\REG_reg[10][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  78.367/*        0.567/*         Reg_file/\REG_reg[4][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.658  78.368/*        0.567/*         Reg_file/\REG_reg[9][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.658  78.368/*        0.567/*         Reg_file/\REG_reg[11][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.657  78.370/*        0.567/*         Reg_file/\REG_reg[4][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.657  78.370/*        0.567/*         Reg_file/\REG_reg[7][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.656  78.370/*        0.567/*         Reg_file/\REG_reg[6][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.657  78.370/*        0.567/*         Reg_file/\REG_reg[5][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.657  78.370/*        0.567/*         Reg_file/\REG_reg[5][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.657  78.370/*        0.567/*         Reg_file/\REG_reg[5][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.651  78.371/*        0.568/*         Reg_file/\REG_reg[9][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  78.371/*        0.567/*         Reg_file/\REG_reg[10][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  78.374/*        0.567/*         Reg_file/\REG_reg[8][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.656  78.374/*        0.567/*         Reg_file/\REG_reg[8][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  78.374/*        0.567/*         Reg_file/\REG_reg[4][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  78.374/*        0.567/*         Reg_file/\REG_reg[6][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  78.374/*        0.567/*         Reg_file/\REG_reg[7][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  78.374/*        0.567/*         Reg_file/\REG_reg[6][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  78.374/*        0.567/*         Reg_file/\REG_reg[4][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  78.375/*        0.567/*         Reg_file/\REG_reg[6][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.659  78.376/*        0.567/*         Reg_file/\REG_reg[11][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.659  78.378/*        0.567/*         Reg_file/\REG_reg[10][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.757   78.607/*        0.557/*         CLK_DIV_2/div_clk_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	99.770   */78.614        */0.544         CLK_DIV_1/div_clk_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.641  78.892/*        0.570/*         Reg_file/\REG_reg[10][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.634  78.892/*        0.571/*         Reg_file/\REG_reg[2][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.642  78.893/*        0.570/*         Reg_file/\REG_reg[11][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  78.895/*        0.570/*         Reg_file/\REG_reg[5][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.640  78.898/*        0.570/*         Reg_file/\REG_reg[11][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.641  78.898/*        0.570/*         Reg_file/\REG_reg[9][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  78.899/*        0.570/*         Reg_file/\REG_reg[6][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.642  78.900/*        0.570/*         Reg_file/\REG_reg[1][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  78.902/*        0.569/*         Reg_file/\REG_reg[7][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.644  78.902/*        0.570/*         Reg_file/\REG_reg[1][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.651  78.902/*        0.569/*         Reg_file/\REG_reg[5][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.644  78.902/*        0.570/*         Reg_file/\REG_reg[0][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.651  78.902/*        0.569/*         Reg_file/\REG_reg[5][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.644  78.902/*        0.570/*         Reg_file/\REG_reg[1][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  78.903/*        0.570/*         Reg_file/\REG_reg[1][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  78.903/*        0.569/*         Reg_file/\REG_reg[4][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.651  78.904/*        0.569/*         Reg_file/\REG_reg[7][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  78.904/*        0.569/*         Reg_file/\REG_reg[4][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  78.904/*        0.569/*         Reg_file/\REG_reg[14][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  78.905/*        0.569/*         Reg_file/\REG_reg[14][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  78.905/*        0.570/*         Reg_file/\REG_reg[1][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  78.905/*        0.569/*         Reg_file/\REG_reg[4][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  78.906/*        0.569/*         Reg_file/\REG_reg[5][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  78.906/*        0.569/*         Reg_file/\REG_reg[6][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  78.906/*        0.569/*         Reg_file/\REG_reg[7][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  78.906/*        0.570/*         Reg_file/\REG_reg[9][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  78.907/*        0.570/*         Reg_file/\REG_reg[1][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  78.907/*        0.570/*         Reg_file/\REG_reg[1][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  78.908/*        0.570/*         Reg_file/\REG_reg[1][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  78.909/*        0.570/*         Reg_file/\REG_reg[10][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  78.909/*        0.570/*         Reg_file/\REG_reg[10][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  78.909/*        0.570/*         Reg_file/\REG_reg[8][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  78.909/*        0.570/*         Reg_file/\REG_reg[0][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.656  78.911/*        0.569/*         Reg_file/\REG_reg[7][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.655  78.911/*        0.569/*         Reg_file/\REG_reg[5][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.655  78.912/*        0.569/*         Reg_file/\REG_reg[11][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.654  78.913/*        0.569/*         Reg_file/\REG_reg[7][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.654  78.913/*        0.569/*         Reg_file/\REG_reg[6][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  78.915/*        0.570/*         Reg_file/\REG_reg[10][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.655  78.915/*        0.569/*         Reg_file/\REG_reg[8][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.657  78.919/*        0.569/*         Reg_file/\REG_reg[9][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.608  78.962/*        0.613/*         FIFO/DUT4/\MEM_reg[6][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.608  78.962/*        0.613/*         FIFO/DUT4/\MEM_reg[7][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.609  78.962/*        0.613/*         FIFO/DUT4/\MEM_reg[5][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.609  78.962/*        0.613/*         FIFO/DUT4/\MEM_reg[6][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.615  78.976/*        0.620/*         UART_RX/DUT0/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.001/*        0.589/*         UART_RX/DUT6/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.001/*        0.589/*         UART_RX/DUT6/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  79.003/*        0.589/*         UART_RX/DUT2/sample_1_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.003/*        0.589/*         UART_RX/DUT5/stp_error_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.004/*        0.589/*         UART_RX/DUT4/str_glitch_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  79.004/*        0.589/*         UART_RX/DUT1/\edge_count_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  79.005/*        0.586/*         UART_RX/DUT3/par_error_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.006/*        0.589/*         UART_RX/DUT0/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.654  79.007/*        0.609/*         UART_TX/DUT3/TX_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.655  79.009/*        0.613/*         UART_TX/DUT0/\REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  79.011/*        0.589/*         UART_RX/DUT1/\bit_count_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  79.013/*        0.589/*         UART_RX/DUT1/\bit_count_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  79.013/*        0.589/*         UART_RX/DUT1/\edge_count_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  79.013/*        0.589/*         UART_RX/DUT1/\bit_count_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  79.013/*        0.589/*         UART_RX/DUT1/\bit_count_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.655  79.017/*        0.613/*         UART_TX/DUT0/\REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  79.017/*        0.589/*         UART_RX/DUT1/\edge_count_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  79.019/*        0.589/*         UART_RX/DUT1/\edge_count_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  79.024/*        0.589/*         UART_RX/DUT1/\edge_count_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  79.035/*        0.593/*         CLK_DIV_1/\counter_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  79.035/*        0.593/*         CLK_DIV_1/\counter_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.683  79.036/*        0.581/*         UART_TX/DUT2/\REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.683  79.036/*        0.581/*         UART_TX/DUT2/\REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.684  79.038/*        0.581/*         UART_TX/DUT2/\REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.684  79.040/*        0.581/*         UART_TX/DUT2/\REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.685  79.040/*        0.581/*         UART_TX/DUT2/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.686  79.040/*        0.581/*         UART_TX/DUT0/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.685  79.043/*        0.581/*         UART_TX/DUT2/PAR_BIT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.687  79.048/*        0.581/*         UART_TX/DUT0/SER_DATA_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.688  79.049/*        0.581/*         UART_TX/DUT1/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.688  79.051/*        0.581/*         UART_TX/DUT1/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.600  79.413/*        0.610/*         SYS_CTRL/\ALU_OUT_REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  79.418/*        0.608/*         SYS_CTRL/\ADDRESS_REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.600  79.419/*        0.610/*         SYS_CTRL/\ALU_OUT_REG_reg[9] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.599  79.421/*        0.610/*         SYS_CTRL/\ALU_OUT_REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.601  79.428/*        0.609/*         SYS_CTRL/\ALU_OUT_REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.601  79.428/*        0.609/*         SYS_CTRL/\ALU_OUT_REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.601  79.429/*        0.609/*         SYS_CTRL/\ALU_OUT_REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.601  79.429/*        0.609/*         SYS_CTRL/\ALU_OUT_REG_reg[8] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.601  79.429/*        0.609/*         SYS_CTRL/\ALU_OUT_REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.601  79.429/*        0.609/*         SYS_CTRL/\ALU_OUT_REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.628  79.430/*        0.579/*         Reg_file/\REG_reg[3][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.638  79.430/*        0.578/*         Reg_file/\REG_reg[4][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.628  79.432/*        0.579/*         Reg_file/\REG_reg[3][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.628  79.433/*        0.579/*         Reg_file/\RD_DATA_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.643  79.437/*        0.577/*         Reg_file/\REG_reg[15][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.644  79.437/*        0.577/*         Reg_file/\REG_reg[12][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  79.438/*        0.577/*         Reg_file/\REG_reg[12][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  79.438/*        0.577/*         Reg_file/\REG_reg[6][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  79.438/*        0.577/*         Reg_file/\REG_reg[12][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  79.439/*        0.577/*         Reg_file/\REG_reg[15][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.440/*        0.577/*         Reg_file/\REG_reg[12][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.440/*        0.577/*         Reg_file/\REG_reg[13][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.441/*        0.577/*         Reg_file/\REG_reg[14][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.441/*        0.577/*         Reg_file/\REG_reg[12][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.441/*        0.577/*         Reg_file/\REG_reg[13][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.441/*        0.577/*         Reg_file/\REG_reg[13][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  79.443/*        0.577/*         Reg_file/\REG_reg[15][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.443/*        0.577/*         Reg_file/\REG_reg[12][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  79.443/*        0.577/*         Reg_file/\REG_reg[15][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.604  79.443/*        0.603/*         Reg_file/\REG_reg[2][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  79.443/*        0.577/*         Reg_file/\REG_reg[13][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  79.443/*        0.577/*         Reg_file/\REG_reg[12][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  79.443/*        0.577/*         Reg_file/\REG_reg[13][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.445/*        0.577/*         Reg_file/\REG_reg[15][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  79.445/*        0.607/*         SYS_CTRL/\ALU_OUT_REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  79.445/*        0.607/*         SYS_CTRL/\ALU_OUT_REG_reg[13] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.604  79.446/*        0.604/*         Reg_file/\REG_reg[2][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  79.446/*        0.607/*         SYS_CTRL/\ALU_OUT_REG_reg[10] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.446/*        0.577/*         Reg_file/\REG_reg[13][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  79.447/*        0.607/*         SYS_CTRL/\ALU_OUT_REG_reg[11] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  79.447/*        0.576/*         Reg_file/\REG_reg[14][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.630  79.447/*        0.579/*         Reg_file/\REG_reg[2][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.448/*        0.577/*         Reg_file/\REG_reg[3][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.631  79.448/*        0.579/*         Reg_file/\REG_reg[2][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  79.448/*        0.607/*         SYS_CTRL/\ALU_OUT_REG_reg[14] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  79.448/*        0.607/*         SYS_CTRL/\ALU_OUT_REG_reg[12] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.449/*        0.577/*         Reg_file/\REG_reg[13][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.449/*        0.577/*         Reg_file/\REG_reg[15][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.449/*        0.577/*         Reg_file/\REG_reg[13][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.449/*        0.577/*         Reg_file/\REG_reg[12][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.449/*        0.577/*         Reg_file/\REG_reg[14][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.450/*        0.577/*         Reg_file/\REG_reg[3][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  79.450/*        0.576/*         Reg_file/RD_DATA_VALID_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  79.451/*        0.576/*         Reg_file/\RD_DATA_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  79.452/*        0.576/*         Reg_file/\RD_DATA_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  79.452/*        0.575/*         Reg_file/\REG_reg[14][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.631  79.458/*        0.577/*         Reg_file/\RD_DATA_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.631  79.458/*        0.577/*         Reg_file/\RD_DATA_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  79.458/*        0.576/*         Reg_file/\RD_DATA_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  79.460/*        0.576/*         Reg_file/\RD_DATA_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  79.460/*        0.576/*         Reg_file/\RD_DATA_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.616  79.462/*        0.607/*         SYS_CTRL/\ADDRESS_REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.630  79.466/*        0.579/*         Reg_file/\REG_reg[2][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.629  79.468/*        0.579/*         Reg_file/\REG_reg[2][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.630  79.468/*        0.577/*         FIFO/DUT2/\WR_PTR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.630  79.468/*        0.577/*         FIFO/DUT2/\WR_PTR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.630  79.468/*        0.577/*         FIFO/DUT2/\WR_PTR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.630  79.469/*        0.577/*         FIFO/DUT2/\WR_PTR_binary_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.630  79.469/*        0.577/*         RST_SYNC_1/SYNC_RST_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.630  79.470/*        0.577/*         FIFO/DUT2/\WR_PTR_binary_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.638  79.471/*        0.577/*         Reg_file/\REG_reg[2][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.636  79.471/*        0.597/*         UART_RX/DUT6/\p_data_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.617  79.472/*        0.607/*         SYS_CTRL/\ADDRESS_REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  79.473/*        0.607/*         SYS_CTRL/\ADDRESS_REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.634  79.474/*        0.572/*         RST_SYNC_1/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.640  */79.475        */0.568         FIFO/DUT1/\SYNC_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.633  */79.479        */0.600         UART_RX/DUT6/\p_data_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.643  79.480/*        0.576/*         DATA_SYNC/\SYNC_BUS_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  79.480/*        0.575/*         SYS_CTRL/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  79.481/*        0.576/*         SYS_CTRL/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */79.482        */0.567         FIFO/DUT1/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */79.482        */0.567         FIFO/DUT1/\SYNC_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */79.482        */0.567         FIFO/DUT1/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */79.482        */0.567         FIFO/DUT1/\SYNC_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.664  */79.482        */0.605         UART_TX/DUT0/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */79.482        */0.588         UART_RX/DUT6/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */79.483        */0.567         FIFO/DUT1/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  */79.484        */0.567         DATA_SYNC/SYNC_BUS_EN_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.484/*        0.576/*         DATA_SYNC/\SYNC_BUS_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */79.484        */0.567         DATA_SYNC/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */79.485        */0.567         FIFO/DUT1/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */79.485        */0.567         FIFO/DUT2/\WR_ADDR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  79.485/*        0.576/*         DATA_SYNC/\SYNC_BUS_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.666  */79.485        */0.602         UART_TX/DUT0/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.666  */79.485        */0.602         UART_TX/DUT0/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.666  */79.485        */0.602         UART_TX/DUT0/\REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.666  */79.485        */0.601         UART_TX/DUT0/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  79.486/*        0.576/*         DATA_SYNC/\SYNC_BUS_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */79.487        */0.586         UART_RX/DUT6/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.628  79.487/*        0.599/*         Reg_file/\REG_reg[3][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  79.487/*        0.576/*         RST_SYNC_1/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  79.487/*        0.576/*         DATA_SYNC/PULSE_GEN_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  79.488/*        0.576/*         DATA_SYNC/EN_PULSE_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  79.489/*        0.602/*         CLK_DIV_2/\counter_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  79.489/*        0.602/*         CLK_DIV_2/\counter_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  79.489/*        0.602/*         CLK_DIV_2/\counter_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  79.489/*        0.602/*         CLK_DIV_2/\counter_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.651  79.490/*        0.602/*         CLK_DIV_2/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.651  79.490/*        0.602/*         CLK_DIV_2/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.651  79.491/*        0.602/*         CLK_DIV_2/flag_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  */79.491        */0.578         SYS_CTRL/\ALU_OUT_REG_reg[15] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */79.491        */0.584         UART_RX/DUT2/sample_2_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  79.492/*        0.602/*         RST_SYNC_2/SYNC_RST_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */79.493        */0.584         UART_RX/DUT0/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */79.494        */0.584         UART_RX/DUT2/sample_3_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */79.494        */0.584         UART_RX/DUT3/par_bit_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */79.495        */0.584         UART_RX/DUT6/\p_data_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */79.495        */0.584         UART_RX/DUT6/\p_data_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */79.496        */0.584         UART_RX/DUT6/\p_data_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */79.496        */0.584         UART_RX/DUT6/\p_data_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */79.497        */0.584         UART_RX/DUT6/\p_data_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */79.498        */0.584         UART_RX/DUT6/\p_data_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  79.500/*        0.602/*         CLK_DIV_2/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  */79.501        */0.561         FIFO/DUT2/\WR_ADDR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.680  */79.501        */0.584         UART_TX/DUT2/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  79.501/*        0.602/*         CLK_DIV_2/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.610  79.502/*        0.617/*         FIFO/DUT4/\MEM_reg[4][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.684  */79.502        */0.585         UART_TX/DUT0/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.684  */79.502        */0.585         UART_TX/DUT1/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.684  */79.502        */0.585         UART_TX/DUT0/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.683  */79.502        */0.585         UART_TX/DUT0/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.610  79.502/*        0.616/*         FIFO/DUT4/\MEM_reg[4][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  */79.502        */0.561         FIFO/DUT2/\WR_PTR_binary_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.683  */79.502        */0.585         UART_TX/DUT0/\REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.683  */79.503        */0.585         UART_TX/DUT2/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  79.503/*        0.602/*         RST_SYNC_2/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.610  79.503/*        0.616/*         FIFO/DUT4/\MEM_reg[5][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.610  79.503/*        0.616/*         FIFO/DUT4/\MEM_reg[5][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  */79.503        */0.561         FIFO/DUT2/\WR_PTR_binary_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.610  79.503/*        0.617/*         FIFO/DUT4/\MEM_reg[7][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.592  79.504/*        0.619/*         FIFO/DUT4/\MEM_reg[2][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.683  */79.504        */0.584         UART_TX/DUT2/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.610  79.504/*        0.616/*         FIFO/DUT4/\MEM_reg[6][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.613  79.505/*        0.616/*         FIFO/DUT4/\MEM_reg[4][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.613  79.505/*        0.616/*         FIFO/DUT4/\MEM_reg[4][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.656  79.505/*        0.596/*         RST_SYNC_2/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.613  79.505/*        0.616/*         FIFO/DUT4/\MEM_reg[5][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.609  79.505/*        0.617/*         FIFO/DUT4/\MEM_reg[7][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.609  79.505/*        0.617/*         FIFO/DUT4/\MEM_reg[6][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */79.505        */0.561         FIFO/DUT2/\WR_ADDR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.610  79.506/*        0.616/*         FIFO/DUT4/\MEM_reg[7][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.609  79.506/*        0.617/*         FIFO/DUT4/\MEM_reg[4][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.663  */79.506        */0.589         CLK_DIV_1/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.663  */79.506        */0.589         CLK_DIV_1/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.654  */79.506        */0.563         DATA_SYNC/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.664  */79.506        */0.589         CLK_DIV_1/\counter_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.664  */79.507        */0.589         CLK_DIV_1/\counter_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.654  */79.507        */0.563         DATA_SYNC/\SYNC_BUS_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.662  */79.507        */0.562         SYS_CTRL/\current_state_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.662  */79.507        */0.562         SYS_CTRL/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.663  */79.507        */0.589         CLK_DIV_1/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.663  */79.508        */0.589         CLK_DIV_1/flag_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.608  79.508/*        0.617/*         FIFO/DUT4/\MEM_reg[4][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.601  79.508/*        0.618/*         FIFO/DUT4/\MEM_reg[7][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.664  */79.508        */0.589         CLK_DIV_1/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.602  79.509/*        0.618/*         FIFO/DUT4/\MEM_reg[4][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  */79.509        */0.561         FIFO/DUT2/\WR_ADDR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.609  79.509/*        0.616/*         FIFO/DUT4/\MEM_reg[6][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.608  79.509/*        0.617/*         FIFO/DUT4/\MEM_reg[6][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.651  79.510/*        0.575/*         Reg_file/\REG_reg[3][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.674  */79.511        */0.596         FIFO/DUT3/\RD_PTR_binary_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  79.511/*        0.575/*         Reg_file/\REG_reg[3][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  79.511/*        0.575/*         Reg_file/\REG_reg[15][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  79.511/*        0.575/*         Reg_file/\REG_reg[14][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  79.511/*        0.575/*         Reg_file/\REG_reg[3][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  79.511/*        0.575/*         Reg_file/\REG_reg[15][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.604  79.511/*        0.617/*         FIFO/DUT4/\MEM_reg[7][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.604  79.511/*        0.617/*         FIFO/DUT4/\MEM_reg[7][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.610  79.511/*        0.616/*         FIFO/DUT4/\MEM_reg[7][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  79.511/*        0.575/*         Reg_file/\REG_reg[14][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.593  79.511/*        0.619/*         FIFO/DUT4/\MEM_reg[3][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.634  */79.512        */0.574         FIFO/DUT2/\WR_PTR_binary_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.659  */79.512        */0.562         DATA_SYNC/\SYNC_BUS_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.605  79.512/*        0.617/*         FIFO/DUT4/\MEM_reg[6][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.609  79.512/*        0.616/*         FIFO/DUT4/\MEM_reg[6][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.656  */79.513        */0.563         DATA_SYNC/\SYNC_BUS_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.608  79.514/*        0.617/*         FIFO/DUT4/\MEM_reg[5][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.592  79.514/*        0.619/*         FIFO/DUT4/\MEM_reg[0][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.593  79.515/*        0.619/*         FIFO/DUT4/\MEM_reg[3][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.610  79.516/*        0.616/*         FIFO/DUT4/\MEM_reg[5][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.682  */79.518        */0.580         PULSE_GEN/FLOP_IN_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.676  */79.518        */0.595         FIFO/DUT3/\RD_ADDR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.658  */79.518        */0.562         DATA_SYNC/\SYNC_BUS_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.593  79.518/*        0.619/*         FIFO/DUT4/\MEM_reg[0][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.593  79.518/*        0.619/*         FIFO/DUT4/\MEM_reg[0][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.610  79.520/*        0.616/*         FIFO/DUT4/\MEM_reg[5][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.610  79.520/*        0.616/*         FIFO/DUT4/\MEM_reg[4][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.656  */79.520        */0.558         FIFO/DUT1/\SYNC_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.655  */79.521        */0.558         FIFO/DUT2/\WR_PTR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.592  79.521/*        0.619/*         FIFO/DUT4/\MEM_reg[0][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.611  79.522/*        0.616/*         FIFO/DUT4/\MEM_reg[3][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.611  79.522/*        0.616/*         FIFO/DUT4/\MEM_reg[1][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.612  79.522/*        0.616/*         FIFO/DUT4/\MEM_reg[2][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.612  79.522/*        0.616/*         FIFO/DUT4/\MEM_reg[1][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.612  79.522/*        0.616/*         FIFO/DUT4/\MEM_reg[3][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.613  79.523/*        0.616/*         FIFO/DUT4/\MEM_reg[0][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.612  79.523/*        0.616/*         FIFO/DUT4/\MEM_reg[0][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.612  79.523/*        0.616/*         FIFO/DUT4/\MEM_reg[2][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.613  79.523/*        0.616/*         FIFO/DUT4/\MEM_reg[0][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.612  79.523/*        0.616/*         FIFO/DUT4/\MEM_reg[0][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.614  79.524/*        0.616/*         FIFO/DUT4/\MEM_reg[2][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */79.524        */0.580         FIFO/DUT0/\SYNC_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.613  79.524/*        0.616/*         FIFO/DUT4/\MEM_reg[2][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */79.524        */0.580         FIFO/DUT0/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.612  79.524/*        0.616/*         FIFO/DUT4/\MEM_reg[1][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.612  79.524/*        0.616/*         FIFO/DUT4/\MEM_reg[1][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.613  79.524/*        0.616/*         FIFO/DUT4/\MEM_reg[3][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.614  79.524/*        0.615/*         FIFO/DUT4/\MEM_reg[1][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.614  79.524/*        0.616/*         FIFO/DUT4/\MEM_reg[2][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.612  79.524/*        0.616/*         FIFO/DUT4/\MEM_reg[1][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.614  79.524/*        0.615/*         FIFO/DUT4/\MEM_reg[1][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.613  79.524/*        0.616/*         FIFO/DUT4/\MEM_reg[3][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.613  79.524/*        0.616/*         FIFO/DUT4/\MEM_reg[3][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */79.524        */0.580         FIFO/DUT0/\SYNC_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.614  79.524/*        0.615/*         FIFO/DUT4/\MEM_reg[2][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.614  79.525/*        0.615/*         FIFO/DUT4/\MEM_reg[1][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  79.525/*        0.606/*         FIFO/DUT4/\MEM_reg[5][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.614  79.525/*        0.615/*         FIFO/DUT4/\MEM_reg[3][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.690  */79.526        */0.580         FIFO/DUT3/\RD_PTR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.612  79.527/*        0.616/*         FIFO/DUT4/\MEM_reg[2][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */79.528        */0.580         FIFO/DUT3/\RD_PTR_binary_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */79.529        */0.579         FIFO/DUT3/\RD_PTR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */79.530        */0.579         FIFO/DUT3/\RD_PTR_binary_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.690  */79.530        */0.579         FIFO/DUT3/\RD_PTR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */79.530        */0.579         FIFO/DUT3/\RD_PTR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.690  */79.531        */0.579         FIFO/DUT3/\RD_ADDR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */79.531        */0.579         FIFO/DUT3/\RD_PTR_binary_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */79.532        */0.579         FIFO/DUT3/\RD_PTR_binary_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */79.534        */0.579         FIFO/DUT3/\RD_ADDR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */79.537        */0.577         FIFO/DUT3/\RD_ADDR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */79.542        */0.576         FIFO/DUT0/\SYNC_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */79.542        */0.576         FIFO/DUT0/\SYNC_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */79.548        */0.574         PULSE_GEN/FLOP_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */79.552        */0.573         FIFO/DUT0/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */79.558        */0.571         FIFO/DUT0/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */79.567        */0.571         FIFO/DUT0/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	100.658  */80.581        */0.554         FIFO/DUT4/\MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */80.667        */0.488         Reg_file/\REG_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */80.711        */0.481         Reg_file/\REG_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.957   */94.259        */0.356         CLK_DIV_1/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.958   */94.829        */0.356         CLK_DIV_2/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.844  */94.928        */0.408         CLK_DIV_1/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.846  */94.934        */0.407         CLK_DIV_1/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.846  */94.937        */0.406         CLK_DIV_1/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */94.947        */0.405         CLK_DIV_1/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */94.948        */0.405         CLK_DIV_1/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */94.950        */0.404         CLK_DIV_1/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.849  */94.951        */0.404         CLK_DIV_1/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */94.952        */0.404         CLK_DIV_1/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */95.090        */0.401         UART_RX/DUT6/\p_data_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.830  */95.094        */0.404         UART_RX/DUT6/\p_data_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */95.132        */0.401         UART_RX/DUT6/\p_data_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */95.139        */0.400         UART_RX/DUT6/\p_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */95.143        */0.400         UART_RX/DUT6/\p_data_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */95.146        */0.401         UART_RX/DUT6/\p_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */95.149        */0.399         UART_RX/DUT6/\p_data_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */95.293        */0.399         CLK_DIV_1/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */95.295        */0.404         UART_RX/DUT6/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */95.341        */0.381         Reg_file/\RD_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.847  */95.342        */0.379         Reg_file/\RD_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  */95.352        */0.392         UART_RX/DUT6/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */95.362        */0.382         Reg_file/\RD_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */95.365        */0.382         Reg_file/\RD_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.847  */95.365        */0.379         Reg_file/\RD_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.847  */95.398        */0.379         Reg_file/\RD_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.847  */95.429        */0.379         Reg_file/\RD_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  */95.433        */0.381         Reg_file/\RD_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.846  */95.485        */0.407         CLK_DIV_2/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.847  */95.495        */0.406         CLK_DIV_2/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.846  */95.496        */0.406         CLK_DIV_2/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */95.498        */0.405         CLK_DIV_2/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */95.500        */0.405         CLK_DIV_2/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */95.501        */0.405         CLK_DIV_2/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */95.501        */0.405         CLK_DIV_2/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */95.502        */0.405         CLK_DIV_2/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.954  95.528/*        0.282/*         UART_RX/DUT6/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */95.710        */0.398         UART_RX/DUT3/par_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */95.715        */0.395         UART_RX/DUT4/str_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */95.719        */0.400         UART_RX/DUT6/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.954  95.776/*        0.280/*         UART_RX/DUT0/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.814  */95.802        */0.419         UART_RX/DUT6/\p_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */95.849        */0.399         CLK_DIV_2/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.844  */95.859        */0.391         UART_RX/DUT1/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.905  95.876/*        0.330/*         UART_RX/DUT0/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.844  */95.876        */0.391         UART_RX/DUT1/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.831  */95.881        */0.403         UART_RX/DUT1/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */95.891        */0.401         UART_RX/DUT1/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */95.893        */0.401         UART_RX/DUT1/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */95.896        */0.400         UART_RX/DUT1/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */95.897        */0.400         UART_RX/DUT1/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */95.910        */0.402         UART_RX/DUT5/stp_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.938  95.952/*        0.297/*         UART_RX/DUT0/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  95.995/*        0.295/*         DATA_SYNC/\stages_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.830  */96.007        */0.391         Reg_file/\REG_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */96.011        */0.389         Reg_file/\REG_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */96.014        */0.391         Reg_file/\REG_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */96.015        */0.389         Reg_file/\REG_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.954  96.017/*        0.281/*         UART_RX/DUT1/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */96.021        */0.389         Reg_file/\REG_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */96.024        */0.388         Reg_file/\REG_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.027        */0.385         Reg_file/\REG_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.027        */0.386         Reg_file/\REG_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */96.028        */0.387         Reg_file/\REG_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */96.028        */0.387         Reg_file/\REG_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */96.029        */0.387         Reg_file/\REG_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */96.030        */0.386         Reg_file/\REG_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */96.032        */0.385         Reg_file/\REG_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  */96.033        */0.386         Reg_file/\REG_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */96.033        */0.386         Reg_file/\REG_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */96.034        */0.385         Reg_file/\REG_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  */96.046        */0.387         Reg_file/\REG_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */96.050        */0.389         Reg_file/\REG_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.831  */96.053        */0.388         Reg_file/\REG_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */96.055        */0.389         Reg_file/\REG_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */96.058        */0.388         Reg_file/\REG_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */96.059        */0.388         Reg_file/\REG_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */96.059        */0.386         Reg_file/\REG_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */96.059        */0.388         Reg_file/\REG_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */96.060        */0.390         Reg_file/\REG_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */96.067        */0.386         Reg_file/\REG_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.067        */0.386         Reg_file/\REG_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */96.067        */0.388         Reg_file/\REG_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.068        */0.388         Reg_file/\REG_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */96.068        */0.387         Reg_file/\REG_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */96.068        */0.390         Reg_file/\REG_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */96.070        */0.388         Reg_file/\REG_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */96.071        */0.386         Reg_file/\REG_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */96.071        */0.388         Reg_file/\REG_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */96.072        */0.386         Reg_file/\REG_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */96.072        */0.387         Reg_file/\REG_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */96.074        */0.387         Reg_file/\REG_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */96.074        */0.387         Reg_file/\REG_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */96.074        */0.388         Reg_file/\REG_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */96.074        */0.386         Reg_file/\REG_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */96.075        */0.387         Reg_file/\REG_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */96.075        */0.386         Reg_file/\REG_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.075        */0.386         Reg_file/\REG_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */96.076        */0.387         Reg_file/\REG_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.076        */0.387         Reg_file/\REG_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.076        */0.386         Reg_file/\REG_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.077        */0.386         Reg_file/\REG_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.077        */0.386         Reg_file/\REG_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */96.078        */0.386         Reg_file/\REG_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */96.078        */0.385         Reg_file/\REG_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */96.079        */0.385         Reg_file/\REG_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.080        */0.387         Reg_file/\REG_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.080        */0.386         Reg_file/\REG_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.080        */0.387         Reg_file/\REG_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */96.081        */0.383         Reg_file/\REG_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  */96.082        */0.386         Reg_file/\REG_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */96.091        */0.389         Reg_file/\REG_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */96.091        */0.388         Reg_file/\REG_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */96.094        */0.389         Reg_file/\REG_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */96.095        */0.389         Reg_file/\REG_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */96.097        */0.388         Reg_file/\REG_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.102        */0.386         Reg_file/\REG_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.104        */0.386         Reg_file/\REG_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */96.107        */0.383         Reg_file/\REG_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.831  */96.193        */0.391         Reg_file/\REG_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */96.198        */0.391         Reg_file/\REG_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */96.200        */0.388         Reg_file/\REG_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.812  */96.202        */0.422         UART_RX/DUT1/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */96.205        */0.387         Reg_file/\REG_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */96.206        */0.389         Reg_file/\REG_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */96.206        */0.388         Reg_file/\REG_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */96.209        */0.388         Reg_file/\REG_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */96.216        */0.386         Reg_file/\REG_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */96.227        */0.408         Reg_file/\REG_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.818  */96.235        */0.388         Reg_file/\REG_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */96.238        */0.385         Reg_file/\REG_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */96.249        */0.388         Reg_file/\REG_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */96.250        */0.385         Reg_file/\REG_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */96.252        */0.387         Reg_file/\REG_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */96.252        */0.387         Reg_file/\REG_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */96.255        */0.387         Reg_file/\REG_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */96.255        */0.388         Reg_file/\REG_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */96.255        */0.387         Reg_file/\REG_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */96.256        */0.386         Reg_file/\REG_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */96.258        */0.389         Reg_file/\REG_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */96.258        */0.386         Reg_file/\REG_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */96.258        */0.389         Reg_file/\REG_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */96.258        */0.387         Reg_file/\REG_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */96.260        */0.384         Reg_file/\REG_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */96.260        */0.388         Reg_file/\REG_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */96.260        */0.389         Reg_file/\REG_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */96.261        */0.388         Reg_file/\REG_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */96.261        */0.387         Reg_file/\REG_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */96.261        */0.387         Reg_file/\REG_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.261        */0.386         Reg_file/\REG_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.828  */96.261        */0.385         Reg_file/\REG_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */96.266        */0.386         Reg_file/\REG_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.800  */96.369        */0.408         Reg_file/\REG_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.798  */96.371        */0.410         Reg_file/\REG_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */96.375        */0.387         Reg_file/\REG_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */96.375        */0.390         Reg_file/\REG_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */96.376        */0.389         Reg_file/\REG_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */96.382        */0.387         Reg_file/\REG_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */96.383        */0.386         Reg_file/\REG_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */96.385        */0.388         Reg_file/\REG_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */96.386        */0.386         Reg_file/\REG_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  */96.394        */0.386         Reg_file/\REG_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  */96.394        */0.391         Reg_file/\REG_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.816  */96.398        */0.389         Reg_file/\REG_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */96.402        */0.389         Reg_file/\REG_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */96.404        */0.387         Reg_file/\REG_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */96.404        */0.393         Reg_file/\REG_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */96.405        */0.388         Reg_file/\REG_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */96.406        */0.390         Reg_file/\REG_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */96.409        */0.392         Reg_file/\REG_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.830  */96.428        */0.386         Reg_file/\REG_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */96.429        */0.387         Reg_file/\REG_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */96.434        */0.387         Reg_file/\REG_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */96.436        */0.387         Reg_file/\REG_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  */96.440        */0.385         Reg_file/\REG_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  */96.443        */0.386         Reg_file/\REG_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */96.447        */0.391         Reg_file/\REG_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */96.448        */0.388         Reg_file/\REG_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.830  */96.448        */0.389         Reg_file/\REG_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.830  */96.449        */0.390         Reg_file/\REG_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */96.449        */0.392         Reg_file/\REG_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */96.451        */0.391         Reg_file/\REG_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */96.452        */0.391         Reg_file/\REG_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */96.453        */0.391         Reg_file/\REG_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.884  */96.561        */0.327         FIFO/DUT4/\MEM_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.883  */96.565        */0.328         FIFO/DUT4/\MEM_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */96.567        */0.326         FIFO/DUT4/\MEM_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */96.569        */0.326         FIFO/DUT4/\MEM_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.886  */96.569        */0.326         FIFO/DUT4/\MEM_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.900  */96.575        */0.327         FIFO/DUT4/\MEM_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */96.578        */0.327         FIFO/DUT4/\MEM_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */96.578        */0.324         FIFO/DUT4/\MEM_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.903  */96.579        */0.326         FIFO/DUT4/\MEM_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.903  */96.579        */0.324         FIFO/DUT4/\MEM_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */96.580        */0.326         FIFO/DUT4/\MEM_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.903  */96.581        */0.326         FIFO/DUT4/\MEM_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */96.581        */0.326         FIFO/DUT4/\MEM_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */96.582        */0.327         FIFO/DUT4/\MEM_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.900  */96.583        */0.327         FIFO/DUT4/\MEM_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.905  */96.583        */0.323         FIFO/DUT4/\MEM_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */96.584        */0.325         FIFO/DUT4/\MEM_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.903  */96.586        */0.327         FIFO/DUT4/\MEM_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */96.587        */0.323         FIFO/DUT4/\MEM_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.903  */96.589        */0.326         FIFO/DUT4/\MEM_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.883  */96.590        */0.329         FIFO/DUT4/\MEM_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */96.590        */0.326         FIFO/DUT4/\MEM_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */96.591        */0.326         FIFO/DUT4/\MEM_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */96.592        */0.326         FIFO/DUT4/\MEM_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.902  */96.594        */0.325         FIFO/DUT4/\MEM_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.884  */96.594        */0.328         FIFO/DUT4/\MEM_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.901  */96.606        */0.326         FIFO/DUT4/\MEM_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */96.609        */0.326         FIFO/DUT4/\MEM_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.903  */96.611        */0.326         FIFO/DUT4/\MEM_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.903  */96.612        */0.325         FIFO/DUT4/\MEM_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.902  */96.613        */0.326         FIFO/DUT4/\MEM_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */96.616        */0.325         FIFO/DUT4/\MEM_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.895  */96.671        */0.331         FIFO/DUT4/\MEM_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.898  */96.686        */0.328         FIFO/DUT4/\MEM_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.894  */96.689        */0.328         FIFO/DUT4/\MEM_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.899  */96.694        */0.327         FIFO/DUT4/\MEM_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.903  */96.695        */0.326         FIFO/DUT4/\MEM_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.898  */96.695        */0.326         FIFO/DUT4/\MEM_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.893  */96.696        */0.329         FIFO/DUT4/\MEM_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */96.696        */0.377         FIFO/DUT2/\WR_ADDR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.900  */96.697        */0.326         FIFO/DUT4/\MEM_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.897  */96.698        */0.329         FIFO/DUT4/\MEM_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.897  */96.699        */0.329         FIFO/DUT4/\MEM_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.893  */96.699        */0.329         FIFO/DUT4/\MEM_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.898  */96.699        */0.328         FIFO/DUT4/\MEM_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.896  */96.700        */0.329         FIFO/DUT4/\MEM_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.893  */96.701        */0.328         FIFO/DUT4/\MEM_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.903  */96.703        */0.321         FIFO/DUT4/\MEM_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.898  */96.703        */0.328         FIFO/DUT4/\MEM_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.892  */96.703        */0.327         FIFO/DUT4/\MEM_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.895  */96.703        */0.328         FIFO/DUT4/\MEM_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.897  */96.704        */0.327         FIFO/DUT4/\MEM_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.899  */96.704        */0.327         FIFO/DUT4/\MEM_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.895  */96.705        */0.327         FIFO/DUT4/\MEM_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.899  */96.707        */0.327         FIFO/DUT4/\MEM_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.900  */96.707        */0.326         FIFO/DUT4/\MEM_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.893  */96.707        */0.327         FIFO/DUT4/\MEM_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.900  */96.708        */0.326         FIFO/DUT4/\MEM_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.899  */96.708        */0.326         FIFO/DUT4/\MEM_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.900  */96.709        */0.327         FIFO/DUT4/\MEM_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.895  */96.709        */0.327         FIFO/DUT4/\MEM_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.898  */96.710        */0.327         FIFO/DUT4/\MEM_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.900  */96.713        */0.326         FIFO/DUT4/\MEM_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */96.717        */0.325         FIFO/DUT4/\MEM_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */96.717        */0.325         FIFO/DUT4/\MEM_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.830  */96.796        */0.403         UART_RX/DUT2/sample_1_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.827  */96.836        */0.404         UART_RX/DUT2/sample_2_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.831  */96.849        */0.401         UART_RX/DUT2/sample_3_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */96.934        */0.375         FIFO/DUT2/\WR_ADDR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.831  */96.954        */0.379         FIFO/DUT2/\WR_ADDR_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.873  97.016/*        0.346/*         Reg_file/\REG_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	100.874  97.017/*        0.346/*         Reg_file/\REG_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	100.875  97.019/*        0.346/*         Reg_file/\REG_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.020/*        0.345/*         Reg_file/\REG_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.022/*        0.345/*         Reg_file/\REG_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	100.882  97.024/*        0.345/*         Reg_file/\REG_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	100.882  97.024/*        0.345/*         Reg_file/\REG_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	100.882  97.024/*        0.345/*         Reg_file/\REG_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	100.881  97.024/*        0.345/*         Reg_file/\REG_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	100.881  97.024/*        0.345/*         Reg_file/\REG_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	100.882  97.024/*        0.345/*         Reg_file/\REG_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	100.882  97.024/*        0.345/*         Reg_file/\REG_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.024/*        0.345/*         Reg_file/\REG_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	100.880  97.025/*        0.345/*         Reg_file/\REG_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	100.880  97.026/*        0.345/*         Reg_file/\REG_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	100.882  97.026/*        0.345/*         Reg_file/\REG_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	100.882  97.026/*        0.345/*         Reg_file/\REG_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	100.883  97.026/*        0.345/*         Reg_file/\REG_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	100.881  97.026/*        0.345/*         Reg_file/\REG_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	100.883  97.026/*        0.345/*         Reg_file/\REG_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	100.882  97.026/*        0.345/*         Reg_file/\REG_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	100.883  97.026/*        0.345/*         Reg_file/\REG_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	100.883  97.026/*        0.345/*         Reg_file/\REG_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	100.882  97.026/*        0.345/*         Reg_file/\REG_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	100.880  97.030/*        0.345/*         Reg_file/\REG_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	100.881  97.034/*        0.345/*         Reg_file/\REG_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	100.881  97.035/*        0.345/*         Reg_file/\REG_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	100.881  97.039/*        0.345/*         Reg_file/\REG_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	100.883  97.041/*        0.345/*         Reg_file/\REG_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	100.883  97.041/*        0.345/*         Reg_file/\REG_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.042/*        0.345/*         Reg_file/\REG_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.043/*        0.345/*         Reg_file/\REG_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.047/*        0.345/*         Reg_file/\REG_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	100.879  97.049/*        0.345/*         Reg_file/\REG_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	100.860  97.049/*        0.350/*         SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.879  97.049/*        0.345/*         Reg_file/\REG_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	100.859  97.050/*        0.350/*         SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.860  97.051/*        0.350/*         SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
@(R)->SCAN_CLK(R)	100.860  97.051/*        0.350/*         SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.860  97.053/*        0.350/*         SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.883  97.053/*        0.345/*         Reg_file/\REG_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	100.883  97.053/*        0.345/*         Reg_file/\REG_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	100.884  97.054/*        0.345/*         Reg_file/\REG_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	100.860  97.054/*        0.350/*         SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
@(R)->SCAN_CLK(R)	100.860  97.057/*        0.350/*         SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.870  97.060/*        0.339/*         Reg_file/\REG_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	100.870  97.060/*        0.339/*         Reg_file/\REG_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	100.860  97.062/*        0.350/*         SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.860  97.064/*        0.350/*         SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.876  97.066/*        0.348/*         SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
@(R)->SCAN_CLK(R)	100.876  97.067/*        0.348/*         SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.067/*        0.348/*         SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.071/*        0.348/*         SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.072/*        0.348/*         SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.073/*        0.348/*         SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
@(R)->SCAN_CLK(R)	100.888  97.078/*        0.337/*         SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.869  97.080/*        0.339/*         Reg_file/\REG_reg[2][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */97.083        */0.376         FIFO/DUT2/\WR_ADDR_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.869  97.084/*        0.339/*         Reg_file/\REG_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	100.867  97.091/*        0.339/*         Reg_file/\REG_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	100.867  97.094/*        0.339/*         Reg_file/\REG_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	100.886  97.113/*        0.337/*         Reg_file/\REG_reg[3][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.855  */97.131        */0.413         UART_TX/DUT0/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  */97.175        */0.394         UART_TX/DUT0/\REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.972  97.211/*        0.253/*         SYS_CTRL/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  */97.213        */0.396         UART_TX/DUT0/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.872  */97.215        */0.395         UART_TX/DUT0/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  */97.225        */0.383         FIFO/DUT2/\WR_PTR_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */97.232        */0.382         FIFO/DUT2/\WR_PTR_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.798  */97.233        */0.409         FIFO/DUT2/\WR_PTR_binary_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */97.238        */0.381         FIFO/DUT2/\WR_PTR_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.876  */97.255        */0.388         UART_TX/DUT2/\REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */97.265        */0.388         UART_TX/DUT2/\REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.876  */97.270        */0.388         UART_TX/DUT2/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */97.281        */0.388         UART_TX/DUT2/\REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.877  */97.286        */0.388         UART_TX/DUT2/\REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.826  */97.288        */0.381         FIFO/DUT2/\WR_PTR_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.877  */97.291        */0.389         UART_TX/DUT2/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */97.294        */0.388         UART_TX/DUT2/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */97.294        */0.388         UART_TX/DUT2/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */97.307        */0.420         UART_TX/DUT0/\REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.846  */97.309        */0.421         UART_TX/DUT0/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.846  */97.318        */0.422         UART_TX/DUT0/\REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.883  */97.319        */0.388         FIFO/DUT3/\RD_ADDR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  */97.320        */0.422         UART_TX/DUT0/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */97.325        */0.420         UART_TX/DUT0/\REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.846  */97.326        */0.421         UART_TX/DUT0/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.955  97.337/*        0.269/*         SYS_CTRL/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.857  */97.343        */0.414         FIFO/DUT3/\RD_ADDR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */97.383        */0.394         UART_TX/DUT0/\counter_reg[1] /D    1
@(R)->SCAN_CLK(R)	101.203  97.419/*        0.005/*         Reg_file/\REG_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	101.202  97.423/*        0.005/*         Reg_file/\REG_reg[2][7] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */97.454        */0.396         FIFO/DUT3/\RD_PTR_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.877  */97.470        */0.394         FIFO/DUT3/\RD_PTR_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.877  */97.471        */0.394         FIFO/DUT3/\RD_PTR_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.881  */97.482        */0.387         FIFO/DUT3/\RD_ADDR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.971  97.513/*        0.253/*         SYS_CTRL/\current_state_reg[2] /D    1
@(R)->SCAN_CLK(R)	99.992   97.544/*        0.322/*         CLK_DIV_1/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */97.546        */0.395         UART_TX/DUT0/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */97.547        */0.373         Reg_file/RD_DATA_VALID_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.789  */97.560        */0.420         SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.791  */97.566        */0.419         SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.792  */97.572        */0.418         SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.792  */97.574        */0.418         SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.793  */97.578        */0.417         SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.793  */97.581        */0.417         SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.793  */97.581        */0.417         SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.794  */97.585        */0.416         SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.794  */97.585        */0.416         SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.809  */97.592        */0.415         SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.809  */97.593        */0.416         SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.809  */97.594        */0.416         SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.809  */97.594        */0.416         SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.810  */97.602        */0.414         SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.846  */97.603        */0.424         FIFO/DUT3/\RD_PTR_binary_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.812  */97.605        */0.413         SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.811  */97.608        */0.413         SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
@(R)->SCAN_CLK(R)	99.996   97.611/*        0.318/*         CLK_DIV_2/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  */97.649        */0.393         FIFO/DUT3/\RD_PTR_binary_reg[3] /D    1
@(R)->SCAN_CLK(R)	100.870  97.652/*        0.366/*         UART_RX/DUT4/str_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	100.870  97.652/*        0.366/*         UART_RX/DUT5/stp_error_reg/RN    1
@(R)->SCAN_CLK(R)	100.870  97.652/*        0.366/*         UART_RX/DUT3/par_error_reg/RN    1
@(R)->SCAN_CLK(R)	100.870  97.653/*        0.366/*         UART_RX/DUT6/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.870  97.653/*        0.366/*         UART_RX/DUT6/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.870  97.653/*        0.366/*         UART_RX/DUT6/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.859  97.659/*        0.376/*         UART_RX/DUT0/\current_state_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.881  */97.667        */0.387         FIFO/DUT3/\RD_ADDR_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.870  97.667/*        0.366/*         UART_RX/DUT0/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.869  97.668/*        0.366/*         UART_RX/DUT1/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.869  97.668/*        0.366/*         UART_RX/DUT1/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.869  97.668/*        0.366/*         UART_RX/DUT1/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.898  97.676/*        0.369/*         UART_TX/DUT0/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.898  97.677/*        0.369/*         UART_TX/DUT0/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.898  97.677/*        0.369/*         UART_TX/DUT0/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.906  97.686/*        0.358/*         UART_TX/DUT2/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.906  97.686/*        0.358/*         UART_TX/DUT2/\REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.909  97.688/*        0.358/*         UART_TX/DUT2/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.909  97.688/*        0.358/*         UART_TX/DUT2/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.898  97.688/*        0.369/*         UART_TX/DUT0/\REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.910  97.688/*        0.358/*         UART_TX/DUT0/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.909  97.688/*        0.358/*         UART_TX/DUT0/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.906  97.688/*        0.358/*         UART_TX/DUT2/\REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.910  97.688/*        0.358/*         UART_TX/DUT0/\REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.907  97.691/*        0.358/*         UART_TX/DUT2/\REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.899  97.692/*        0.369/*         UART_TX/DUT0/\REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.899  97.692/*        0.369/*         UART_TX/DUT0/\REG_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */97.693        */0.554         PULSE_GEN/FLOP_IN_reg/D    1
@(R)->SCAN_CLK(R)	100.908  97.694/*        0.358/*         UART_TX/DUT2/\REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.909  97.696/*        0.358/*         UART_TX/DUT2/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.910  97.702/*        0.358/*         UART_TX/DUT0/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.910  97.702/*        0.358/*         UART_TX/DUT0/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.910  97.703/*        0.358/*         UART_TX/DUT0/SER_DATA_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.933  97.704/*        0.293/*         SYS_CTRL/\ADDRESS_REG_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.908  97.704/*        0.358/*         UART_TX/DUT2/PAR_BIT_reg/RN    1
@(R)->SCAN_CLK(R)	100.911  97.708/*        0.358/*         UART_TX/DUT1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.709/*        0.358/*         UART_TX/DUT1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.911  97.710/*        0.358/*         UART_TX/DUT1/\current_state_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.810  */97.732        */0.415         SYS_CTRL/\ADDRESS_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.810  */97.740        */0.413         SYS_CTRL/\ADDRESS_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.812  */97.745        */0.412         SYS_CTRL/\ADDRESS_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */97.775        */0.386         UART_TX/DUT1/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.868  97.779/*        0.337/*         Reg_file/\REG_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	100.874  97.786/*        0.337/*         Reg_file/\REG_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	100.874  97.786/*        0.337/*         Reg_file/\REG_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	100.876  97.787/*        0.337/*         Reg_file/\REG_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.788/*        0.337/*         Reg_file/\REG_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.788/*        0.337/*         Reg_file/\REG_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	100.877  97.788/*        0.337/*         Reg_file/\REG_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.788/*        0.337/*         Reg_file/\REG_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	100.875  97.788/*        0.337/*         Reg_file/\REG_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.788/*        0.337/*         Reg_file/\REG_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	100.879  97.789/*        0.337/*         Reg_file/\REG_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	100.876  97.790/*        0.337/*         Reg_file/\REG_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	100.881  97.791/*        0.336/*         Reg_file/\REG_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	100.882  97.792/*        0.336/*         Reg_file/\REG_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	100.882  97.792/*        0.336/*         Reg_file/\REG_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	100.882  97.793/*        0.336/*         Reg_file/\REG_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	100.883  97.793/*        0.336/*         Reg_file/\REG_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	100.883  97.794/*        0.336/*         Reg_file/\REG_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	100.883  97.794/*        0.336/*         Reg_file/\REG_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	100.883  97.795/*        0.336/*         Reg_file/\REG_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	100.883  97.795/*        0.336/*         Reg_file/\REG_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	100.878  97.795/*        0.337/*         Reg_file/\REG_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	100.880  97.799/*        0.336/*         Reg_file/\REG_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	100.888  97.802/*        0.335/*         Reg_file/\REG_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	100.882  97.803/*        0.336/*         Reg_file/\REG_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	100.885  97.806/*        0.335/*         Reg_file/\REG_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	100.887  97.807/*        0.335/*         Reg_file/\REG_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	100.889  97.809/*        0.335/*         Reg_file/\REG_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	100.884  97.809/*        0.335/*         Reg_file/\REG_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	100.887  97.810/*        0.335/*         Reg_file/\REG_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	100.889  97.810/*        0.335/*         Reg_file/\REG_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	100.886  97.811/*        0.335/*         Reg_file/\REG_reg[4][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.872  */97.811        */0.396         UART_TX/DUT0/SER_DATA_reg/D    1
@(R)->SCAN_CLK(R)	100.889  97.811/*        0.335/*         Reg_file/\REG_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	100.889  97.811/*        0.335/*         Reg_file/\REG_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	100.889  97.811/*        0.335/*         Reg_file/\REG_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	100.889  97.812/*        0.335/*         Reg_file/\REG_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	100.887  97.812/*        0.335/*         Reg_file/\REG_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	100.885  97.813/*        0.335/*         Reg_file/\REG_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	100.887  97.813/*        0.335/*         Reg_file/\REG_reg[6][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.812  */97.813        */0.421         UART_RX/DUT3/par_bit_reg/D    1
@(R)->SCAN_CLK(R)	100.885  97.814/*        0.335/*         Reg_file/\REG_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	100.888  97.814/*        0.335/*         Reg_file/\REG_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	100.889  97.814/*        0.335/*         Reg_file/\REG_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	100.889  97.815/*        0.335/*         Reg_file/\REG_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	100.894  97.815/*        0.334/*         Reg_file/\REG_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	100.885  97.816/*        0.335/*         Reg_file/\REG_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	100.886  97.820/*        0.335/*         Reg_file/\REG_reg[14][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.880  */97.823        */0.387         UART_TX/DUT2/PAR_BIT_reg/D    1
@(R)->SCAN_CLK(R)	100.886  97.826/*        0.335/*         Reg_file/\REG_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	100.886  97.826/*        0.335/*         Reg_file/\REG_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	100.886  97.826/*        0.335/*         Reg_file/\REG_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	100.890  97.829/*        0.334/*         Reg_file/\REG_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	100.887  97.833/*        0.334/*         Reg_file/\REG_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	100.891  97.838/*        0.334/*         Reg_file/\REG_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	100.891  97.839/*        0.334/*         Reg_file/\REG_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	100.891  97.839/*        0.334/*         Reg_file/\REG_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	100.891  97.846/*        0.333/*         Reg_file/\REG_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	100.892  97.855/*        0.332/*         Reg_file/\REG_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	100.892  97.855/*        0.332/*         Reg_file/\REG_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	100.892  97.855/*        0.332/*         Reg_file/\REG_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	100.892  97.855/*        0.332/*         Reg_file/\REG_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	100.891  97.857/*        0.332/*         Reg_file/\REG_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	100.892  97.858/*        0.332/*         Reg_file/\REG_reg[13][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  */97.860        */0.395         UART_TX/DUT1/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	100.892  97.862/*        0.332/*         Reg_file/\REG_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	100.893  97.871/*        0.331/*         Reg_file/\REG_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	100.892  97.875/*        0.331/*         Reg_file/\REG_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	100.893  97.876/*        0.331/*         Reg_file/\REG_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	100.893  97.881/*        0.331/*         Reg_file/\REG_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	100.894  97.891/*        0.331/*         Reg_file/\REG_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	100.894  97.894/*        0.330/*         Reg_file/\REG_reg[13][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.839   */97.895        */0.475         CLK_DIV_1/div_clk_reg/SI    1
@(R)->SCAN_CLK(R)	100.894  97.896/*        0.330/*         Reg_file/\REG_reg[15][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.839   */97.897        */0.475         CLK_DIV_2/div_clk_reg/SI    1
@(R)->SCAN_CLK(R)	100.894  97.898/*        0.330/*         Reg_file/\REG_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	101.231  98.012/*        0.032/*         UART_TX/DUT3/TX_OUT_reg/SN    1
@(R)->SCAN_CLK(R)	101.237  98.028/*        0.032/*         UART_TX/DUT0/\counter_reg[3] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.004  98.055/*        0.265/*         UART_TX/DUT1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.985  98.162/*        0.239/*         SYS_CTRL/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */98.281        */0.415         UART_TX/DUT3/TX_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */98.332        */0.382         DATA_SYNC/\SYNC_BUS_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */98.337        */0.381         DATA_SYNC/\SYNC_BUS_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.836  */98.338        */0.381         DATA_SYNC/\SYNC_BUS_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */98.340        */0.381         DATA_SYNC/\SYNC_BUS_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */98.342        */0.380         DATA_SYNC/\SYNC_BUS_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */98.344        */0.380         DATA_SYNC/\SYNC_BUS_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  */98.345        */0.380         DATA_SYNC/\SYNC_BUS_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  */98.347        */0.380         DATA_SYNC/\SYNC_BUS_reg[4] /D    1
@(R)->SCAN_CLK(R)	100.871  98.408/*        0.364/*         UART_RX/DUT1/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.870  98.409/*        0.364/*         UART_RX/DUT1/\edge_count_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */98.411        */0.624         FIFO/DUT3/\RD_ADDR_reg[2] /SI    1
@(R)->SCAN_CLK(R)	100.870  98.411/*        0.364/*         UART_RX/DUT1/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.870  98.412/*        0.364/*         UART_RX/DUT1/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.870  98.412/*        0.364/*         UART_RX/DUT1/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.859  98.414/*        0.374/*         UART_RX/DUT6/\p_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.870  98.414/*        0.364/*         UART_RX/DUT1/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.870  98.414/*        0.364/*         UART_RX/DUT0/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.869  98.416/*        0.364/*         UART_RX/DUT2/sample_1_reg/RN    1
@(R)->SCAN_CLK(R)	100.867  98.416/*        0.364/*         UART_RX/DUT2/sample_2_reg/RN    1
@(R)->SCAN_CLK(R)	100.869  98.420/*        0.364/*         UART_RX/DUT2/sample_3_reg/RN    1
@(R)->SCAN_CLK(R)	100.883  98.420/*        0.369/*         CLK_DIV_1/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.883  98.420/*        0.369/*         CLK_DIV_1/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.884  98.421/*        0.369/*         CLK_DIV_1/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.884  98.421/*        0.369/*         CLK_DIV_1/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.869  98.421/*        0.364/*         UART_RX/DUT3/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	100.884  98.421/*        0.369/*         CLK_DIV_1/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.884  98.422/*        0.369/*         CLK_DIV_1/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.884  98.422/*        0.369/*         CLK_DIV_1/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.870  98.423/*        0.364/*         UART_RX/DUT6/\p_data_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.870  98.423/*        0.364/*         UART_RX/DUT6/\p_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.870  98.423/*        0.364/*         UART_RX/DUT6/\p_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.870  98.423/*        0.364/*         UART_RX/DUT6/\p_data_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.636  */98.424        */0.600         UART_RX/DUT6/\counter_reg[0] /SI    1
@(R)->SCAN_CLK(R)	100.870  98.429/*        0.363/*         UART_RX/DUT6/\p_data_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.870  98.430/*        0.363/*         UART_RX/DUT6/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.870  98.431/*        0.363/*         UART_RX/DUT6/\p_data_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.870  98.434/*        0.363/*         UART_RX/DUT6/\p_data_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.883  98.435/*        0.368/*         CLK_DIV_1/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.883  98.435/*        0.368/*         CLK_DIV_1/flag_reg/RN    1
@(R)->SCAN_CLK(R)	100.867  98.459/*        0.339/*         Reg_file/\RD_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.869  98.459/*        0.339/*         Reg_file/\RD_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.869  98.459/*        0.339/*         Reg_file/\RD_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.858  98.465/*        0.350/*         FIFO/DUT2/\WR_PTR_binary_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.877  98.467/*        0.348/*         SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.877  98.468/*        0.348/*         SYS_CTRL/\ADDRESS_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.907  98.471/*        0.355/*         PULSE_GEN/FLOP_IN_reg/RN    1
@(R)->SCAN_CLK(R)	100.867  98.472/*        0.339/*         FIFO/DUT2/\WR_ADDR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.869  98.473/*        0.339/*         FIFO/DUT2/\WR_PTR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.869  98.473/*        0.339/*         FIFO/DUT2/\WR_PTR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.869  98.473/*        0.339/*         FIFO/DUT2/\WR_PTR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.869  98.473/*        0.339/*         FIFO/DUT1/\SYNC_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.905  98.475/*        0.366/*         FIFO/DUT3/\RD_ADDR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.905  98.475/*        0.365/*         FIFO/DUT3/\RD_PTR_binary_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.872  98.476/*        0.339/*         FIFO/DUT2/\WR_ADDR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.875  98.479/*        0.339/*         DATA_SYNC/SYNC_BUS_EN_reg/RN    1
@(R)->SCAN_CLK(R)	100.876  98.479/*        0.339/*         FIFO/DUT2/\WR_ADDR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.875  98.479/*        0.339/*         FIFO/DUT1/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.889  98.479/*        0.337/*         Reg_file/RD_DATA_VALID_reg/RN    1
@(R)->SCAN_CLK(R)	100.875  98.480/*        0.339/*         FIFO/DUT1/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.868  98.480/*        0.339/*         FIFO/DUT2/\WR_PTR_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.875  98.480/*        0.339/*         FIFO/DUT1/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.875  98.480/*        0.339/*         FIFO/DUT1/\SYNC_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.887  98.480/*        0.338/*         Reg_file/\REG_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	100.875  98.480/*        0.339/*         FIFO/DUT1/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.878  98.480/*        0.339/*         DATA_SYNC/\stages_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.875  98.481/*        0.339/*         FIFO/DUT1/\SYNC_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.890  98.481/*        0.337/*         Reg_file/\RD_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.890  98.481/*        0.337/*         Reg_file/\RD_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.890  98.481/*        0.337/*         Reg_file/\REG_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	100.890  98.481/*        0.337/*         Reg_file/\RD_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.875  98.481/*        0.339/*         FIFO/DUT1/\SYNC_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.890  98.481/*        0.337/*         Reg_file/\REG_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	100.878  98.481/*        0.339/*         DATA_SYNC/\stages_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.874  98.481/*        0.339/*         FIFO/DUT2/\WR_ADDR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.890  98.481/*        0.337/*         Reg_file/\REG_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	100.879  98.481/*        0.339/*         DATA_SYNC/\SYNC_BUS_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.875  98.481/*        0.339/*         FIFO/DUT2/\WR_PTR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.890  98.481/*        0.337/*         Reg_file/\RD_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.890  98.481/*        0.337/*         Reg_file/\RD_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.868  98.482/*        0.339/*         FIFO/DUT2/\WR_PTR_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.881  98.483/*        0.338/*         DATA_SYNC/\SYNC_BUS_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.868  98.484/*        0.339/*         FIFO/DUT2/\WR_PTR_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.910  98.484/*        0.355/*         PULSE_GEN/FLOP_OUT_reg/RN    1
@(R)->SCAN_CLK(R)	100.887  98.484/*        0.338/*         Reg_file/\REG_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	100.868  98.485/*        0.339/*         FIFO/DUT2/\WR_PTR_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.916  98.485/*        0.355/*         FIFO/DUT3/\RD_PTR_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.916  98.485/*        0.355/*         FIFO/DUT3/\RD_ADDR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.914  98.485/*        0.355/*         FIFO/DUT3/\RD_ADDR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.914  98.485/*        0.355/*         FIFO/DUT3/\RD_PTR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.914  98.485/*        0.355/*         FIFO/DUT3/\RD_ADDR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.916  98.486/*        0.355/*         FIFO/DUT3/\RD_PTR_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.916  98.486/*        0.355/*         FIFO/DUT3/\RD_PTR_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.916  98.486/*        0.355/*         FIFO/DUT3/\RD_PTR_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.915  98.486/*        0.355/*         FIFO/DUT3/\RD_PTR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.916  98.486/*        0.355/*         FIFO/DUT3/\RD_PTR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.891  98.487/*        0.337/*         Reg_file/\REG_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	100.914  98.488/*        0.355/*         FIFO/DUT0/\SYNC_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.891  98.489/*        0.337/*         Reg_file/\REG_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	100.891  98.489/*        0.337/*         Reg_file/\REG_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	100.891  98.489/*        0.337/*         Reg_file/\REG_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	100.912  98.490/*        0.354/*         FIFO/DUT0/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.888  98.490/*        0.364/*         CLK_DIV_2/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.888  98.490/*        0.364/*         CLK_DIV_2/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.915  98.490/*        0.354/*         FIFO/DUT0/\SYNC_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.889  98.491/*        0.364/*         CLK_DIV_2/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.891  98.491/*        0.337/*         Reg_file/\REG_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	100.915  98.491/*        0.354/*         FIFO/DUT3/\RD_PTR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.889  98.491/*        0.364/*         CLK_DIV_2/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.889  98.491/*        0.364/*         CLK_DIV_2/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.889  98.491/*        0.364/*         CLK_DIV_2/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.889  98.491/*        0.364/*         CLK_DIV_2/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.914  98.492/*        0.354/*         FIFO/DUT0/\SYNC_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.914  98.492/*        0.354/*         FIFO/DUT0/\SYNC_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.915  98.492/*        0.354/*         FIFO/DUT0/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.913  98.493/*        0.354/*         FIFO/DUT0/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.875  98.498/*        0.348/*         SYS_CTRL/\ADDRESS_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.876  98.498/*        0.348/*         SYS_CTRL/\ADDRESS_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.877  98.499/*        0.348/*         SYS_CTRL/\ADDRESS_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.881  98.500/*        0.338/*         DATA_SYNC/\SYNC_BUS_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.882  98.502/*        0.338/*         DATA_SYNC/\SYNC_BUS_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.884  98.503/*        0.338/*         DATA_SYNC/PULSE_GEN_OUT_reg/RN    1
@(R)->SCAN_CLK(R)	100.888  98.503/*        0.364/*         CLK_DIV_2/flag_reg/RN    1
@(R)->SCAN_CLK(R)	100.884  98.504/*        0.338/*         DATA_SYNC/\SYNC_BUS_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.885  98.505/*        0.337/*         DATA_SYNC/\SYNC_BUS_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.885  98.506/*        0.337/*         DATA_SYNC/\SYNC_BUS_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.886  98.506/*        0.337/*         SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.884  98.506/*        0.338/*         DATA_SYNC/\SYNC_BUS_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.887  98.506/*        0.337/*         SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.887  98.507/*        0.337/*         SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.885  98.508/*        0.337/*         DATA_SYNC/EN_PULSE_reg/RN    1
@(R)->SCAN_CLK(R)	100.914  98.510/*        0.353/*         FIFO/DUT0/\REG_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */98.511        */0.385         FIFO/DUT2/\WR_PTR_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.888  98.512/*        0.364/*         CLK_DIV_2/\counter_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.876  */98.538        */0.395         FIFO/DUT3/\RD_PTR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */98.541        */0.384         FIFO/DUT2/\WR_PTR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */98.550        */0.382         FIFO/DUT2/\WR_PTR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.830  */98.552        */0.383         FIFO/DUT2/\WR_PTR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.559        */0.503         SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */98.559        */0.395         FIFO/DUT3/\RD_PTR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */98.560        */0.395         FIFO/DUT3/\RD_PTR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */98.560        */0.395         FIFO/DUT3/\RD_PTR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.683  */98.569        */0.552         UART_RX/DUT4/str_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.687  */98.588        */0.533         Reg_file/\REG_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.597        */0.533         Reg_file/\REG_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.662  */98.600        */0.545         Reg_file/\REG_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.682  */98.600        */0.531         Reg_file/\REG_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.604        */0.531         Reg_file/\REG_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.678  */98.606        */0.529         Reg_file/\REG_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.607        */0.530         Reg_file/\REG_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.678  */98.610        */0.532         Reg_file/\REG_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.610        */0.529         Reg_file/\REG_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */98.625        */0.371         DATA_SYNC/EN_PULSE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.628        */0.526         Reg_file/\REG_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.671  */98.628        */0.537         Reg_file/\REG_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.690  */98.630        */0.525         Reg_file/\REG_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.633        */0.525         Reg_file/\REG_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.684  */98.634        */0.525         Reg_file/\REG_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */98.637        */0.525         Reg_file/\REG_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.645        */0.495         DATA_SYNC/\SYNC_BUS_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.688  */98.653        */0.521         Reg_file/\REG_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.659        */0.519         Reg_file/\REG_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.661        */0.517         DATA_SYNC/PULSE_GEN_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.664        */0.517         Reg_file/\REG_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.664        */0.518         Reg_file/\REG_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.670        */0.517         Reg_file/\REG_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.670        */0.516         Reg_file/\REG_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.671        */0.514         Reg_file/\REG_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.674        */0.509         UART_RX/DUT1/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */98.695        */0.504         UART_TX/DUT0/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.696        */0.508         Reg_file/\REG_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.703        */0.531         UART_RX/DUT1/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.704        */0.506         Reg_file/\REG_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.678  */98.709        */0.550         FIFO/DUT4/\MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.711        */0.507         FIFO/DUT2/\WR_ADDR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.715        */0.507         FIFO/DUT2/\WR_ADDR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.720        */0.509         UART_RX/DUT6/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.720        */0.504         Reg_file/\REG_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.722        */0.514         Reg_file/\REG_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.724        */0.499         Reg_file/\REG_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.676  */98.725        */0.557         UART_RX/DUT6/\p_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.727        */0.509         UART_RX/DUT6/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.727        */0.489         SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.733        */0.509         UART_RX/DUT1/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.735        */0.502         Reg_file/\REG_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.756  */98.735        */0.513         UART_TX/DUT0/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.737        */0.505         UART_RX/DUT0/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.738        */0.501         UART_TX/DUT1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.738        */0.523         UART_RX/DUT2/sample_1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.739        */0.501         Reg_file/\REG_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.740        */0.523         UART_RX/DUT1/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.743        */0.522         UART_RX/DUT1/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.682  */98.745        */0.553         UART_RX/DUT0/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.745        */0.508         UART_RX/DUT0/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.749        */0.499         DATA_SYNC/\SYNC_BUS_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.749        */0.503         Reg_file/\REG_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.744  */98.749        */0.509         CLK_DIV_2/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.751        */0.498         DATA_SYNC/\SYNC_BUS_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */98.752        */0.502         UART_TX/DUT0/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.756        */0.498         DATA_SYNC/\SYNC_BUS_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.758        */0.487         FIFO/DUT2/\WR_PTR_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.758        */0.509         CLK_DIV_1/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.760        */0.497         DATA_SYNC/\SYNC_BUS_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.761        */0.526         SYS_CTRL/\ADDRESS_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.755  */98.762        */0.511         UART_TX/DUT2/PAR_BIT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.686  */98.767        */0.521         FIFO/DUT2/\WR_PTR_binary_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.768        */0.495         DATA_SYNC/\SYNC_BUS_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.769        */0.534         FIFO/DUT3/\RD_PTR_binary_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.770        */0.517         UART_RX/DUT1/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.771        */0.522         CLK_DIV_2/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.772        */0.522         CLK_DIV_2/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.772        */0.522         CLK_DIV_1/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.773        */0.496         FIFO/DUT2/\WR_PTR_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.773  */98.775        */0.498         FIFO/DUT3/\RD_PTR_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.776        */0.494         DATA_SYNC/\SYNC_BUS_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.776        */0.495         DATA_SYNC/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.773  */98.777        */0.495         UART_TX/DUT1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.777        */0.495         FIFO/DUT2/\WR_PTR_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.761  */98.781        */0.508         FIFO/DUT3/\RD_ADDR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.781        */0.539         UART_TX/DUT0/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.783        */0.509         UART_RX/DUT1/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.784        */0.491         Reg_file/\RD_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.784        */0.487         RST_SYNC_1/SYNC_RST_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.784        */0.493         FIFO/DUT2/\WR_ADDR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.784        */0.514         UART_RX/DUT6/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */98.785        */0.507         FIFO/DUT3/\RD_PTR_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */98.785        */0.507         FIFO/DUT3/\RD_PTR_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.787        */0.492         Reg_file/\RD_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.787        */0.538         UART_TX/DUT0/\REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.787        */0.505         UART_RX/DUT1/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.789        */0.490         Reg_file/\RD_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.669  */98.789        */0.556         FIFO/DUT4/\MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.790        */0.519         CLK_DIV_1/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.790        */0.518         CLK_DIV_2/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.791        */0.495         Reg_file/\REG_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.792        */0.518         CLK_DIV_1/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.793        */0.518         CLK_DIV_1/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.794        */0.518         CLK_DIV_2/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.794        */0.492         FIFO/DUT2/\WR_PTR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.794        */0.518         CLK_DIV_1/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.795        */0.518         CLK_DIV_2/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.796        */0.518         CLK_DIV_2/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.797        */0.489         Reg_file/\REG_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.797        */0.517         CLK_DIV_2/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.798        */0.492         FIFO/DUT2/\WR_PTR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.798        */0.490         Reg_file/\REG_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.798        */0.489         Reg_file/\REG_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.798        */0.491         DATA_SYNC/\SYNC_BUS_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.799        */0.489         Reg_file/\RD_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.799        */0.485         FIFO/DUT1/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.800        */0.520         SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.800        */0.521         SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.800        */0.491         DATA_SYNC/EN_PULSE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.800        */0.517         CLK_DIV_1/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.801        */0.489         Reg_file/\REG_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.801        */0.512         UART_RX/DUT6/\p_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.745  */98.801        */0.518         UART_TX/DUT3/TX_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.801        */0.492         Reg_file/\REG_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.802        */0.489         Reg_file/\RD_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.802        */0.512         UART_RX/DUT6/\p_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.804        */0.491         FIFO/DUT2/\WR_PTR_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.804        */0.511         UART_RX/DUT6/\p_data_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.806        */0.488         Reg_file/\REG_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.769  */98.807        */0.500         UART_TX/DUT1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.807        */0.511         UART_RX/DUT6/\p_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.807        */0.489         Reg_file/\REG_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.807        */0.490         Reg_file/\RD_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.808        */0.488         Reg_file/\RD_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.767  */98.808        */0.503         FIFO/DUT3/\RD_PTR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.809        */0.482         SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */98.809        */0.503         FIFO/DUT3/\RD_PTR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.809        */0.488         Reg_file/\REG_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.809        */0.488         Reg_file/\REG_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.810        */0.489         Reg_file/\REG_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.810        */0.510         UART_RX/DUT6/\p_data_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.810        */0.488         Reg_file/\REG_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.810        */0.510         UART_RX/DUT2/sample_2_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.810        */0.519         SYS_CTRL/\ADDRESS_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.811        */0.488         Reg_file/\REG_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.811        */0.489         Reg_file/\REG_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.811        */0.488         Reg_file/\REG_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.811        */0.488         Reg_file/\REG_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.811        */0.487         Reg_file/\REG_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.811        */0.521         SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.812        */0.487         Reg_file/\REG_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.812        */0.519         SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.812        */0.519         SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.812        */0.487         Reg_file/\REG_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.813        */0.521         SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.813        */0.521         SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.813        */0.510         UART_RX/DUT6/\p_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.813        */0.488         Reg_file/\REG_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.813        */0.488         Reg_file/\REG_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.813        */0.502         FIFO/DUT3/\RD_PTR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.813        */0.487         Reg_file/\REG_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.813        */0.488         Reg_file/\REG_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.814        */0.488         Reg_file/\REG_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.814        */0.521         SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.814        */0.488         Reg_file/\REG_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.814        */0.488         Reg_file/\REG_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.814        */0.534         UART_TX/DUT0/\REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.814        */0.519         SYS_CTRL/\ADDRESS_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.814        */0.487         Reg_file/\REG_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.814        */0.519         SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.815        */0.521         SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.815        */0.487         Reg_file/\REG_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.815        */0.519         SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.815        */0.487         Reg_file/\REG_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.815        */0.487         Reg_file/\REG_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.815        */0.487         Reg_file/\REG_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.815        */0.488         Reg_file/\REG_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.815        */0.488         Reg_file/\REG_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.815        */0.488         Reg_file/\REG_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.816        */0.487         Reg_file/\REG_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.816        */0.487         Reg_file/\REG_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.816        */0.489         FIFO/DUT2/\WR_PTR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.816        */0.487         DATA_SYNC/SYNC_BUS_EN_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.816        */0.487         Reg_file/\REG_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.816        */0.487         Reg_file/\REG_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.816        */0.487         Reg_file/\REG_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.816        */0.487         Reg_file/\REG_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.817        */0.487         Reg_file/\REG_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.817        */0.488         Reg_file/\REG_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.817        */0.487         Reg_file/\REG_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.817        */0.487         Reg_file/\REG_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.817        */0.487         Reg_file/\REG_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.817        */0.488         Reg_file/\REG_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.817        */0.520         SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.817        */0.489         Reg_file/\REG_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.817        */0.521         SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.817        */0.487         Reg_file/\REG_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.817        */0.487         Reg_file/\REG_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.817        */0.487         Reg_file/\REG_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.818        */0.487         Reg_file/\REG_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.818        */0.488         Reg_file/\REG_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.763  */98.818        */0.501         UART_TX/DUT2/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.818        */0.488         Reg_file/\REG_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.818        */0.509         UART_RX/DUT2/sample_3_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.818        */0.487         Reg_file/\REG_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.818        */0.487         Reg_file/\REG_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.819        */0.487         Reg_file/\REG_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.819        */0.487         Reg_file/\REG_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.819        */0.487         Reg_file/\REG_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.690  */98.819        */0.520         SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.819        */0.489         Reg_file/\REG_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.819        */0.487         Reg_file/\REG_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.819        */0.487         Reg_file/\REG_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.819        */0.488         Reg_file/\REG_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.819        */0.518         SYS_CTRL/\ADDRESS_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.820        */0.534         UART_TX/DUT0/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.820        */0.518         SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.820        */0.486         Reg_file/\REG_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.820        */0.487         Reg_file/\REG_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.820        */0.488         Reg_file/\REG_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.820        */0.486         Reg_file/\REG_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.820        */0.486         Reg_file/\REG_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.821        */0.487         Reg_file/\REG_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.821        */0.487         Reg_file/\REG_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.821        */0.487         Reg_file/\REG_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.821        */0.488         Reg_file/\REG_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.821        */0.487         Reg_file/\REG_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.821        */0.486         Reg_file/\REG_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */98.822        */0.501         UART_TX/DUT2/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.822        */0.487         Reg_file/\REG_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.822        */0.486         Reg_file/\REG_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.822        */0.486         Reg_file/\REG_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.822        */0.486         Reg_file/\REG_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.822        */0.488         Reg_file/\REG_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.823        */0.533         UART_TX/DUT0/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.823        */0.486         Reg_file/\REG_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.823        */0.487         Reg_file/\REG_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.823        */0.508         UART_RX/DUT3/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.823        */0.486         Reg_file/\REG_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.823        */0.486         Reg_file/\REG_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.759  */98.823        */0.508         UART_TX/DUT0/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.823        */0.533         UART_TX/DUT0/\REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.823        */0.487         Reg_file/\REG_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */98.823        */0.501         UART_TX/DUT2/\REG_reg[5] /SI    1
@(R)->SCAN_CLK(R)	101.226  98.823/*        0.001/*         Reg_file/\REG_reg[3][5] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.823        */0.487         Reg_file/\REG_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.824        */0.486         Reg_file/\REG_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.824        */0.486         Reg_file/\REG_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.763  */98.824        */0.501         UART_TX/DUT2/\REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.824        */0.486         Reg_file/\REG_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.825        */0.487         Reg_file/\REG_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.825        */0.486         Reg_file/\REG_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.825        */0.486         Reg_file/\REG_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.825        */0.483         Reg_file/\REG_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.826        */0.489         Reg_file/\RD_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.826        */0.487         Reg_file/\REG_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.767  */98.826        */0.500         UART_TX/DUT2/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */98.826        */0.501         PULSE_GEN/FLOP_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.826        */0.488         FIFO/DUT1/\SYNC_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.827        */0.486         FIFO/DUT2/\WR_ADDR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.828        */0.488         Reg_file/RD_DATA_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  */98.828        */0.552         FIFO/DUT4/\MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.828        */0.485         Reg_file/\REG_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */98.829        */0.500         UART_TX/DUT2/\REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */98.829        */0.500         UART_TX/DUT2/\REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.770  */98.829        */0.500         FIFO/DUT0/\SYNC_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.767  */98.829        */0.500         UART_TX/DUT2/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.830        */0.487         Reg_file/\REG_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.830        */0.500         FIFO/DUT3/\RD_PTR_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.830        */0.485         FIFO/DUT1/\SYNC_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.831        */0.486         Reg_file/\REG_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.769  */98.831        */0.499         FIFO/DUT0/\SYNC_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.831        */0.519         SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.769  */98.832        */0.499         UART_TX/DUT0/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.659  */98.833        */0.552         FIFO/DUT4/\MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.833        */0.487         Reg_file/\REG_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.834        */0.507         UART_RX/DUT5/stp_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.834        */0.486         FIFO/DUT1/\SYNC_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.763  */98.834        */0.505         FIFO/DUT3/\RD_ADDR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.834        */0.511         RST_SYNC_2/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.668  */98.836        */0.552         FIFO/DUT4/\MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.676  */98.836        */0.551         FIFO/DUT4/\MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.838        */0.479         RST_SYNC_1/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.838        */0.485         FIFO/DUT1/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.769  */98.839        */0.498         FIFO/DUT0/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.839        */0.485         FIFO/DUT1/\SYNC_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.671  */98.839        */0.551         FIFO/DUT4/\MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.680  */98.840        */0.550         FIFO/DUT4/\MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.670  */98.840        */0.552         FIFO/DUT4/\MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.671  */98.841        */0.551         FIFO/DUT4/\MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.841        */0.484         FIFO/DUT1/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.675  */98.842        */0.550         FIFO/DUT4/\MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.675  */98.842        */0.551         FIFO/DUT4/\MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.677  */98.842        */0.550         FIFO/DUT4/\MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.770  */98.843        */0.498         FIFO/DUT0/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.659  */98.843        */0.553         FIFO/DUT4/\MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.680  */98.843        */0.549         FIFO/DUT4/\MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.772  */98.843        */0.497         FIFO/DUT0/\SYNC_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.678  */98.844        */0.549         FIFO/DUT4/\MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.844        */0.485         RST_SYNC_1/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.676  */98.844        */0.550         FIFO/DUT4/\MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.844        */0.549         FIFO/DUT4/\MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.676  */98.845        */0.550         FIFO/DUT4/\MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.672  */98.846        */0.550         FIFO/DUT4/\MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.681  */98.846        */0.549         FIFO/DUT4/\MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.676  */98.846        */0.550         FIFO/DUT4/\MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.681  */98.847        */0.549         FIFO/DUT4/\MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.680  */98.847        */0.549         FIFO/DUT4/\MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.847        */0.549         FIFO/DUT4/\MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.848        */0.483         FIFO/DUT1/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.848        */0.497         FIFO/DUT0/\SYNC_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.680  */98.848        */0.549         FIFO/DUT4/\MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.848        */0.483         DATA_SYNC/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.659  */98.848        */0.552         FIFO/DUT4/\MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.677  */98.849        */0.549         FIFO/DUT4/\MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.678  */98.849        */0.549         FIFO/DUT4/\MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.677  */98.849        */0.549         FIFO/DUT4/\MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.677  */98.849        */0.549         FIFO/DUT4/\MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.850        */0.549         FIFO/DUT4/\MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.669  */98.850        */0.550         FIFO/DUT4/\MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.672  */98.850        */0.550         FIFO/DUT4/\MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.677  */98.850        */0.549         FIFO/DUT4/\MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.680  */98.850        */0.549         FIFO/DUT4/\MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.681  */98.850        */0.549         FIFO/DUT4/\MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.851        */0.549         FIFO/DUT4/\MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.851        */0.501         UART_RX/DUT3/par_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.672  */98.852        */0.550         FIFO/DUT4/\MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.773  */98.852        */0.496         FIFO/DUT0/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.675  */98.852        */0.549         FIFO/DUT4/\MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.852        */0.549         FIFO/DUT4/\MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.680  */98.853        */0.548         FIFO/DUT4/\MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.853        */0.549         FIFO/DUT4/\MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.854        */0.481         SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.680  */98.854        */0.548         FIFO/DUT4/\MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  */98.854        */0.551         FIFO/DUT4/\MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  */98.854        */0.551         FIFO/DUT4/\MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.676  */98.854        */0.549         FIFO/DUT4/\MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.772  */98.854        */0.496         UART_TX/DUT0/\REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.678  */98.855        */0.549         FIFO/DUT4/\MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.681  */98.855        */0.548         FIFO/DUT4/\MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.680  */98.855        */0.548         FIFO/DUT4/\MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.856        */0.548         FIFO/DUT4/\MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.772  */98.856        */0.496         UART_TX/DUT0/SER_DATA_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.672  */98.856        */0.549         FIFO/DUT4/\MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.682  */98.856        */0.548         FIFO/DUT4/\MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.681  */98.856        */0.543         FIFO/DUT4/\MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.677  */98.857        */0.549         FIFO/DUT4/\MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.677  */98.857        */0.548         FIFO/DUT4/\MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.677  */98.858        */0.548         FIFO/DUT4/\MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */98.858        */0.393         DATA_SYNC/PULSE_GEN_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.676  */98.858        */0.549         FIFO/DUT4/\MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.680  */98.859        */0.548         FIFO/DUT4/\MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.681  */98.859        */0.548         FIFO/DUT4/\MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.767  */98.860        */0.500         FIFO/DUT0/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.861        */0.510         RST_SYNC_2/SYNC_RST_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.861        */0.502         UART_RX/DUT1/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.748  */98.862        */0.504         RST_SYNC_2/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.830  */98.862        */0.384         FIFO/DUT1/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.678  */98.864        */0.549         FIFO/DUT4/\MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.865        */0.517         CLK_DIV_2/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.871        */0.549         FIFO/DUT4/\MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.871        */0.549         FIFO/DUT4/\MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */98.873        */0.382         FIFO/DUT1/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */98.876        */0.381         FIFO/DUT1/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */98.878        */0.381         FIFO/DUT1/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.883        */0.517         CLK_DIV_1/flag_reg/SI    1
@(R)->SCAN_CLK(R)	100.899  98.894/*        0.307/*         RST_SYNC_1/\stages_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.906  98.901/*        0.301/*         RST_SYNC_1/SYNC_RST_reg/RN    1
@(R)->SCAN_CLK(R)	100.919  98.915/*        0.332/*         RST_SYNC_2/\stages_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.921  98.916/*        0.300/*         RST_SYNC_1/\stages_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.927  98.922/*        0.325/*         RST_SYNC_2/SYNC_RST_reg/RN    1
@(R)->SCAN_CLK(R)	100.927  98.923/*        0.325/*         RST_SYNC_2/\stages_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */98.928        */0.379         DATA_SYNC/SYNC_BUS_EN_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  */98.935        */0.392         PULSE_GEN/FLOP_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.758  */98.935        */0.504         PULSE_GEN/FLOP_IN_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.846  */98.937        */0.406         RST_SYNC_2/SYNC_RST_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.831  */98.941        */0.376         FIFO/DUT1/\SYNC_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.832  */98.943        */0.374         RST_SYNC_1/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.872  */98.943        */0.397         FIFO/DUT0/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */98.947        */0.376         FIFO/DUT1/\SYNC_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */98.948        */0.390         FIFO/DUT0/\SYNC_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.829  */98.948        */0.378         RST_SYNC_1/SYNC_RST_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */98.949        */0.396         FIFO/DUT0/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */98.950        */0.376         FIFO/DUT1/\SYNC_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */98.952        */0.389         FIFO/DUT0/\SYNC_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.872  */98.953        */0.395         FIFO/DUT0/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */98.956        */0.375         FIFO/DUT1/\SYNC_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  */98.957        */0.374         DATA_SYNC/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.881  */98.958        */0.388         FIFO/DUT0/\SYNC_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  */98.961        */0.388         FIFO/DUT0/\SYNC_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */98.966        */0.393         FIFO/DUT0/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */98.967        */0.399         RST_SYNC_2/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */98.972        */0.507         FIFO/DUT3/\RD_ADDR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.994        */0.511         UART_RX/DUT6/\p_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */99.000        */0.488         FIFO/DUT2/\WR_PTR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */99.010        */0.500         FIFO/DUT3/\RD_PTR_reg[0] /SI    1
