# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 15:35:54  December 13, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		non_forwarding_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY non_forwarding
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:35:54  DECEMBER 13, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/EX/EX_stage.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/MA/MA_stage.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/non_forwarding.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/hazard_detect.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/WB/WB_stage.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/WB/mux_4to1.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/MA/lsu/00_src/pc_gen.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/MA/lsu/00_src/output_bank.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/MA/lsu/00_src/out_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/MA/lsu/00_src/LSU.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/MA/lsu/00_src/input_bank.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/MA/lsu/00_src/dmem.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/MA/lsu/00_src/decoder_2to4.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/MA/lsu/00_src/decode_buf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/IF/register_nor.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/IF/pc_reg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/IF/pc_plus4.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/IF/imem.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/IF/IF_stage.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/IF/IF_buf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/ID/immGen.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/ID/ID_stage.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/ID/ID_buf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/ID/controlunit.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/ID/regfile/register.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/ID/regfile/regfile.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/ID/regfile/MUX2.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/ID/regfile/MUX.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/ID/regfile/decoder_5to32.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/ID/BRC/00_src/mux_2to1.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/ID/BRC/00_src/cla_32bit.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/ID/BRC/00_src/cla_4bit.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/ID/BRC/00_src/BRC.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/EX/alu/xor_32bit.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/EX/alu/subtractor.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/EX/alu/sra.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/EX/alu/sltu.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/EX/alu/slt.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/EX/alu/slr.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/EX/alu/sll.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/EX/alu/or_32bit.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/EX/alu/full_adder.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/EX/alu/and_32bit.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/EX/alu/alu.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/EX/alu/adder.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../00_src/wrapper.sv
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"