Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Dec 05 22:26:45 2015
| Host         : Timothy-Y40 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: ADXL_Control/ACCEL_Y_reg[10]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ADXL_Control/ACCEL_Y_reg[11]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ADXL_Control/ACCEL_Y_reg[3]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ADXL_Control/ACCEL_Y_reg[4]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ADXL_Control/ACCEL_Y_reg[5]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ADXL_Control/ACCEL_Y_reg[6]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ADXL_Control/ACCEL_Y_reg[7]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ADXL_Control/ACCEL_Y_reg[8]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ADXL_Control/ACCEL_Y_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.915        0.000                      0                  437        0.131        0.000                      0                  437        4.020        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.915        0.000                      0                  437        0.131        0.000                      0                  437        4.020        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 ADXL_Control/StC_Adxl_Ctrl_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/StC_Adxl_Ctrl_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.056ns (21.993%)  route 3.746ns (78.007%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.708     5.066    ADXL_Control/clk_IBUF_BUFG
    SLICE_X3Y142         FDSE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDSE (Prop_fdse_C_Q)         0.456     5.522 r  ADXL_Control/StC_Adxl_Ctrl_reg[8]/Q
                         net (fo=20, routed)          1.291     6.813    ADXL_Control/Reset_Cnt_Num_Reads
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.150     6.963 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_14/O
                         net (fo=2, routed)           1.064     8.027    ADXL_Control/StC_Adxl_Ctrl[11]_i_14_n_0
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.326     8.353 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_4/O
                         net (fo=1, routed)           0.801     9.154    ADXL_Control/StC_Adxl_Ctrl[11]_i_4_n_0
    SLICE_X5Y142         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_1/O
                         net (fo=11, routed)          0.590     9.868    ADXL_Control/StC_Adxl_Ctrl[11]_i_1_n_0
    SLICE_X5Y141         FDSE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.586    14.771    ADXL_Control/clk_IBUF_BUFG
    SLICE_X5Y141         FDSE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[11]/C
                         clock pessimism              0.252    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X5Y141         FDSE (Setup_fdse_C_CE)      -0.205    14.783    ADXL_Control/StC_Adxl_Ctrl_reg[11]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 ADXL_Control/StC_Adxl_Ctrl_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/StC_Adxl_Ctrl_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.056ns (22.108%)  route 3.720ns (77.892%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.708     5.066    ADXL_Control/clk_IBUF_BUFG
    SLICE_X3Y142         FDSE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDSE (Prop_fdse_C_Q)         0.456     5.522 r  ADXL_Control/StC_Adxl_Ctrl_reg[8]/Q
                         net (fo=20, routed)          1.291     6.813    ADXL_Control/Reset_Cnt_Num_Reads
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.150     6.963 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_14/O
                         net (fo=2, routed)           1.064     8.027    ADXL_Control/StC_Adxl_Ctrl[11]_i_14_n_0
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.326     8.353 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_4/O
                         net (fo=1, routed)           0.801     9.154    ADXL_Control/StC_Adxl_Ctrl[11]_i_4_n_0
    SLICE_X5Y142         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_1/O
                         net (fo=11, routed)          0.565     9.843    ADXL_Control/StC_Adxl_Ctrl[11]_i_1_n_0
    SLICE_X7Y141         FDRE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.586    14.771    ADXL_Control/clk_IBUF_BUFG
    SLICE_X7Y141         FDRE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[2]/C
                         clock pessimism              0.252    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X7Y141         FDRE (Setup_fdre_C_CE)      -0.205    14.783    ADXL_Control/StC_Adxl_Ctrl_reg[2]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 ADXL_Control/StC_Adxl_Ctrl_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/StC_Adxl_Ctrl_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.056ns (22.108%)  route 3.720ns (77.892%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.708     5.066    ADXL_Control/clk_IBUF_BUFG
    SLICE_X3Y142         FDSE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDSE (Prop_fdse_C_Q)         0.456     5.522 r  ADXL_Control/StC_Adxl_Ctrl_reg[8]/Q
                         net (fo=20, routed)          1.291     6.813    ADXL_Control/Reset_Cnt_Num_Reads
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.150     6.963 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_14/O
                         net (fo=2, routed)           1.064     8.027    ADXL_Control/StC_Adxl_Ctrl[11]_i_14_n_0
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.326     8.353 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_4/O
                         net (fo=1, routed)           0.801     9.154    ADXL_Control/StC_Adxl_Ctrl[11]_i_4_n_0
    SLICE_X5Y142         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_1/O
                         net (fo=11, routed)          0.565     9.843    ADXL_Control/StC_Adxl_Ctrl[11]_i_1_n_0
    SLICE_X7Y141         FDRE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.586    14.771    ADXL_Control/clk_IBUF_BUFG
    SLICE_X7Y141         FDRE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[3]/C
                         clock pessimism              0.252    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X7Y141         FDRE (Setup_fdre_C_CE)      -0.205    14.783    ADXL_Control/StC_Adxl_Ctrl_reg[3]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 ADXL_Control/StC_Adxl_Ctrl_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/StC_Adxl_Ctrl_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.056ns (22.108%)  route 3.720ns (77.892%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.708     5.066    ADXL_Control/clk_IBUF_BUFG
    SLICE_X3Y142         FDSE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDSE (Prop_fdse_C_Q)         0.456     5.522 r  ADXL_Control/StC_Adxl_Ctrl_reg[8]/Q
                         net (fo=20, routed)          1.291     6.813    ADXL_Control/Reset_Cnt_Num_Reads
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.150     6.963 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_14/O
                         net (fo=2, routed)           1.064     8.027    ADXL_Control/StC_Adxl_Ctrl[11]_i_14_n_0
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.326     8.353 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_4/O
                         net (fo=1, routed)           0.801     9.154    ADXL_Control/StC_Adxl_Ctrl[11]_i_4_n_0
    SLICE_X5Y142         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_1/O
                         net (fo=11, routed)          0.565     9.843    ADXL_Control/StC_Adxl_Ctrl[11]_i_1_n_0
    SLICE_X7Y141         FDRE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.586    14.771    ADXL_Control/clk_IBUF_BUFG
    SLICE_X7Y141         FDRE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[4]/C
                         clock pessimism              0.252    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X7Y141         FDRE (Setup_fdre_C_CE)      -0.205    14.783    ADXL_Control/StC_Adxl_Ctrl_reg[4]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 ADXL_Control/StC_Adxl_Ctrl_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/StC_Adxl_Ctrl_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 1.056ns (22.040%)  route 3.735ns (77.960%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.708     5.066    ADXL_Control/clk_IBUF_BUFG
    SLICE_X3Y142         FDSE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDSE (Prop_fdse_C_Q)         0.456     5.522 r  ADXL_Control/StC_Adxl_Ctrl_reg[8]/Q
                         net (fo=20, routed)          1.291     6.813    ADXL_Control/Reset_Cnt_Num_Reads
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.150     6.963 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_14/O
                         net (fo=2, routed)           1.064     8.027    ADXL_Control/StC_Adxl_Ctrl[11]_i_14_n_0
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.326     8.353 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_4/O
                         net (fo=1, routed)           0.801     9.154    ADXL_Control/StC_Adxl_Ctrl[11]_i_4_n_0
    SLICE_X5Y142         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_1/O
                         net (fo=11, routed)          0.580     9.858    ADXL_Control/StC_Adxl_Ctrl[11]_i_1_n_0
    SLICE_X3Y141         FDRE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.588    14.773    ADXL_Control/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[1]/C
                         clock pessimism              0.268    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X3Y141         FDRE (Setup_fdre_C_CE)      -0.205    14.801    ADXL_Control/StC_Adxl_Ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 ADXL_Control/StC_Adxl_Ctrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/Cmd_Reg_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.120ns (25.212%)  route 3.322ns (74.788%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.707     5.065    ADXL_Control/clk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  ADXL_Control/StC_Adxl_Ctrl_reg[6]/Q
                         net (fo=51, routed)          1.859     7.442    ADXL_Control/Reset_Sample_Rate_Div
    SLICE_X3Y143         LUT4 (Prop_lut4_I2_O)        0.152     7.594 r  ADXL_Control/Cmd_Reg[1][6]_i_4/O
                         net (fo=2, routed)           0.445     8.039    ADXL_Control/Cmd_Reg[1][6]_i_4_n_0
    SLICE_X4Y143         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  ADXL_Control/Cmd_Reg[1][6]_i_1/O
                         net (fo=7, routed)           0.490     8.854    ADXL_Control/Cmd_Reg[1]0_in[7]
    SLICE_X2Y144         LUT3 (Prop_lut3_I2_O)        0.124     8.978 r  ADXL_Control/Cmd_Reg[0][6]_i_1/O
                         net (fo=4, routed)           0.529     9.508    ADXL_Control/Cmd_Reg[0][6]_i_1_n_0
    SLICE_X2Y144         FDRE                                         r  ADXL_Control/Cmd_Reg_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.589    14.774    ADXL_Control/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ADXL_Control/Cmd_Reg_reg[0][1]/C
                         clock pessimism              0.252    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    14.467    ADXL_Control/Cmd_Reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 ADXL_Control/StC_Adxl_Ctrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/Cmd_Reg_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.120ns (25.212%)  route 3.322ns (74.788%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.707     5.065    ADXL_Control/clk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  ADXL_Control/StC_Adxl_Ctrl_reg[6]/Q
                         net (fo=51, routed)          1.859     7.442    ADXL_Control/Reset_Sample_Rate_Div
    SLICE_X3Y143         LUT4 (Prop_lut4_I2_O)        0.152     7.594 r  ADXL_Control/Cmd_Reg[1][6]_i_4/O
                         net (fo=2, routed)           0.445     8.039    ADXL_Control/Cmd_Reg[1][6]_i_4_n_0
    SLICE_X4Y143         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  ADXL_Control/Cmd_Reg[1][6]_i_1/O
                         net (fo=7, routed)           0.490     8.854    ADXL_Control/Cmd_Reg[1]0_in[7]
    SLICE_X2Y144         LUT3 (Prop_lut3_I2_O)        0.124     8.978 r  ADXL_Control/Cmd_Reg[0][6]_i_1/O
                         net (fo=4, routed)           0.529     9.508    ADXL_Control/Cmd_Reg[0][6]_i_1_n_0
    SLICE_X2Y144         FDRE                                         r  ADXL_Control/Cmd_Reg_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.589    14.774    ADXL_Control/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ADXL_Control/Cmd_Reg_reg[0][2]/C
                         clock pessimism              0.252    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    14.467    ADXL_Control/Cmd_Reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 ADXL_Control/StC_Adxl_Ctrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/Cmd_Reg_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.120ns (25.212%)  route 3.322ns (74.788%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.707     5.065    ADXL_Control/clk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  ADXL_Control/StC_Adxl_Ctrl_reg[6]/Q
                         net (fo=51, routed)          1.859     7.442    ADXL_Control/Reset_Sample_Rate_Div
    SLICE_X3Y143         LUT4 (Prop_lut4_I2_O)        0.152     7.594 r  ADXL_Control/Cmd_Reg[1][6]_i_4/O
                         net (fo=2, routed)           0.445     8.039    ADXL_Control/Cmd_Reg[1][6]_i_4_n_0
    SLICE_X4Y143         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  ADXL_Control/Cmd_Reg[1][6]_i_1/O
                         net (fo=7, routed)           0.490     8.854    ADXL_Control/Cmd_Reg[1]0_in[7]
    SLICE_X2Y144         LUT3 (Prop_lut3_I2_O)        0.124     8.978 r  ADXL_Control/Cmd_Reg[0][6]_i_1/O
                         net (fo=4, routed)           0.529     9.508    ADXL_Control/Cmd_Reg[0][6]_i_1_n_0
    SLICE_X2Y144         FDRE                                         r  ADXL_Control/Cmd_Reg_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.589    14.774    ADXL_Control/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ADXL_Control/Cmd_Reg_reg[0][4]/C
                         clock pessimism              0.252    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    14.467    ADXL_Control/Cmd_Reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 ADXL_Control/StC_Adxl_Ctrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/Cmd_Reg_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.120ns (25.212%)  route 3.322ns (74.788%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.707     5.065    ADXL_Control/clk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  ADXL_Control/StC_Adxl_Ctrl_reg[6]/Q
                         net (fo=51, routed)          1.859     7.442    ADXL_Control/Reset_Sample_Rate_Div
    SLICE_X3Y143         LUT4 (Prop_lut4_I2_O)        0.152     7.594 r  ADXL_Control/Cmd_Reg[1][6]_i_4/O
                         net (fo=2, routed)           0.445     8.039    ADXL_Control/Cmd_Reg[1][6]_i_4_n_0
    SLICE_X4Y143         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  ADXL_Control/Cmd_Reg[1][6]_i_1/O
                         net (fo=7, routed)           0.490     8.854    ADXL_Control/Cmd_Reg[1]0_in[7]
    SLICE_X2Y144         LUT3 (Prop_lut3_I2_O)        0.124     8.978 r  ADXL_Control/Cmd_Reg[0][6]_i_1/O
                         net (fo=4, routed)           0.529     9.508    ADXL_Control/Cmd_Reg[0][6]_i_1_n_0
    SLICE_X2Y144         FDRE                                         r  ADXL_Control/Cmd_Reg_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.589    14.774    ADXL_Control/clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  ADXL_Control/Cmd_Reg_reg[0][6]/C
                         clock pessimism              0.252    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    14.467    ADXL_Control/Cmd_Reg_reg[0][6]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 ADXL_Control/StC_Adxl_Ctrl_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/StC_Adxl_Ctrl_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.056ns (23.057%)  route 3.524ns (76.943%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.708     5.066    ADXL_Control/clk_IBUF_BUFG
    SLICE_X3Y142         FDSE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDSE (Prop_fdse_C_Q)         0.456     5.522 r  ADXL_Control/StC_Adxl_Ctrl_reg[8]/Q
                         net (fo=20, routed)          1.291     6.813    ADXL_Control/Reset_Cnt_Num_Reads
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.150     6.963 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_14/O
                         net (fo=2, routed)           1.064     8.027    ADXL_Control/StC_Adxl_Ctrl[11]_i_14_n_0
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.326     8.353 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_4/O
                         net (fo=1, routed)           0.801     9.154    ADXL_Control/StC_Adxl_Ctrl[11]_i_4_n_0
    SLICE_X5Y142         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  ADXL_Control/StC_Adxl_Ctrl[11]_i_1/O
                         net (fo=11, routed)          0.368     9.646    ADXL_Control/StC_Adxl_Ctrl[11]_i_1_n_0
    SLICE_X4Y143         FDRE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.587    14.772    ADXL_Control/clk_IBUF_BUFG
    SLICE_X4Y143         FDRE                                         r  ADXL_Control/StC_Adxl_Ctrl_reg[10]/C
                         clock pessimism              0.252    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X4Y143         FDRE (Setup_fdre_C_CE)      -0.205    14.784    ADXL_Control/StC_Adxl_Ctrl_reg[10]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  5.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ADXL_Control/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.596     1.429    ADXL_Control/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  ADXL_Control/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  ADXL_Control/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.124     1.695    ADXL_Control/Adxl_Data_Ready
    SLICE_X2Y140         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.870     1.939    ADXL_Control/clk_IBUF_BUFG
    SLICE_X2Y140         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism             -0.492     1.446    
    SLICE_X2Y140         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.563    ADXL_Control/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ADXL_Control/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/Data_Reg_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.084%)  route 0.146ns (50.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.596     1.429    ADXL_Control/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  ADXL_Control/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  ADXL_Control/Data_Reg_reg[0][7]/Q
                         net (fo=5, routed)           0.146     1.717    ADXL_Control/Adxl_Conf_Err
    SLICE_X2Y140         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.870     1.939    ADXL_Control/clk_IBUF_BUFG
    SLICE_X2Y140         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
                         clock pessimism             -0.492     1.446    
    SLICE_X2Y140         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.561    ADXL_Control/Data_Reg_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ADXL_Control/SPI_Interface/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/Data_Reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.596     1.429    ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  ADXL_Control/SPI_Interface/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  ADXL_Control/SPI_Interface/Dout_reg[0]/Q
                         net (fo=1, routed)           0.112     1.682    ADXL_Control/Dout[0]
    SLICE_X3Y139         FDRE                                         r  ADXL_Control/Data_Reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.868     1.938    ADXL_Control/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  ADXL_Control/Data_Reg_reg[0][0]/C
                         clock pessimism             -0.492     1.445    
    SLICE_X3Y139         FDRE (Hold_fdre_C_D)         0.070     1.515    ADXL_Control/Data_Reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ADXL_Control/Cmd_Reg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/Cmd_Reg_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.298%)  route 0.097ns (40.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.598     1.431    ADXL_Control/clk_IBUF_BUFG
    SLICE_X0Y144         FDRE                                         r  ADXL_Control/Cmd_Reg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  ADXL_Control/Cmd_Reg_reg[1][2]/Q
                         net (fo=2, routed)           0.097     1.669    ADXL_Control/Cmd_Reg_reg[1][2]
    SLICE_X1Y144         FDRE                                         r  ADXL_Control/Cmd_Reg_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.871     1.940    ADXL_Control/clk_IBUF_BUFG
    SLICE_X1Y144         FDRE                                         r  ADXL_Control/Cmd_Reg_reg[2][2]/C
                         clock pessimism             -0.495     1.444    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.057     1.501    ADXL_Control/Cmd_Reg_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ADXL_Control/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.596     1.429    ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  ADXL_Control/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  ADXL_Control/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.154     1.725    ADXL_Control/Dout[4]
    SLICE_X2Y139         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.868     1.938    ADXL_Control/clk_IBUF_BUFG
    SLICE_X2Y139         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism             -0.492     1.445    
    SLICE_X2Y139         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.553    ADXL_Control/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ADXL_Control/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.596     1.429    ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  ADXL_Control/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  ADXL_Control/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.155     1.726    ADXL_Control/Dout[2]
    SLICE_X2Y139         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.868     1.938    ADXL_Control/clk_IBUF_BUFG
    SLICE_X2Y139         SRL16E                                       r  ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism             -0.492     1.445    
    SLICE_X2Y139         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.554    ADXL_Control/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ADXL_Control/SPI_Interface/Dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/Data_Reg_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.597     1.430    ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X3Y140         FDRE                                         r  ADXL_Control/SPI_Interface/Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  ADXL_Control/SPI_Interface/Dout_reg[7]/Q
                         net (fo=1, routed)           0.112     1.683    ADXL_Control/Dout[7]
    SLICE_X3Y139         FDRE                                         r  ADXL_Control/Data_Reg_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.868     1.938    ADXL_Control/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  ADXL_Control/Data_Reg_reg[0][7]/C
                         clock pessimism             -0.492     1.445    
    SLICE_X3Y139         FDRE (Hold_fdre_C_D)         0.066     1.511    ADXL_Control/Data_Reg_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ADXL_Control/SPI_Interface/StC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/SPI_Interface/StC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.477%)  route 0.122ns (39.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.598     1.431    ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X3Y146         FDRE                                         r  ADXL_Control/SPI_Interface/StC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.141     1.572 f  ADXL_Control/SPI_Interface/StC_reg[4]/Q
                         net (fo=14, routed)          0.122     1.694    ADXL_Control/SPI_Interface/EN_SCLK
    SLICE_X2Y146         LUT6 (Prop_lut6_I0_O)        0.045     1.739 r  ADXL_Control/SPI_Interface/StC[0]_i_1/O
                         net (fo=1, routed)           0.000     1.739    ADXL_Control/SPI_Interface/StC[0]_i_1_n_0
    SLICE_X2Y146         FDRE                                         r  ADXL_Control/SPI_Interface/StC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.871     1.940    ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X2Y146         FDRE                                         r  ADXL_Control/SPI_Interface/StC_reg[0]/C
                         clock pessimism             -0.495     1.444    
    SLICE_X2Y146         FDRE (Hold_fdre_C_D)         0.121     1.565    ADXL_Control/SPI_Interface/StC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ADXL_Control/SPI_Interface/StC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/SPI_Interface/StC_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.062%)  route 0.124ns (39.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.598     1.431    ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X3Y146         FDRE                                         r  ADXL_Control/SPI_Interface/StC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  ADXL_Control/SPI_Interface/StC_reg[1]/Q
                         net (fo=9, routed)           0.124     1.696    ADXL_Control/SPI_Interface/StC_reg_n_0_[1]
    SLICE_X2Y146         LUT6 (Prop_lut6_I4_O)        0.045     1.741 r  ADXL_Control/SPI_Interface/StC[7]_i_2/O
                         net (fo=1, routed)           0.000     1.741    ADXL_Control/SPI_Interface/StC[7]_i_2_n_0
    SLICE_X2Y146         FDSE                                         r  ADXL_Control/SPI_Interface/StC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.871     1.940    ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X2Y146         FDSE                                         r  ADXL_Control/SPI_Interface/StC_reg[7]/C
                         clock pessimism             -0.495     1.444    
    SLICE_X2Y146         FDSE (Hold_fdse_C_D)         0.121     1.565    ADXL_Control/SPI_Interface/StC_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ADXL_Control/SPI_Interface/StC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADXL_Control/SPI_Interface/StC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.087%)  route 0.124ns (39.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.598     1.431    ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X3Y146         FDRE                                         r  ADXL_Control/SPI_Interface/StC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  ADXL_Control/SPI_Interface/StC_reg[4]/Q
                         net (fo=14, routed)          0.124     1.696    ADXL_Control/SPI_Interface/EN_SCLK
    SLICE_X2Y146         LUT6 (Prop_lut6_I4_O)        0.045     1.741 r  ADXL_Control/SPI_Interface/StC[3]_i_1/O
                         net (fo=1, routed)           0.000     1.741    ADXL_Control/SPI_Interface/StC[3]_i_1_n_0
    SLICE_X2Y146         FDRE                                         r  ADXL_Control/SPI_Interface/StC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.871     1.940    ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X2Y146         FDRE                                         r  ADXL_Control/SPI_Interface/StC_reg[3]/C
                         clock pessimism             -0.495     1.444    
    SLICE_X2Y146         FDRE (Hold_fdre_C_D)         0.120     1.564    ADXL_Control/SPI_Interface/StC_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y139    ADXL_Control/ACCEL_Y_SUM_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y141    ADXL_Control/ACCEL_Y_SUM_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y141    ADXL_Control/ACCEL_Y_SUM_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y142    ADXL_Control/ACCEL_Y_SUM_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y142    ADXL_Control/ACCEL_Y_SUM_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y142    ADXL_Control/ACCEL_Y_SUM_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y142    ADXL_Control/ACCEL_Y_SUM_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y139    ADXL_Control/ACCEL_Y_SUM_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y139    ADXL_Control/ACCEL_Y_SUM_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y140    ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y140    ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y140    ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y140    ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y139    ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK



