\begin{tikzpicture}[circuit ee IEC, >=Stealth, node distance=0.75cm]
  % circuit
  \def\memlength{3}
  \pgfmathsetmacro\seglength{\memlength * sqrt(2)}

  % ground
  \node[thick] (ground 1) [ground, thick, rotate=-90] at (0, 0){};
  \node[thick] (ground 2) [ground, thick, rotate=-90] at (\seglength, 0){};
  
  % (3, 1) memristor
  \draw[thick] (ground 1) to [short, align=center, i<=\Large $I_1$] ++(0, 0.75*\seglength) coordinate(node b3_1) to [memristor, invert, name=memristor 3_1] ++(135:\memlength) to [short] ++(-0.5*\seglength, 0) coordinate(voltage 3);
  \node [below left of=memristor 3_1] {\Large $G_{3, 1}$};

  % (2, 1) memristor
  \draw[thick] (node b3_1) to [short] ++(0, \seglength) coordinate(node b2_1) to [memristor, invert, name=memristor 2_1] ++(135:\memlength) to [short] ++(-0.5*\seglength, 0) coordinate (voltage 2);
  \node [below left of=memristor 2_1] {\Large $G_{2, 1}$};

  % (1, 1) memristor
  \draw[thick] (node b2_1) to [short] ++(0, \seglength) to [memristor, invert, name=memristor 1_1] ++(135:\memlength) to [short] ++(-0.5*\seglength, 0) coordinate(voltage 1);
  \node [below left of=memristor 1_1] {\Large $G_{1, 1}$};

  % (3, 2) memristor
  \draw[thick] (ground 2) to [short, align=center, i<=\Large $I_2$] ++(0, 0.75*\seglength) coordinate(node b3_2) to [memristor, invert, name=memristor 3_2] ++(135:\memlength) to [crossing] ++(-\seglength, 0) coordinate(node w3_1);
  \node [below left of=memristor 3_2] {\Large $G_{3, 2}$};
  
  % (2, 2) memristor
  \draw[thick] (node b3_2) to [short] ++(0, \seglength) coordinate(node b2_2) to [memristor, invert, name=memristor 2_2] ++(135:\memlength) to [crossing] ++(-\seglength, 0) coordinate(node w2_1);
  \node [below left of=memristor 2_2] {\Large $G_{2, 2}$};

  % (1, 2) memristor
  \draw[thick] (node b2_2) to [short] ++(0, \seglength) to [memristor, invert, name=memristor 1_2] ++(135:\memlength) to [short] ++(-\seglength, 0) coordinate(node w1_1);
  \node [below left of=memristor 1_2] {\Large $G_{1, 2}$};

  % voltage nodes
  \node [ocirc, thick] at (voltage 1) {};
  \node [left of=voltage 1, node distance=0.5cm] {\Large $V_1$};
  \node [ocirc, thick] at (voltage 2) {};
  \node [left of=voltage 2, node distance=0.5cm] {\Large $V_2$};
  \node [ocirc, thick] at (voltage 3) {};
  \node [left of=voltage 3, node distance=0.5cm] {\Large $V_3$};

  % intersection at bit line nodes
  \node [circ, thick] at (node b2_1) {};
  \node [circ, thick] at (node b3_1) {};
  \node [circ, thick] at (node b2_2) {};
  \node [circ, thick] at (node b3_2) {};

  % intersection at word line nodes
  \node [circ, thick] at (node w1_1) {};
  \node [circ, thick] at (node w2_1) {};
  \node [circ, thick] at (node w3_1) {};

  \node [right of=node b2_2, scale=1.75, xshift=3.5cm] {$
  \begin{bmatrix} I_1 & I_2 \end{bmatrix}
  =
  \begin{bmatrix}
    V_1 & V_2 & V_3
  \end{bmatrix}
  \begin{bmatrix}
    G_{1,1} & G_{1,2} \\
    G_{2,1} & G_{2,2} \\
    G_{3,1} & G_{3,2}
  \end{bmatrix}
$};
\end{tikzpicture}
