set_property -dict {PACKAGE_PIN BR15 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_act_n[0]}]
set_property -dict {PACKAGE_PIN BP15 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[0]}]
set_property -dict {PACKAGE_PIN BU8 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[1]}]
set_property -dict {PACKAGE_PIN BT9 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[2]}]
set_property -dict {PACKAGE_PIN BR14 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[3]}]
set_property -dict {PACKAGE_PIN BN10 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[4]}]
set_property -dict {PACKAGE_PIN BT6 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[5]}]
set_property -dict {PACKAGE_PIN BR8 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[6]}]
set_property -dict {PACKAGE_PIN BP7 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[7]}]
set_property -dict {PACKAGE_PIN BR6 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[8]}]
set_property -dict {PACKAGE_PIN BN14 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[9]}]
set_property -dict {PACKAGE_PIN BR12 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[10]}]
set_property -dict {PACKAGE_PIN BR7 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[11]}]
set_property -dict {PACKAGE_PIN BN2 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[12]}]
set_property -dict {PACKAGE_PIN BT8 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[13]}]
set_property -dict {PACKAGE_PIN BU10 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[14]}]
set_property -dict {PACKAGE_PIN BR9 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[15]}]
set_property -dict {PACKAGE_PIN BN13 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_adr[16]}]
set_property -dict {PACKAGE_PIN BP13 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_ba[0]}]
set_property -dict {PACKAGE_PIN BN9 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_ba[1]}]
set_property -dict {PACKAGE_PIN BT13 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_bg[0]}]
set_property -dict {PACKAGE_PIN BT11 IOSTANDARD DIFF_SSTL12} [get_ports {CH0_DDR4_0_0_ck_t[0]}]
set_property -dict {PACKAGE_PIN BN12 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_cke[0]}]
set_property -dict {PACKAGE_PIN BP10 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_cs_n[0]}]
set_property -dict {PACKAGE_PIN BY13 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property -dict {PACKAGE_PIN BU13 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property -dict {PACKAGE_PIN CC7 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property -dict {PACKAGE_PIN CD9 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property -dict {PACKAGE_PIN CA4 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property -dict {PACKAGE_PIN BV5 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property -dict {PACKAGE_PIN CE2 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property -dict {PACKAGE_PIN BN3 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property -dict {PACKAGE_PIN BN7 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dm_n[8]}]
set_property -dict {PACKAGE_PIN BY12 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property -dict {PACKAGE_PIN CA11 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property -dict {PACKAGE_PIN CA10 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property -dict {PACKAGE_PIN CB12 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property -dict {PACKAGE_PIN CB8 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property -dict {PACKAGE_PIN CA13 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property -dict {PACKAGE_PIN CA9 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property -dict {PACKAGE_PIN CB13 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property -dict {PACKAGE_PIN BV8 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property -dict {PACKAGE_PIN BV9 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property -dict {PACKAGE_PIN BV12 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property -dict {PACKAGE_PIN BW9 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property -dict {PACKAGE_PIN BV7 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property -dict {PACKAGE_PIN BV10 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property -dict {PACKAGE_PIN BV13 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property -dict {PACKAGE_PIN BW11 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property -dict {PACKAGE_PIN CD5 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property -dict {PACKAGE_PIN CF4 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property -dict {PACKAGE_PIN CD4 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property -dict {PACKAGE_PIN CF5 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property -dict {PACKAGE_PIN CC4 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property -dict {PACKAGE_PIN CG5 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property -dict {PACKAGE_PIN CC5 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property -dict {PACKAGE_PIN CE6 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property -dict {PACKAGE_PIN CJ9 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property -dict {PACKAGE_PIN CJ6 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property -dict {PACKAGE_PIN CF9 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property -dict {PACKAGE_PIN CJ7 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property -dict {PACKAGE_PIN CE8 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property -dict {PACKAGE_PIN CH8 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property -dict {PACKAGE_PIN CE9 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property -dict {PACKAGE_PIN CF8 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property -dict {PACKAGE_PIN CB2 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property -dict {PACKAGE_PIN CA5 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property -dict {PACKAGE_PIN CB3 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property -dict {PACKAGE_PIN CB5 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property -dict {PACKAGE_PIN CA1 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property -dict {PACKAGE_PIN BY6 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property -dict {PACKAGE_PIN CB1 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property -dict {PACKAGE_PIN CA6 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property -dict {PACKAGE_PIN BV2 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property -dict {PACKAGE_PIN BY3 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property -dict {PACKAGE_PIN BW1 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property -dict {PACKAGE_PIN BW4 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property -dict {PACKAGE_PIN BV3 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property -dict {PACKAGE_PIN BY4 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property -dict {PACKAGE_PIN BW2 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property -dict {PACKAGE_PIN BW5 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property -dict {PACKAGE_PIN CD2 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property -dict {PACKAGE_PIN CF3 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property -dict {PACKAGE_PIN CD1 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property -dict {PACKAGE_PIN CF2 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property -dict {PACKAGE_PIN CE3 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property -dict {PACKAGE_PIN CG3 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property -dict {PACKAGE_PIN CE4 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property -dict {PACKAGE_PIN CH4 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property -dict {PACKAGE_PIN BP2 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property -dict {PACKAGE_PIN BU2 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property -dict {PACKAGE_PIN BR2 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property -dict {PACKAGE_PIN BT1 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property -dict {PACKAGE_PIN BP1 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property -dict {PACKAGE_PIN BU1 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property -dict {PACKAGE_PIN BR1 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property -dict {PACKAGE_PIN BU3 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property -dict {PACKAGE_PIN BN5 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[64]}]
set_property -dict {PACKAGE_PIN BP5 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[65]}]
set_property -dict {PACKAGE_PIN BP6 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[66]}]
set_property -dict {PACKAGE_PIN BP4 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[67]}]
set_property -dict {PACKAGE_PIN BT4 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[68]}]
set_property -dict {PACKAGE_PIN BN4 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[69]}]
set_property -dict {PACKAGE_PIN BU5 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[70]}]
set_property -dict {PACKAGE_PIN BR4 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_0_dq[71]}]
set_property -dict {PACKAGE_PIN CB11 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property -dict {PACKAGE_PIN BY11 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property -dict {PACKAGE_PIN CH5 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property -dict {PACKAGE_PIN CH9 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property -dict {PACKAGE_PIN CB7 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property -dict {PACKAGE_PIN BY2 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property -dict {PACKAGE_PIN CC3 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property -dict {PACKAGE_PIN BR3 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property -dict {PACKAGE_PIN BU7 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_0_dqs_t[8]}]
set_property -dict {PACKAGE_PIN BP11 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_0_odt[0]}]
set_property -dict {PACKAGE_PIN BW7 IOSTANDARD LVCMOS12} [get_ports {CH0_DDR4_0_0_reset_n[0]}]
set_property -dict {PACKAGE_PIN CG22 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_act_n[0]}]
set_property -dict {PACKAGE_PIN CH20 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[0]}]
set_property -dict {PACKAGE_PIN CG23 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[1]}]
set_property -dict {PACKAGE_PIN CH23 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[2]}]
set_property -dict {PACKAGE_PIN BV20 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[3]}]
set_property -dict {PACKAGE_PIN BU19 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[4]}]
set_property -dict {PACKAGE_PIN CB18 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[5]}]
set_property -dict {PACKAGE_PIN CC18 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[6]}]
set_property -dict {PACKAGE_PIN CC19 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[7]}]
set_property -dict {PACKAGE_PIN CH18 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[8]}]
set_property -dict {PACKAGE_PIN CF23 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[9]}]
set_property -dict {PACKAGE_PIN CD20 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[10]}]
set_property -dict {PACKAGE_PIN BV18 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[11]}]
set_property -dict {PACKAGE_PIN CD21 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[12]}]
set_property -dict {PACKAGE_PIN CE19 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[13]}]
set_property -dict {PACKAGE_PIN BY19 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[14]}]
set_property -dict {PACKAGE_PIN BT19 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[15]}]
set_property -dict {PACKAGE_PIN CJ19 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[16]}]
set_property -dict {PACKAGE_PIN CG18 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_adr[17]}]
set_property -dict {PACKAGE_PIN CD15 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_alert_n[0]}]
set_property -dict {PACKAGE_PIN CD19 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_ba[0]}]
set_property -dict {PACKAGE_PIN CF19 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_ba[1]}]
set_property -dict {PACKAGE_PIN CE21 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_bg[0]}]
set_property -dict {PACKAGE_PIN CG21 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_bg[1]}]
set_property -dict {PACKAGE_PIN CF21 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_ck_t[0]}]
set_property -dict {PACKAGE_PIN CE22 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_ck_c[0]}]
set_property -dict {PACKAGE_PIN CJ22 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_cke[0]}]
set_property -dict {PACKAGE_PIN CH19 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_cs_n[0]}]
set_property -dict {PACKAGE_PIN BV17 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[0]}]
set_property -dict {PACKAGE_PIN BT17 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[1]}]
set_property -dict {PACKAGE_PIN BT16 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[2]}]
set_property -dict {PACKAGE_PIN BU16 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[3]}]
set_property -dict {PACKAGE_PIN BV15 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[4]}]
set_property -dict {PACKAGE_PIN BW15 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[5]}]
set_property -dict {PACKAGE_PIN BW14 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[6]}]
set_property -dict {PACKAGE_PIN BV14 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[7]}]
set_property -dict {PACKAGE_PIN BU24 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[8]}]
set_property -dict {PACKAGE_PIN BU25 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[9]}]
set_property -dict {PACKAGE_PIN BV24 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[10]}]
set_property -dict {PACKAGE_PIN BV26 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[11]}]
set_property -dict {PACKAGE_PIN BV29 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[12]}]
set_property -dict {PACKAGE_PIN BW29 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[13]}]
set_property -dict {PACKAGE_PIN BW28 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[14]}]
set_property -dict {PACKAGE_PIN BU28 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[15]}]
set_property -dict {PACKAGE_PIN CF26 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[16]}]
set_property -dict {PACKAGE_PIN CE26 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[17]}]
set_property -dict {PACKAGE_PIN CF25 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[18]}]
set_property -dict {PACKAGE_PIN CE24 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[19]}]
set_property -dict {PACKAGE_PIN CE29 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[20]}]
set_property -dict {PACKAGE_PIN CF29 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[21]}]
set_property -dict {PACKAGE_PIN CG28 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[22]}]
set_property -dict {PACKAGE_PIN CH28 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[23]}]
set_property -dict {PACKAGE_PIN CB23 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[24]}]
set_property -dict {PACKAGE_PIN BY25 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[25]}]
set_property -dict {PACKAGE_PIN CC23 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[26]}]
set_property -dict {PACKAGE_PIN CA26 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[27]}]
set_property -dict {PACKAGE_PIN CB28 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[28]}]
set_property -dict {PACKAGE_PIN CA29 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[29]}]
set_property -dict {PACKAGE_PIN CC28 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[30]}]
set_property -dict {PACKAGE_PIN CC29 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[31]}]
set_property -dict {PACKAGE_PIN CF14 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[32]}]
set_property -dict {PACKAGE_PIN CF13 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[33]}]
set_property -dict {PACKAGE_PIN CG15 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[34]}]
set_property -dict {PACKAGE_PIN CF15 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[35]}]
set_property -dict {PACKAGE_PIN CG17 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[36]}]
set_property -dict {PACKAGE_PIN CF16 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[37]}]
set_property -dict {PACKAGE_PIN CE17 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[38]}]
set_property -dict {PACKAGE_PIN CG16 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[39]}]
set_property -dict {PACKAGE_PIN CJ14 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[40]}]
set_property -dict {PACKAGE_PIN CH13 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[41]}]
set_property -dict {PACKAGE_PIN CJ12 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[42]}]
set_property -dict {PACKAGE_PIN CH12 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[43]}]
set_property -dict {PACKAGE_PIN CH15 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[44]}]
set_property -dict {PACKAGE_PIN CJ16 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[45]}]
set_property -dict {PACKAGE_PIN CH17 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[46]}]
set_property -dict {PACKAGE_PIN CJ17 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[47]}]
set_property -dict {PACKAGE_PIN BV21 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[48]}]
set_property -dict {PACKAGE_PIN BY21 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[49]}]
set_property -dict {PACKAGE_PIN BW20 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[50]}]
set_property -dict {PACKAGE_PIN BW22 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[51]}]
set_property -dict {PACKAGE_PIN CB20 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[52]}]
set_property -dict {PACKAGE_PIN CA20 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[53]}]
set_property -dict {PACKAGE_PIN CB21 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[54]}]
set_property -dict {PACKAGE_PIN CB22 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[55]}]
set_property -dict {PACKAGE_PIN CH25 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[56]}]
set_property -dict {PACKAGE_PIN CJ25 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[57]}]
set_property -dict {PACKAGE_PIN CG25 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[58]}]
set_property -dict {PACKAGE_PIN CJ26 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[59]}]
set_property -dict {PACKAGE_PIN CJ29 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[60]}]
set_property -dict {PACKAGE_PIN CH29 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[61]}]
set_property -dict {PACKAGE_PIN CH27 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[62]}]
set_property -dict {PACKAGE_PIN CJ27 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[63]}]
set_property -dict {PACKAGE_PIN CA15 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[64]}]
set_property -dict {PACKAGE_PIN BY16 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[65]}]
set_property -dict {PACKAGE_PIN CC17 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[66]}]
set_property -dict {PACKAGE_PIN CD17 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[67]}]
set_property -dict {PACKAGE_PIN CC14 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[68]}]
set_property -dict {PACKAGE_PIN CC13 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[69]}]
set_property -dict {PACKAGE_PIN CD12 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[70]}]
set_property -dict {PACKAGE_PIN CC12 IOSTANDARD POD12} [get_ports {CH0_DDR4_0_1_dq[71]}]
set_property -dict {PACKAGE_PIN BT14 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[0]}]
set_property -dict {PACKAGE_PIN BV23 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[1]}]
set_property -dict {PACKAGE_PIN CE23 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[2]}]
set_property -dict {PACKAGE_PIN BW25 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[3]}]
set_property -dict {PACKAGE_PIN CE12 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[4]}]
set_property -dict {PACKAGE_PIN CG12 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[5]}]
set_property -dict {PACKAGE_PIN BU21 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[6]}]
set_property -dict {PACKAGE_PIN CH24 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[7]}]
set_property -dict {PACKAGE_PIN BY14 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[8]}]
set_property -dict {PACKAGE_PIN BW16 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[9]}]
set_property -dict {PACKAGE_PIN BU27 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[10]}]
set_property -dict {PACKAGE_PIN CE28 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[11]}]
set_property -dict {PACKAGE_PIN CB25 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[12]}]
set_property -dict {PACKAGE_PIN CD16 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[13]}]
set_property -dict {PACKAGE_PIN CH14 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[14]}]
set_property -dict {PACKAGE_PIN BY22 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[15]}]
set_property -dict {PACKAGE_PIN CG26 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[16]}]
set_property -dict {PACKAGE_PIN CA17 IOSTANDARD DIFF_POD12} [get_ports {CH0_DDR4_0_1_dqs_t[17]}]
set_property -dict {PACKAGE_PIN BY18 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_odt[0]}]
set_property -dict {PACKAGE_PIN CJ20 IOSTANDARD SSTL12} [get_ports {CH0_DDR4_0_1_par[0]}]
set_property -dict {PACKAGE_PIN CC15 IOSTANDARD LVCMOS12} [get_ports {CH0_DDR4_0_1_reset_n[0]}]
set_property -dict {PACKAGE_PIN BY9 IOSTANDARD LVDS15} [get_ports sys_clk0_0_clk_p]
set_property -dict {PACKAGE_PIN CB15 IOSTANDARD LVDS15} [get_ports sys_clk0_1_clk_p]
set_property -dict {PACKAGE_PIN N18} [get_ports hbm_ref_clk_0_clk_p]
set_property -dict {PACKAGE_PIN N19} [get_ports hbm_ref_clk_0_clk_n]
set_property -dict {PACKAGE_PIN N38} [get_ports hbm_ref_clk_1_clk_p]
set_property -dict {PACKAGE_PIN N37} [get_ports hbm_ref_clk_1_clk_n]
set_property -dict {PACKAGE_PIN CG6 IOSTANDARD LVCMOS12 SLEW SLOW DRIVE 8} [get_ports smbus_0_scl_io]
set_property -dict {PACKAGE_PIN CH7 IOSTANDARD LVCMOS12 SLEW SLOW DRIVE 8} [get_ports smbus_0_sda_io]
# (c) Copyright 2024, Advanced Micro Devices, Inc.
#
# Permission is hereby granted, free of charge, to any person obtaining a
# copy of this software and associated documentation files (the "Software"),
# to deal in the Software without restriction, including without limitation
# the rights to use, copy, modify, merge, publish, distribute, sublicense,
# and/or sell copies of the Software, and to permit persons to whom the
# Software is furnished to do so, subject to the following conditions:
#
# The above copyright notice and this permission notice shall be included in
# all copies or substantial portions of the Software.
#
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
# THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
# FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
# DEALINGS IN THE SOFTWARE.
############################################################

# xcv80-lsva4737-2MHP-e-S pins constraints XDC






# set_property -dict { PACKAGE_PIN CG6     IOSTANDARD LVCMOS12    SLEW SLOW   DRIVE 8   } [get_ports "smbus_0_scl_io"]        ;# Bank 702 VCCO - VR_1V2_VCCO_DDR4
# set_property -dict { PACKAGE_PIN CH7     IOSTANDARD LVCMOS12    SLEW SLOW   DRIVE 8   } [get_ports "smbus_0_sda_io"]        ;# Bank 702 VCCO - VR_1V2_VCCO_DDR4

# Uncomment below qsfp and mcio pins as design requires
# set_property -dict { PACKAGE_PIN AR51                                                 } [get_ports "qsfp0_322mhz_clk_p"]    ;# Bank 209 " GTM_REFCLKP0_209
#
# set_property -dict { PACKAGE_PIN AE67                                                 } [get_ports "qsfp0_4x_grx_p[0]"]     ;# Bank 209 " GTM_RXP0_209
# set_property -dict { PACKAGE_PIN AE64                                                 } [get_ports "qsfp0_4x_grx_p[1]"]     ;# Bank 209 " GTM_RXP1_209
# set_property -dict { PACKAGE_PIN AC67                                                 } [get_ports "qsfp0_4x_grx_p[2]"]     ;# Bank 209 " GTM_RXP2_209
# set_property -dict { PACKAGE_PIN AC64                                                 } [get_ports "qsfp0_4x_grx_p[3]"]     ;# Bank 209 " GTM_RXP3_209
#
# set_property -dict { PACKAGE_PIN AG61                                                 } [get_ports "qsfp0_4x_gtx_p[0]"]     ;# Bank 209 " GTM_TXP0_209
# set_property -dict { PACKAGE_PIN AG58                                                 } [get_ports "qsfp0_4x_gtx_p[1]"]     ;# Bank 209 " GTM_TXP1_209
# set_property -dict { PACKAGE_PIN AE61                                                 } [get_ports "qsfp0_4x_gtx_p[2]"]     ;# Bank 209 " GTM_TXP2_209
# set_property -dict { PACKAGE_PIN AE58                                                 } [get_ports "qsfp0_4x_gtx_p[3]"]     ;# Bank 209 " GTM_TXP3_209
#
# set_property -dict { PACKAGE_PIN AA67                                                 } [get_ports "qsfp1_4x_grx_p[0]"]     ;# Bank 210 " GTM_RXP0_210
# set_property -dict { PACKAGE_PIN AA64                                                 } [get_ports "qsfp1_4x_grx_p[1]"]     ;# Bank 210 " GTM_RXP1_210
# set_property -dict { PACKAGE_PIN W67                                                  } [get_ports "qsfp1_4x_grx_p[2]"]     ;# Bank 210 " GTM_RXP2_210
# set_property -dict { PACKAGE_PIN W64                                                  } [get_ports "qsfp1_4x_grx_p[3]"]     ;# Bank 210 " GTM_RXP3_210
#
# set_property -dict { PACKAGE_PIN AC61                                                 } [get_ports "qsfp1_4x_gtx_p[0]"]     ;# Bank 210 " GTM_TXP0_210
# set_property -dict { PACKAGE_PIN AC58                                                 } [get_ports "qsfp1_4x_gtx_p[1]"]     ;# Bank 210 " GTM_TXP1_210
# set_property -dict { PACKAGE_PIN AA61                                                 } [get_ports "qsfp1_4x_gtx_p[2]"]     ;# Bank 210 " GTM_TXP2_210
# set_property -dict { PACKAGE_PIN AA58                                                 } [get_ports "qsfp1_4x_gtx_p[3]"]     ;# Bank 210 " GTM_TXP3_210
#
# set_property -dict { PACKAGE_PIN AL17                                                 } [get_ports "qsfp2_322mhz_clk_p"]    ;# Bank 111 " GTM_REFCLKP0_111
#
# set_property -dict { PACKAGE_PIN U3                                                   } [get_ports "qsfp2_4x_grx_p[0]"]     ;# Bank 112 " GTM_RXP0_112
# set_property -dict { PACKAGE_PIN U6                                                   } [get_ports "qsfp2_4x_grx_p[1]"]     ;# Bank 112 " GTM_RXP1_112
# set_property -dict { PACKAGE_PIN R3                                                   } [get_ports "qsfp2_4x_grx_p[2]"]     ;# Bank 112 " GTM_RXP2_112
# set_property -dict { PACKAGE_PIN R6                                                   } [get_ports "qsfp2_4x_grx_p[3]"]     ;# Bank 112 " GTM_RXP3_112
#
# set_property -dict { PACKAGE_PIN U9                                                   } [get_ports "qsfp2_4x_gtx_p[0]"]     ;# Bank 112 " GTM_TXP0_112
# set_property -dict { PACKAGE_PIN U12                                                  } [get_ports "qsfp2_4x_gtx_p[1]"]     ;# Bank 112 " GTM_TXP1_112
# set_property -dict { PACKAGE_PIN R9                                                   } [get_ports "qsfp2_4x_gtx_p[2]"]     ;# Bank 112 " GTM_TXP2_112
# set_property -dict { PACKAGE_PIN R12                                                  } [get_ports "qsfp2_4x_gtx_p[3]"]     ;# Bank 112 " GTM_TXP3_112
#
# set_property -dict { PACKAGE_PIN AA3                                                  } [get_ports "qsfp3_4x_grx_p[0]"]     ;# Bank 111 " GTM_RXP0_111
# set_property -dict { PACKAGE_PIN AA6                                                  } [get_ports "qsfp3_4x_grx_p[1]"]     ;# Bank 111 " GTM_RXP1_111
# set_property -dict { PACKAGE_PIN W3                                                   } [get_ports "qsfp3_4x_grx_p[2]"]     ;# Bank 111 " GTM_RXP2_111
# set_property -dict { PACKAGE_PIN W6                                                   } [get_ports "qsfp3_4x_grx_p[3]"]     ;# Bank 111 " GTM_RXP3_111
#
# set_property -dict { PACKAGE_PIN AA9                                                  } [get_ports "qsfp3_4x_gtx_p[0]"]     ;# Bank 111 " GTM_TXP0_111
# set_property -dict { PACKAGE_PIN AA12                                                 } [get_ports "qsfp3_4x_gtx_p[1]"]     ;# Bank 111 " GTM_TXP1_111
# set_property -dict { PACKAGE_PIN W9                                                   } [get_ports "qsfp3_4x_gtx_p[2]"]     ;# Bank 111 " GTM_TXP2_111
# set_property -dict { PACKAGE_PIN W12                                                  } [get_ports "qsfp3_4x_gtx_p[3]"]     ;# Bank 111 " GTM_TXP3_111
#
# set_property -dict { PACKAGE_PIN BP53                                                 } [get_ports "mcio0_100mhz_clk_p"]    ;# Bank 200 " GTYP_REFCLKP0_200
#
# set_property -dict { PACKAGE_PIN BP66                                                 } [get_ports "mcio0_4x_grx_p[0]"]     ;# Bank 200 " GTYP_RXP0_200
# set_property -dict { PACKAGE_PIN BP62                                                 } [get_ports "mcio0_4x_grx_p[1]"]     ;# Bank 200 " GTYP_RXP1_200
# set_property -dict { PACKAGE_PIN BN68                                                 } [get_ports "mcio0_4x_grx_p[2]"]     ;# Bank 200 " GTYP_RXP2_200
# set_property -dict { PACKAGE_PIN BN64                                                 } [get_ports "mcio0_4x_grx_p[3]"]     ;# Bank 200 " GTYP_RXP3_200
#
# set_property -dict { PACKAGE_PIN BR59                                                 } [get_ports "mcio0_4x_gtx_p[0]"]     ;# Bank 200 " GTYP_TXP0_200
# set_property -dict { PACKAGE_PIN BR55                                                 } [get_ports "mcio0_4x_gtx_p[1]"]     ;# Bank 200 " GTYP_TXP1_200
# set_property -dict { PACKAGE_PIN BP57                                                 } [get_ports "mcio0_4x_gtx_p[2]"]     ;# Bank 200 " GTYP_TXP2_200
# set_property -dict { PACKAGE_PIN BN59                                                 } [get_ports "mcio0_4x_gtx_p[3]"]     ;# Bank 200 " GTYP_TXP3_200
#
# set_property -dict { PACKAGE_PIN AG55                                                 } [get_ports "mcio1_100mhz_clk_p"]    ;# Bank 213 " GTYP_REFCLKP0_213
#
# set_property -dict { PACKAGE_PIN D66                                                  } [get_ports "mcio1_a_4x_grx_p[0]"]   ;# Bank 213 " GTYP_RXP0_213
# set_property -dict { PACKAGE_PIN B65                                                  } [get_ports "mcio1_a_4x_grx_p[1]"]   ;# Bank 213 " GTYP_RXP1_213
# set_property -dict { PACKAGE_PIN D64                                                  } [get_ports "mcio1_a_4x_grx_p[2]"]   ;# Bank 213 " GTYP_RXP2_213
# set_property -dict { PACKAGE_PIN B63                                                  } [get_ports "mcio1_a_4x_grx_p[3]"]   ;# Bank 213 " GTYP_RXP3_213
#
# set_property -dict { PACKAGE_PIN G69                                                  } [get_ports "mcio1_a_4x_gtx_p[0]"]   ;# Bank 213 " GTYP_TXP0_213
# set_property -dict { PACKAGE_PIN E68                                                  } [get_ports "mcio1_a_4x_gtx_p[1]"]   ;# Bank 213 " GTYP_TXP1_213
# set_property -dict { PACKAGE_PIN G67                                                  } [get_ports "mcio1_a_4x_gtx_p[2]"]   ;# Bank 213 " GTYP_TXP2_213
# set_property -dict { PACKAGE_PIN G65                                                  } [get_ports "mcio1_a_4x_gtx_p[3]"]   ;# Bank 213 " GTYP_TXP3_213
#
# set_property -dict { PACKAGE_PIN D62                                                  } [get_ports "mcio1_b_4x_grx_p[0]"]   ;# Bank 214 " GTYP_RXP0_214
# set_property -dict { PACKAGE_PIN B61                                                  } [get_ports "mcio1_b_4x_grx_p[1]"]   ;# Bank 214 " GTYP_RXP1_214
# set_property -dict { PACKAGE_PIN D60                                                  } [get_ports "mcio1_b_4x_grx_p[2]"]   ;# Bank 214 " GTYP_RXP2_214
# set_property -dict { PACKAGE_PIN B59                                                  } [get_ports "mcio1_b_4x_grx_p[3]"]   ;# Bank 214 " GTYP_RXP3_214
#
# set_property -dict { PACKAGE_PIN G63                                                  } [get_ports "mcio1_b_4x_gtx_p[0]"]   ;# Bank 214 " GTYP_TXP0_214
# set_property -dict { PACKAGE_PIN G61                                                  } [get_ports "mcio1_b_4x_gtx_p[1]"]   ;# Bank 214 " GTYP_TXP1_214
# set_property -dict { PACKAGE_PIN J60                                                  } [get_ports "mcio1_b_4x_gtx_p[2]"]   ;# Bank 214 " GTYP_TXP2_214
# set_property -dict { PACKAGE_PIN G59                                                  } [get_ports "mcio1_b_4x_gtx_p[3]"]   ;# Bank 214 " GTYP_TXP3_214
#
# set_property -dict { PACKAGE_PIN AB53                                                 } [get_ports "mcio2_100mhz_clk_p"]    ;# Bank 218 " GTYP_REFCLKP0_218
#
# set_property -dict { PACKAGE_PIN D46                                                  } [get_ports "mcio2_4x_grx_p[0]"]     ;# Bank 218 " GTYP_RXP0_218
# set_property -dict { PACKAGE_PIN B45                                                  } [get_ports "mcio2_4x_grx_p[1]"]     ;# Bank 218 " GTYP_RXP1_218
# set_property -dict { PACKAGE_PIN D44                                                  } [get_ports "mcio2_4x_grx_p[2]"]     ;# Bank 218 " GTYP_RXP2_218
# set_property -dict { PACKAGE_PIN B43                                                  } [get_ports "mcio2_4x_grx_p[3]"]     ;# Bank 218 " GTYP_RXP3_218
#
# set_property -dict { PACKAGE_PIN J46                                                  } [get_ports "mcio2_4x_gtx_p[0]"]     ;# Bank 218 " GTYP_TXP0_218
# set_property -dict { PACKAGE_PIN G45                                                  } [get_ports "mcio2_4x_gtx_p[1]"]     ;# Bank 218 " GTYP_TXP1_218
# set_property -dict { PACKAGE_PIN J44                                                  } [get_ports "mcio2_4x_gtx_p[2]"]     ;# Bank 218 " GTYP_TXP2_218
# set_property -dict { PACKAGE_PIN G43                                                  } [get_ports "mcio2_4x_gtx_p[3]"]     ;# Bank 218 " GTYP_TXP3_218






