Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec 18 16:38:23 2022
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fibb_synth_timing_summary_routed.rpt -pb fibb_synth_timing_summary_routed.pb -rpx fibb_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : fibb_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.792        0.000                      0                  156        0.171        0.000                      0                  156        4.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.792        0.000                      0                  156        0.171        0.000                      0                  156        4.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 fib_comb/s_n_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_t1_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 2.383ns (45.725%)  route 2.829ns (54.275%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558     5.079    fib_comb/CLK
    SLICE_X48Y30         FDCE                                         r  fib_comb/s_n_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  fib_comb/s_n_reg_reg[5]/Q
                         net (fo=7, routed)           0.675     6.210    fib_comb/s_n_reg[5]
    SLICE_X51Y30         LUT2 (Prop_lut2_I1_O)        0.150     6.360 f  fib_comb/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=4, routed)           0.480     6.840    fib_comb/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.326     7.166 r  fib_comb/FSM_sequential_s_state_reg[2]_i_2/O
                         net (fo=22, routed)          0.641     7.807    fib_comb/FSM_sequential_s_state_reg[2]_i_2_n_0
    SLICE_X49Y29         LUT3 (Prop_lut3_I1_O)        0.124     7.931 r  fib_comb/s_t1_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.931    fib_comb/s_t1_next0_carry_i_3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.481 r  fib_comb/s_t1_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.481    fib_comb/s_t1_next0_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 r  fib_comb/s_t1_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.595    fib_comb/s_t1_next0_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.709 r  fib_comb/s_t1_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.709    fib_comb/s_t1_next0_carry__1_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.931 r  fib_comb/s_t1_next0_carry__2/O[0]
                         net (fo=2, routed)           1.032     9.964    fib_comb/s_t1_next0_carry__2_n_7
    SLICE_X51Y31         LUT4 (Prop_lut4_I2_O)        0.327    10.291 r  fib_comb/s_t1_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    10.291    fib_comb/s_t1_next[12]
    SLICE_X51Y31         FDCE                                         r  fib_comb/s_t1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.442    14.783    fib_comb/CLK
    SLICE_X51Y31         FDCE                                         r  fib_comb/s_t1_reg_reg[12]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y31         FDCE (Setup_fdce_C_D)        0.075    15.083    fib_comb/s_t1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 fib_comb/s_n_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_t1_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 2.263ns (44.992%)  route 2.767ns (55.008%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558     5.079    fib_comb/CLK
    SLICE_X48Y30         FDCE                                         r  fib_comb/s_n_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  fib_comb/s_n_reg_reg[5]/Q
                         net (fo=7, routed)           0.675     6.210    fib_comb/s_n_reg[5]
    SLICE_X51Y30         LUT2 (Prop_lut2_I1_O)        0.150     6.360 f  fib_comb/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=4, routed)           0.480     6.840    fib_comb/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.326     7.166 r  fib_comb/FSM_sequential_s_state_reg[2]_i_2/O
                         net (fo=22, routed)          0.641     7.807    fib_comb/FSM_sequential_s_state_reg[2]_i_2_n_0
    SLICE_X49Y29         LUT3 (Prop_lut3_I1_O)        0.124     7.931 r  fib_comb/s_t1_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.931    fib_comb/s_t1_next0_carry_i_3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.481 r  fib_comb/s_t1_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.481    fib_comb/s_t1_next0_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 r  fib_comb/s_t1_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.595    fib_comb/s_t1_next0_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.817 r  fib_comb/s_t1_next0_carry__1/O[0]
                         net (fo=2, routed)           0.971     9.788    fib_comb/s_t1_next0_carry__1_n_7
    SLICE_X50Y32         LUT3 (Prop_lut3_I2_O)        0.321    10.109 r  fib_comb/s_t1_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.109    fib_comb/s_t1_next[8]
    SLICE_X50Y32         FDCE                                         r  fib_comb/s_t1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.444    14.785    fib_comb/CLK
    SLICE_X50Y32         FDCE                                         r  fib_comb/s_t1_reg_reg[8]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X50Y32         FDCE (Setup_fdce_C_D)        0.118    15.128    fib_comb/s_t1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 fib_comb/s_n_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_t1_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 2.385ns (47.700%)  route 2.615ns (52.300%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558     5.079    fib_comb/CLK
    SLICE_X48Y30         FDCE                                         r  fib_comb/s_n_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  fib_comb/s_n_reg_reg[5]/Q
                         net (fo=7, routed)           0.675     6.210    fib_comb/s_n_reg[5]
    SLICE_X51Y30         LUT2 (Prop_lut2_I1_O)        0.150     6.360 f  fib_comb/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=4, routed)           0.480     6.840    fib_comb/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.326     7.166 r  fib_comb/FSM_sequential_s_state_reg[2]_i_2/O
                         net (fo=22, routed)          0.641     7.807    fib_comb/FSM_sequential_s_state_reg[2]_i_2_n_0
    SLICE_X49Y29         LUT3 (Prop_lut3_I1_O)        0.124     7.931 r  fib_comb/s_t1_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.931    fib_comb/s_t1_next0_carry_i_3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.481 r  fib_comb/s_t1_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.481    fib_comb/s_t1_next0_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 r  fib_comb/s_t1_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.595    fib_comb/s_t1_next0_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.929 r  fib_comb/s_t1_next0_carry__1/O[1]
                         net (fo=2, routed)           0.819     9.748    fib_comb/s_t1_next0_carry__1_n_6
    SLICE_X50Y32         LUT3 (Prop_lut3_I2_O)        0.331    10.079 r  fib_comb/s_t1_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    10.079    fib_comb/s_t1_next[9]
    SLICE_X50Y32         FDCE                                         r  fib_comb/s_t1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.444    14.785    fib_comb/CLK
    SLICE_X50Y32         FDCE                                         r  fib_comb/s_t1_reg_reg[9]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X50Y32         FDCE (Setup_fdce_C_D)        0.118    15.128    fib_comb/s_t1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 fib_comb/s_n_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_t1_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 2.176ns (44.107%)  route 2.757ns (55.893%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558     5.079    fib_comb/CLK
    SLICE_X48Y30         FDCE                                         r  fib_comb/s_n_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  fib_comb/s_n_reg_reg[5]/Q
                         net (fo=7, routed)           0.675     6.210    fib_comb/s_n_reg[5]
    SLICE_X51Y30         LUT2 (Prop_lut2_I1_O)        0.150     6.360 f  fib_comb/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=4, routed)           0.480     6.840    fib_comb/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.326     7.166 r  fib_comb/FSM_sequential_s_state_reg[2]_i_2/O
                         net (fo=22, routed)          0.641     7.807    fib_comb/FSM_sequential_s_state_reg[2]_i_2_n_0
    SLICE_X49Y29         LUT3 (Prop_lut3_I1_O)        0.124     7.931 r  fib_comb/s_t1_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.931    fib_comb/s_t1_next0_carry_i_3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.481 r  fib_comb/s_t1_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.481    fib_comb/s_t1_next0_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.720 r  fib_comb/s_t1_next0_carry__0/O[2]
                         net (fo=2, routed)           0.961     9.682    fib_comb/s_t1_next0_carry__0_n_5
    SLICE_X50Y28         LUT4 (Prop_lut4_I2_O)        0.331    10.013 r  fib_comb/s_t1_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.013    fib_comb/s_t1_next[6]
    SLICE_X50Y28         FDCE                                         r  fib_comb/s_t1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.440    14.781    fib_comb/CLK
    SLICE_X50Y28         FDCE                                         r  fib_comb/s_t1_reg_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y28         FDCE (Setup_fdce_C_D)        0.118    15.124    fib_comb/s_t1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 fib_comb/s_n_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_t1_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 2.253ns (46.128%)  route 2.631ns (53.872%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558     5.079    fib_comb/CLK
    SLICE_X48Y30         FDCE                                         r  fib_comb/s_n_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  fib_comb/s_n_reg_reg[5]/Q
                         net (fo=7, routed)           0.675     6.210    fib_comb/s_n_reg[5]
    SLICE_X51Y30         LUT2 (Prop_lut2_I1_O)        0.150     6.360 f  fib_comb/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=4, routed)           0.480     6.840    fib_comb/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.326     7.166 r  fib_comb/FSM_sequential_s_state_reg[2]_i_2/O
                         net (fo=22, routed)          0.641     7.807    fib_comb/FSM_sequential_s_state_reg[2]_i_2_n_0
    SLICE_X49Y29         LUT3 (Prop_lut3_I1_O)        0.124     7.931 r  fib_comb/s_t1_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.931    fib_comb/s_t1_next0_carry_i_3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.481 r  fib_comb/s_t1_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.481    fib_comb/s_t1_next0_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.794 r  fib_comb/s_t1_next0_carry__0/O[3]
                         net (fo=2, routed)           0.835     9.630    fib_comb/s_t1_next0_carry__0_n_4
    SLICE_X51Y30         LUT4 (Prop_lut4_I2_O)        0.334     9.964 r  fib_comb/s_t1_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.964    fib_comb/s_t1_next[7]
    SLICE_X51Y30         FDCE                                         r  fib_comb/s_t1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.441    14.782    fib_comb/CLK
    SLICE_X51Y30         FDCE                                         r  fib_comb/s_t1_reg_reg[7]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y30         FDCE (Setup_fdce_C_D)        0.075    15.082    fib_comb/s_t1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 fib_comb/s_n_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_t1_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 2.471ns (50.603%)  route 2.412ns (49.397%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558     5.079    fib_comb/CLK
    SLICE_X48Y30         FDCE                                         r  fib_comb/s_n_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  fib_comb/s_n_reg_reg[5]/Q
                         net (fo=7, routed)           0.675     6.210    fib_comb/s_n_reg[5]
    SLICE_X51Y30         LUT2 (Prop_lut2_I1_O)        0.150     6.360 f  fib_comb/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=4, routed)           0.480     6.840    fib_comb/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.326     7.166 r  fib_comb/FSM_sequential_s_state_reg[2]_i_2/O
                         net (fo=22, routed)          0.641     7.807    fib_comb/FSM_sequential_s_state_reg[2]_i_2_n_0
    SLICE_X49Y29         LUT3 (Prop_lut3_I1_O)        0.124     7.931 r  fib_comb/s_t1_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.931    fib_comb/s_t1_next0_carry_i_3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.481 r  fib_comb/s_t1_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.481    fib_comb/s_t1_next0_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 r  fib_comb/s_t1_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.595    fib_comb/s_t1_next0_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.709 r  fib_comb/s_t1_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.709    fib_comb/s_t1_next0_carry__1_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.043 r  fib_comb/s_t1_next0_carry__2/O[1]
                         net (fo=2, routed)           0.616     9.659    fib_comb/s_t1_next0_carry__2_n_6
    SLICE_X50Y32         LUT3 (Prop_lut3_I2_O)        0.303     9.962 r  fib_comb/s_t1_reg[13]_i_2/O
                         net (fo=1, routed)           0.000     9.962    fib_comb/s_t1_next[13]
    SLICE_X50Y32         FDCE                                         r  fib_comb/s_t1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.444    14.785    fib_comb/CLK
    SLICE_X50Y32         FDCE                                         r  fib_comb/s_t1_reg_reg[13]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X50Y32         FDCE (Setup_fdce_C_D)        0.081    15.091    fib_comb/s_t1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 fib_comb/s_n_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_bin_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 2.357ns (49.598%)  route 2.395ns (50.402%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558     5.079    fib_comb/CLK
    SLICE_X48Y30         FDCE                                         r  fib_comb/s_n_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  fib_comb/s_n_reg_reg[5]/Q
                         net (fo=7, routed)           0.675     6.210    fib_comb/s_n_reg[5]
    SLICE_X51Y30         LUT2 (Prop_lut2_I1_O)        0.150     6.360 f  fib_comb/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=4, routed)           0.480     6.840    fib_comb/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.326     7.166 r  fib_comb/FSM_sequential_s_state_reg[2]_i_2/O
                         net (fo=22, routed)          0.641     7.807    fib_comb/FSM_sequential_s_state_reg[2]_i_2_n_0
    SLICE_X49Y29         LUT3 (Prop_lut3_I1_O)        0.124     7.931 r  fib_comb/s_t1_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.931    fib_comb/s_t1_next0_carry_i_3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.481 r  fib_comb/s_t1_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.481    fib_comb/s_t1_next0_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 r  fib_comb/s_t1_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.595    fib_comb/s_t1_next0_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.929 r  fib_comb/s_t1_next0_carry__1/O[1]
                         net (fo=2, routed)           0.599     9.528    fib_comb/s_t1_next0_carry__1_n_6
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.303     9.831 r  fib_comb/s_bin_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.831    fib_comb/s_bin_next[9]
    SLICE_X52Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.442    14.783    fib_comb/CLK
    SLICE_X52Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[9]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X52Y31         FDCE (Setup_fdce_C_D)        0.081    15.089    fib_comb/s_bin_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 fib_comb/s_n_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_bin_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 2.471ns (52.206%)  route 2.262ns (47.794%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558     5.079    fib_comb/CLK
    SLICE_X48Y30         FDCE                                         r  fib_comb/s_n_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  fib_comb/s_n_reg_reg[5]/Q
                         net (fo=7, routed)           0.675     6.210    fib_comb/s_n_reg[5]
    SLICE_X51Y30         LUT2 (Prop_lut2_I1_O)        0.150     6.360 f  fib_comb/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=4, routed)           0.480     6.840    fib_comb/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.326     7.166 r  fib_comb/FSM_sequential_s_state_reg[2]_i_2/O
                         net (fo=22, routed)          0.641     7.807    fib_comb/FSM_sequential_s_state_reg[2]_i_2_n_0
    SLICE_X49Y29         LUT3 (Prop_lut3_I1_O)        0.124     7.931 r  fib_comb/s_t1_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.931    fib_comb/s_t1_next0_carry_i_3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.481 r  fib_comb/s_t1_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.481    fib_comb/s_t1_next0_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 r  fib_comb/s_t1_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.595    fib_comb/s_t1_next0_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.709 r  fib_comb/s_t1_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.709    fib_comb/s_t1_next0_carry__1_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.043 r  fib_comb/s_t1_next0_carry__2/O[1]
                         net (fo=2, routed)           0.466     9.509    fib_comb/s_t1_next0_carry__2_n_6
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.303     9.812 r  fib_comb/s_bin_reg[13]_i_2/O
                         net (fo=1, routed)           0.000     9.812    fib_comb/s_bin_next[13]
    SLICE_X50Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.442    14.783    fib_comb/CLK
    SLICE_X50Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[13]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X50Y31         FDCE (Setup_fdce_C_D)        0.079    15.087    fib_comb/s_bin_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 fib_comb/s_n_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_t1_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 2.243ns (48.593%)  route 2.373ns (51.407%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558     5.079    fib_comb/CLK
    SLICE_X48Y30         FDCE                                         r  fib_comb/s_n_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  fib_comb/s_n_reg_reg[5]/Q
                         net (fo=7, routed)           0.675     6.210    fib_comb/s_n_reg[5]
    SLICE_X51Y30         LUT2 (Prop_lut2_I1_O)        0.150     6.360 f  fib_comb/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=4, routed)           0.480     6.840    fib_comb/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.326     7.166 r  fib_comb/FSM_sequential_s_state_reg[2]_i_2/O
                         net (fo=22, routed)          0.641     7.807    fib_comb/FSM_sequential_s_state_reg[2]_i_2_n_0
    SLICE_X49Y29         LUT3 (Prop_lut3_I1_O)        0.124     7.931 r  fib_comb/s_t1_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.931    fib_comb/s_t1_next0_carry_i_3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.481 r  fib_comb/s_t1_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.481    fib_comb/s_t1_next0_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.815 r  fib_comb/s_t1_next0_carry__0/O[1]
                         net (fo=2, routed)           0.577     9.392    fib_comb/s_t1_next0_carry__0_n_6
    SLICE_X51Y30         LUT4 (Prop_lut4_I2_O)        0.303     9.695 r  fib_comb/s_t1_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.695    fib_comb/s_t1_next[5]
    SLICE_X51Y30         FDCE                                         r  fib_comb/s_t1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.441    14.782    fib_comb/CLK
    SLICE_X51Y30         FDCE                                         r  fib_comb/s_t1_reg_reg[5]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y30         FDCE (Setup_fdce_C_D)        0.031    15.038    fib_comb/s_t1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 fib_comb/s_n_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_bin_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 2.225ns (47.916%)  route 2.419ns (52.084%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558     5.079    fib_comb/CLK
    SLICE_X48Y30         FDCE                                         r  fib_comb/s_n_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  fib_comb/s_n_reg_reg[5]/Q
                         net (fo=7, routed)           0.675     6.210    fib_comb/s_n_reg[5]
    SLICE_X51Y30         LUT2 (Prop_lut2_I1_O)        0.150     6.360 f  fib_comb/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=4, routed)           0.480     6.840    fib_comb/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.326     7.166 r  fib_comb/FSM_sequential_s_state_reg[2]_i_2/O
                         net (fo=22, routed)          0.641     7.807    fib_comb/FSM_sequential_s_state_reg[2]_i_2_n_0
    SLICE_X49Y29         LUT3 (Prop_lut3_I1_O)        0.124     7.931 r  fib_comb/s_t1_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.931    fib_comb/s_t1_next0_carry_i_3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.481 r  fib_comb/s_t1_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.481    fib_comb/s_t1_next0_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.794 r  fib_comb/s_t1_next0_carry__0/O[3]
                         net (fo=2, routed)           0.622     9.417    fib_comb/s_t1_next0_carry__0_n_4
    SLICE_X52Y30         LUT6 (Prop_lut6_I4_O)        0.306     9.723 r  fib_comb/s_bin_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.723    fib_comb/s_bin_next[7]
    SLICE_X52Y30         FDCE                                         r  fib_comb/s_bin_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.441    14.782    fib_comb/CLK
    SLICE_X52Y30         FDCE                                         r  fib_comb/s_bin_reg_reg[7]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y30         FDCE (Setup_fdce_C_D)        0.077    15.084    fib_comb/s_bin_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  5.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fib_comb/s_bin_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_bin_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.262%)  route 0.097ns (31.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.559     1.442    fib_comb/CLK
    SLICE_X52Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  fib_comb/s_bin_reg_reg[9]/Q
                         net (fo=1, routed)           0.097     1.703    fib_comb/s_bin_reg[9]
    SLICE_X50Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  fib_comb/s_bin_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.748    fib_comb/s_bin_next[10]
    SLICE_X50Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.828     1.955    fib_comb/CLK
    SLICE_X50Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[10]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X50Y31         FDCE (Hold_fdce_C_D)         0.121     1.577    fib_comb/s_bin_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 fib_comb/s_bin_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_bin_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.558     1.441    fib_comb/CLK
    SLICE_X52Y30         FDCE                                         r  fib_comb/s_bin_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  fib_comb/s_bin_reg_reg[7]/Q
                         net (fo=1, routed)           0.143     1.748    fib_comb/s_bin_reg[7]
    SLICE_X52Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  fib_comb/s_bin_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.793    fib_comb/s_bin_next[8]
    SLICE_X52Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.828     1.955    fib_comb/CLK
    SLICE_X52Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[8]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X52Y31         FDCE (Hold_fdce_C_D)         0.120     1.576    fib_comb/s_bin_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 fib_comb/FSM_sequential_s_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.024%)  route 0.164ns (43.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.557     1.440    fib_comb/CLK
    SLICE_X52Y29         FDCE                                         r  fib_comb/FSM_sequential_s_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  fib_comb/FSM_sequential_s_state_reg_reg[0]/Q
                         net (fo=57, routed)          0.164     1.768    fib_comb/s_state_reg[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  fib_comb/s_n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    fib_comb/s_n_next[1]
    SLICE_X50Y29         FDCE                                         r  fib_comb/s_n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.826     1.953    fib_comb/CLK
    SLICE_X50Y29         FDCE                                         r  fib_comb/s_n_reg_reg[1]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X50Y29         FDCE (Hold_fdce_C_D)         0.120     1.574    fib_comb/s_n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 fib_comb/s_bin_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_n_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.609%)  route 0.222ns (54.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.556     1.439    fib_comb/CLK
    SLICE_X49Y28         FDCE                                         r  fib_comb/s_bin_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  fib_comb/s_bin_reg_reg[1]/Q
                         net (fo=3, routed)           0.222     1.802    fib_comb/s_bin_reg[1]
    SLICE_X50Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  fib_comb/s_n_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    fib_comb/s_n_next[0]
    SLICE_X50Y29         FDCE                                         r  fib_comb/s_n_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.826     1.953    fib_comb/CLK
    SLICE_X50Y29         FDCE                                         r  fib_comb/s_n_reg_reg[0]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X50Y29         FDCE (Hold_fdce_C_D)         0.121     1.596    fib_comb/s_n_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 fib_comb/s_bin_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_bin_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.559     1.442    fib_comb/CLK
    SLICE_X50Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  fib_comb/s_bin_reg_reg[11]/Q
                         net (fo=1, routed)           0.163     1.769    fib_comb/s_bin_reg[11]
    SLICE_X50Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  fib_comb/s_bin_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.814    fib_comb/s_bin_next[12]
    SLICE_X50Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.828     1.955    fib_comb/CLK
    SLICE_X50Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[12]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X50Y31         FDCE (Hold_fdce_C_D)         0.121     1.563    fib_comb/s_bin_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 fib_comb/s_bin_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_comb/s_bin_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.559     1.442    fib_comb/CLK
    SLICE_X52Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  fib_comb/s_bin_reg_reg[8]/Q
                         net (fo=1, routed)           0.163     1.769    fib_comb/s_bin_reg[8]
    SLICE_X52Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  fib_comb/s_bin_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.814    fib_comb/s_bin_next[9]
    SLICE_X52Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.828     1.955    fib_comb/CLK
    SLICE_X52Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[9]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X52Y31         FDCE (Hold_fdce_C_D)         0.121     1.563    fib_comb/s_bin_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 segment/r_CNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/r_CNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.556     1.439    segment/CLK
    SLICE_X53Y22         FDCE                                         r  segment/r_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  segment/r_CNT_reg[3]/Q
                         net (fo=1, routed)           0.108     1.688    segment/r_CNT_reg_n_0_[3]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  segment/r_CNT_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    segment/r_CNT_reg[0]_i_1_n_4
    SLICE_X53Y22         FDCE                                         r  segment/r_CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.824     1.951    segment/CLK
    SLICE_X53Y22         FDCE                                         r  segment/r_CNT_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X53Y22         FDCE (Hold_fdce_C_D)         0.105     1.544    segment/r_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 segment/r_CNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/r_CNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.554     1.437    segment/CLK
    SLICE_X53Y23         FDCE                                         r  segment/r_CNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  segment/r_CNT_reg[7]/Q
                         net (fo=1, routed)           0.108     1.686    segment/r_CNT_reg_n_0_[7]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  segment/r_CNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    segment/r_CNT_reg[4]_i_1_n_4
    SLICE_X53Y23         FDCE                                         r  segment/r_CNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.822     1.949    segment/CLK
    SLICE_X53Y23         FDCE                                         r  segment/r_CNT_reg[7]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y23         FDCE (Hold_fdce_C_D)         0.105     1.542    segment/r_CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 segment/r_CNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/r_CNT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    segment/CLK
    SLICE_X53Y24         FDCE                                         r  segment/r_CNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  segment/r_CNT_reg[11]/Q
                         net (fo=1, routed)           0.108     1.685    segment/r_CNT_reg_n_0_[11]
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  segment/r_CNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    segment/r_CNT_reg[8]_i_1_n_4
    SLICE_X53Y24         FDCE                                         r  segment/r_CNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    segment/CLK
    SLICE_X53Y24         FDCE                                         r  segment/r_CNT_reg[11]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X53Y24         FDCE (Hold_fdce_C_D)         0.105     1.541    segment/r_CNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 segment/r_CNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/r_CNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    segment/CLK
    SLICE_X53Y25         FDCE                                         r  segment/r_CNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  segment/r_CNT_reg[15]/Q
                         net (fo=1, routed)           0.108     1.685    segment/r_CNT_reg_n_0_[15]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  segment/r_CNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    segment/r_CNT_reg[12]_i_1_n_4
    SLICE_X53Y25         FDCE                                         r  segment/r_CNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    segment/CLK
    SLICE_X53Y25         FDCE                                         r  segment/r_CNT_reg[15]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X53Y25         FDCE (Hold_fdce_C_D)         0.105     1.541    segment/r_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y29   fib_comb/FSM_sequential_s_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y29   fib_comb/FSM_sequential_s_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y29   fib_comb/FSM_sequential_s_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y27   fib_comb/s_bcd0_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y27   fib_comb/s_bcd0_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y26   fib_comb/s_bcd0_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y25   fib_comb/s_bcd0_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y26   fib_comb/s_bcd1_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y26   fib_comb/s_bcd1_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   fib_comb/FSM_sequential_s_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   fib_comb/FSM_sequential_s_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   fib_comb/FSM_sequential_s_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   fib_comb/FSM_sequential_s_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   fib_comb/FSM_sequential_s_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   fib_comb/FSM_sequential_s_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   fib_comb/s_bcd0_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   fib_comb/s_bcd0_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   fib_comb/s_bcd0_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   fib_comb/s_bcd0_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   fib_comb/FSM_sequential_s_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   fib_comb/FSM_sequential_s_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   fib_comb/FSM_sequential_s_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   fib_comb/FSM_sequential_s_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   fib_comb/FSM_sequential_s_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   fib_comb/FSM_sequential_s_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   fib_comb/s_bcd0_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   fib_comb/s_bcd0_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   fib_comb/s_bcd0_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   fib_comb/s_bcd0_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.955     4.416    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.965ns (69.355%)  route 2.194ns (30.645%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           2.194     3.658    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.159 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.159    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.158ns  (logic 4.959ns (69.282%)  route 2.199ns (30.718%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           2.199     3.650    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.158 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.158    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.151ns  (logic 4.958ns (69.324%)  route 2.194ns (30.676%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           2.194     3.642    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.151 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.151    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.112ns  (logic 4.956ns (69.689%)  route 2.156ns (30.311%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           2.156     3.605    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.112 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.112    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 4.958ns (69.740%)  route 2.151ns (30.260%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.151     3.604    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.109 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.109    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 4.960ns (69.783%)  route 2.148ns (30.217%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           2.148     3.606    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.107 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.107    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 4.981ns (70.434%)  route 2.091ns (29.566%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           2.091     3.557    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     7.071 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.071    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.425ns (75.536%)  route 0.462ns (24.464%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           0.462     0.679    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.887 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.887    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.429ns (75.622%)  route 0.461ns (24.378%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           0.461     0.688    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.889 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.889    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.450ns (76.688%)  route 0.441ns (23.312%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           0.441     0.675    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.890 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.890    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.427ns (75.379%)  route 0.466ns (24.621%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.466     0.687    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.893 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.893    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.601%)  route 0.486ns (25.399%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.486     0.702    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.434ns (74.696%)  route 0.486ns (25.304%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           0.486     0.718    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.920 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.920    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.429ns (74.313%)  route 0.494ns (25.687%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           0.494     0.713    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.922 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.922    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.460ns (63.983%)  route 0.822ns (36.017%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.822     1.051    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.282 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.282    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fib_comb/s_bcd1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.784ns  (logic 4.908ns (50.170%)  route 4.875ns (49.830%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.072    fib_comb/CLK
    SLICE_X51Y25         FDCE                                         r  fib_comb/s_bcd1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  fib_comb/s_bcd1_reg_reg[3]/Q
                         net (fo=15, routed)          1.672     7.200    fib_comb/s_bcd1_reg_reg_n_0_[3]
    SLICE_X54Y27         LUT4 (Prop_lut4_I3_O)        0.152     7.352 r  fib_comb/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.662     8.014    fib_comb/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.348     8.362 r  fib_comb/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.362    fib_comb/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X54Y26         MUXF7 (Prop_muxf7_I1_O)      0.247     8.609 r  fib_comb/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.541    11.151    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.705    14.856 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.856    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_comb/FSM_sequential_s_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.449ns  (logic 4.393ns (46.495%)  route 5.056ns (53.505%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558     5.079    fib_comb/CLK
    SLICE_X52Y29         FDCE                                         r  fib_comb/FSM_sequential_s_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  fib_comb/FSM_sequential_s_state_reg_reg[0]/Q
                         net (fo=57, routed)          1.020     6.617    fib_comb/s_state_reg[0]
    SLICE_X48Y29         LUT3 (Prop_lut3_I0_O)        0.152     6.769 r  fib_comb/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.036    10.805    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.723    14.529 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.529    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_comb/s_bcd1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.280ns  (logic 4.620ns (49.786%)  route 4.660ns (50.214%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.072    fib_comb/CLK
    SLICE_X51Y25         FDCE                                         r  fib_comb/s_bcd1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  fib_comb/s_bcd1_reg_reg[3]/Q
                         net (fo=15, routed)          1.672     7.200    fib_comb/s_bcd1_reg_reg_n_0_[3]
    SLICE_X54Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.324 r  fib_comb/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.832     8.156    fib_comb/seg_OBUF[1]_inst_i_5_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.280 r  fib_comb/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.280    fib_comb/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X54Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     8.494 r  fib_comb/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.157    10.650    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.702    14.352 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.352    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_comb/s_bcd1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.230ns  (logic 4.849ns (52.536%)  route 4.381ns (47.464%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.072    fib_comb/CLK
    SLICE_X51Y25         FDCE                                         r  fib_comb/s_bcd1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  fib_comb/s_bcd1_reg_reg[3]/Q
                         net (fo=15, routed)          1.607     7.135    fib_comb/s_bcd1_reg_reg_n_0_[3]
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.154     7.289 r  fib_comb/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.621     7.910    fib_comb/seg_OBUF[4]_inst_i_5_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I5_O)        0.327     8.237 r  fib_comb/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.237    fib_comb/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X55Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.454 r  fib_comb/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.153    10.607    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.695    14.302 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.302    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_comb/s_bcd1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.118ns  (logic 4.602ns (50.468%)  route 4.516ns (49.532%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.072    fib_comb/CLK
    SLICE_X51Y25         FDCE                                         r  fib_comb/s_bcd1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  fib_comb/s_bcd1_reg_reg[3]/Q
                         net (fo=15, routed)          1.682     7.210    fib_comb/s_bcd1_reg_reg_n_0_[3]
    SLICE_X54Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.334 r  fib_comb/seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.768     8.102    fib_comb/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.226 r  fib_comb/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.226    fib_comb/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X54Y24         MUXF7 (Prop_muxf7_I1_O)      0.214     8.440 r  fib_comb/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.066    10.507    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.684    14.190 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.190    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_comb/s_bcd0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.877ns  (logic 4.528ns (51.005%)  route 4.349ns (48.995%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.553     5.074    fib_comb/CLK
    SLICE_X50Y26         FDCE                                         r  fib_comb/s_bcd0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  fib_comb/s_bcd0_reg_reg[2]/Q
                         net (fo=14, routed)          1.009     6.602    fib_comb/s_bcd0_reg[2]
    SLICE_X52Y25         LUT4 (Prop_lut4_I0_O)        0.146     6.748 f  fib_comb/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.197     7.945    fib_comb/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.328     8.273 r  fib_comb/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.142    10.415    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.951 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.951    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_comb/s_bcd2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.746ns  (logic 4.270ns (48.825%)  route 4.476ns (51.175%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.557     5.078    fib_comb/CLK
    SLICE_X54Y28         FDCE                                         r  fib_comb/s_bcd2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  fib_comb/s_bcd2_reg_reg[0]/Q
                         net (fo=11, routed)          1.346     6.942    fib_comb/bcd2[0]
    SLICE_X55Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.066 r  fib_comb/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.826     7.892    fib_comb/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.016 r  fib_comb/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.304    10.320    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.825 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.825    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_comb/s_bcd1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.538ns  (logic 4.631ns (54.239%)  route 3.907ns (45.761%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.072    fib_comb/CLK
    SLICE_X51Y25         FDCE                                         r  fib_comb/s_bcd1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  fib_comb/s_bcd1_reg_reg[3]/Q
                         net (fo=15, routed)          1.607     7.135    fib_comb/s_bcd1_reg_reg_n_0_[3]
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.124     7.259 r  fib_comb/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.154     7.413    fib_comb/seg_OBUF[2]_inst_i_5_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  fib_comb/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.537    fib_comb/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X55Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     7.754 r  fib_comb/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.146     9.901    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710    13.611 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.611    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_comb/FSM_sequential_s_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.416ns  (logic 4.387ns (52.132%)  route 4.029ns (47.868%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558     5.079    fib_comb/CLK
    SLICE_X52Y29         FDCE                                         r  fib_comb/FSM_sequential_s_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  fib_comb/FSM_sequential_s_state_reg_reg[1]/Q
                         net (fo=43, routed)          1.026     6.623    fib_comb/s_state_reg[1]
    SLICE_X53Y30         LUT3 (Prop_lut3_I0_O)        0.152     6.775 r  fib_comb/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.003     9.778    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.717    13.495 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.495    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.736ns  (logic 4.525ns (58.496%)  route 3.211ns (41.504%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.563     5.084    segment/pwm_4b/CLK
    SLICE_X54Y33         FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.478     5.562 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=4, routed)           1.027     6.589    segment/pwm_4b/pwm
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.329     6.918 r  segment/pwm_4b/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.184     9.102    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.820 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.820    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fib_comb/s_bcd2_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.490ns (66.996%)  route 0.734ns (33.004%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    fib_comb/CLK
    SLICE_X54Y25         FDCE                                         r  fib_comb/s_bcd2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  fib_comb/s_bcd2_reg_reg[3]/Q
                         net (fo=11, routed)          0.096     1.696    fib_comb/bcd2[3]
    SLICE_X55Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.741 f  fib_comb/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.051     1.792    fib_comb/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  fib_comb/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.587     2.424    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.661 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.661    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_comb/s_bcd2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.546ns (67.652%)  route 0.739ns (32.348%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    fib_comb/CLK
    SLICE_X54Y25         FDCE                                         r  fib_comb/s_bcd2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  fib_comb/s_bcd2_reg_reg[1]/Q
                         net (fo=11, routed)          0.194     1.794    fib_comb/bcd2[1]
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  fib_comb/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.839    fib_comb/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X54Y24         MUXF7 (Prop_muxf7_I0_O)      0.062     1.901 r  fib_comb/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.545     2.446    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.275     3.721 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.721    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.386ns (60.434%)  route 0.908ns (39.566%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.554     1.437    segment/CLK
    SLICE_X53Y26         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  segment/r_CNT_reg[17]/Q
                         net (fo=23, routed)          0.429     2.007    segment/pwm_4b/S[1]
    SLICE_X55Y28         LUT3 (Prop_lut3_I1_O)        0.045     2.052 r  segment/pwm_4b/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.479     2.531    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.731 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.731    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_comb/s_bcd2_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.555ns (66.785%)  route 0.773ns (33.215%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    fib_comb/CLK
    SLICE_X54Y25         FDCE                                         r  fib_comb/s_bcd2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 f  fib_comb/s_bcd2_reg_reg[3]/Q
                         net (fo=11, routed)          0.200     1.800    fib_comb/bcd2[3]
    SLICE_X55Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  fib_comb/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.845    fib_comb/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X55Y24         MUXF7 (Prop_muxf7_I0_O)      0.062     1.907 r  fib_comb/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.574     2.480    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.284     3.764 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.764    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_comb/s_bcd2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.570ns (67.468%)  route 0.757ns (32.532%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.556     1.439    fib_comb/CLK
    SLICE_X54Y28         FDCE                                         r  fib_comb/s_bcd2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  fib_comb/s_bcd2_reg_reg[0]/Q
                         net (fo=11, routed)          0.163     1.766    fib_comb/bcd2[0]
    SLICE_X55Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.811 r  fib_comb/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.811    fib_comb/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X55Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     1.873 r  fib_comb/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.594     2.467    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.299     3.766 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.766    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_comb/s_bcd3_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.566ns (67.202%)  route 0.764ns (32.798%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    fib_comb/CLK
    SLICE_X54Y25         FDCE                                         r  fib_comb/s_bcd3_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  fib_comb/s_bcd3_reg_reg[2]/Q
                         net (fo=10, routed)          0.177     1.777    fib_comb/bcd3[2]
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.822 r  fib_comb/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.822    fib_comb/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X54Y26         MUXF7 (Prop_muxf7_I1_O)      0.064     1.886 r  fib_comb/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.588     2.473    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.293     3.766 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.766    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.471ns (63.139%)  route 0.859ns (36.861%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.561     1.444    segment/pwm_4b/CLK
    SLICE_X54Y33         FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.148     1.592 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=4, routed)           0.377     1.969    segment/pwm_4b/pwm
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.099     2.068 r  segment/pwm_4b/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.482     2.550    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.774 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.774    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fib_comb/s_bcd0_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.460ns (61.162%)  route 0.927ns (38.838%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    fib_comb/CLK
    SLICE_X50Y25         FDCE                                         r  fib_comb/s_bcd0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  fib_comb/s_bcd0_reg_reg[3]/Q
                         net (fo=14, routed)          0.142     1.742    fib_comb/s_bcd0_reg[3]
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  fib_comb/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.128     1.915    fib_comb/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.960 r  fib_comb/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.657     2.617    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.823 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.823    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.453ns (59.541%)  route 0.987ns (40.459%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.554     1.437    segment/CLK
    SLICE_X53Y26         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  segment/r_CNT_reg[17]/Q
                         net (fo=23, routed)          0.429     2.007    segment/pwm_4b/S[1]
    SLICE_X55Y28         LUT3 (Prop_lut3_I1_O)        0.046     2.053 r  segment/pwm_4b/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.559     2.612    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.878 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.878    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.532ns (60.807%)  route 0.988ns (39.193%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.554     1.437    segment/CLK
    SLICE_X53Y26         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  segment/r_CNT_reg[16]/Q
                         net (fo=17, routed)          0.215     1.793    fib_comb/p_1_in[0]
    SLICE_X54Y26         MUXF7 (Prop_muxf7_S_O)       0.096     1.889 r  fib_comb/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.772     2.662    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.295     3.957 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.957    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            fib_comb/s_bin_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.776ns  (logic 1.575ns (27.269%)  route 4.201ns (72.731%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.567     5.018    fib_comb/btnR_IBUF
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     5.142 r  fib_comb/s_bin_reg[13]_i_1/O
                         net (fo=7, routed)           0.635     5.776    fib_comb/s_bin_reg[13]_i_1_n_0
    SLICE_X50Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.442     4.783    fib_comb/CLK
    SLICE_X50Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[10]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            fib_comb/s_bin_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.776ns  (logic 1.575ns (27.269%)  route 4.201ns (72.731%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.567     5.018    fib_comb/btnR_IBUF
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     5.142 r  fib_comb/s_bin_reg[13]_i_1/O
                         net (fo=7, routed)           0.635     5.776    fib_comb/s_bin_reg[13]_i_1_n_0
    SLICE_X50Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.442     4.783    fib_comb/CLK
    SLICE_X50Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[11]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            fib_comb/s_bin_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.776ns  (logic 1.575ns (27.269%)  route 4.201ns (72.731%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.567     5.018    fib_comb/btnR_IBUF
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     5.142 r  fib_comb/s_bin_reg[13]_i_1/O
                         net (fo=7, routed)           0.635     5.776    fib_comb/s_bin_reg[13]_i_1_n_0
    SLICE_X50Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.442     4.783    fib_comb/CLK
    SLICE_X50Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[12]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            fib_comb/s_bin_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.776ns  (logic 1.575ns (27.269%)  route 4.201ns (72.731%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.567     5.018    fib_comb/btnR_IBUF
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     5.142 r  fib_comb/s_bin_reg[13]_i_1/O
                         net (fo=7, routed)           0.635     5.776    fib_comb/s_bin_reg[13]_i_1_n_0
    SLICE_X50Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.442     4.783    fib_comb/CLK
    SLICE_X50Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[13]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            fib_comb/s_n_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.776ns  (logic 1.575ns (27.271%)  route 4.201ns (72.729%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.556     5.007    fib_comb/btnR_IBUF
    SLICE_X51Y31         LUT4 (Prop_lut4_I0_O)        0.124     5.131 r  fib_comb/s_n_reg[6]_i_1/O
                         net (fo=7, routed)           0.645     5.776    fib_comb/s_n_reg[6]_i_1_n_0
    SLICE_X53Y29         FDCE                                         r  fib_comb/s_n_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.441     4.782    fib_comb/CLK
    SLICE_X53Y29         FDCE                                         r  fib_comb/s_n_reg_reg[4]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            fib_comb/s_n_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.776ns  (logic 1.575ns (27.271%)  route 4.201ns (72.729%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.556     5.007    fib_comb/btnR_IBUF
    SLICE_X51Y31         LUT4 (Prop_lut4_I0_O)        0.124     5.131 r  fib_comb/s_n_reg[6]_i_1/O
                         net (fo=7, routed)           0.645     5.776    fib_comb/s_n_reg[6]_i_1_n_0
    SLICE_X53Y29         FDCE                                         r  fib_comb/s_n_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.441     4.782    fib_comb/CLK
    SLICE_X53Y29         FDCE                                         r  fib_comb/s_n_reg_reg[6]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            fib_comb/s_bin_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.644ns  (logic 1.575ns (27.906%)  route 4.069ns (72.094%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.567     5.018    fib_comb/btnR_IBUF
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     5.142 r  fib_comb/s_bin_reg[13]_i_1/O
                         net (fo=7, routed)           0.503     5.644    fib_comb/s_bin_reg[13]_i_1_n_0
    SLICE_X52Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.442     4.783    fib_comb/CLK
    SLICE_X52Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[8]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            fib_comb/s_bin_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.644ns  (logic 1.575ns (27.906%)  route 4.069ns (72.094%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.567     5.018    fib_comb/btnR_IBUF
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     5.142 r  fib_comb/s_bin_reg[13]_i_1/O
                         net (fo=7, routed)           0.503     5.644    fib_comb/s_bin_reg[13]_i_1_n_0
    SLICE_X52Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.442     4.783    fib_comb/CLK
    SLICE_X52Y31         FDCE                                         r  fib_comb/s_bin_reg_reg[9]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            fib_comb/s_n_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.493ns  (logic 1.575ns (28.676%)  route 3.918ns (71.324%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.556     5.007    fib_comb/btnR_IBUF
    SLICE_X51Y31         LUT4 (Prop_lut4_I0_O)        0.124     5.131 r  fib_comb/s_n_reg[6]_i_1/O
                         net (fo=7, routed)           0.362     5.493    fib_comb/s_n_reg[6]_i_1_n_0
    SLICE_X48Y30         FDCE                                         r  fib_comb/s_n_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.440     4.781    fib_comb/CLK
    SLICE_X48Y30         FDCE                                         r  fib_comb/s_n_reg_reg[3]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            fib_comb/s_n_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.493ns  (logic 1.575ns (28.676%)  route 3.918ns (71.324%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=4, routed)           3.556     5.007    fib_comb/btnR_IBUF
    SLICE_X51Y31         LUT4 (Prop_lut4_I0_O)        0.124     5.131 r  fib_comb/s_n_reg[6]_i_1/O
                         net (fo=7, routed)           0.362     5.493    fib_comb/s_n_reg[6]_i_1_n_0
    SLICE_X48Y30         FDCE                                         r  fib_comb/s_n_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.440     4.781    fib_comb/CLK
    SLICE_X48Y30         FDCE                                         r  fib_comb/s_n_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            fib_comb/s_bcd0_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.210ns (14.110%)  route 1.275ns (85.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=91, routed)          1.275     1.485    fib_comb/AR[0]
    SLICE_X50Y25         FDCE                                         f  fib_comb/s_bcd0_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    fib_comb/CLK
    SLICE_X50Y25         FDCE                                         r  fib_comb/s_bcd0_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            fib_comb/s_bcd1_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.210ns (14.110%)  route 1.275ns (85.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=91, routed)          1.275     1.485    fib_comb/AR[0]
    SLICE_X51Y25         FDCE                                         f  fib_comb/s_bcd1_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    fib_comb/CLK
    SLICE_X51Y25         FDCE                                         r  fib_comb/s_bcd1_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment/r_CNT_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.210ns (13.598%)  route 1.331ns (86.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=91, routed)          1.331     1.541    segment/AR[0]
    SLICE_X53Y24         FDCE                                         f  segment/r_CNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    segment/CLK
    SLICE_X53Y24         FDCE                                         r  segment/r_CNT_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment/r_CNT_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.210ns (13.598%)  route 1.331ns (86.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=91, routed)          1.331     1.541    segment/AR[0]
    SLICE_X53Y24         FDCE                                         f  segment/r_CNT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    segment/CLK
    SLICE_X53Y24         FDCE                                         r  segment/r_CNT_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment/r_CNT_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.210ns (13.598%)  route 1.331ns (86.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=91, routed)          1.331     1.541    segment/AR[0]
    SLICE_X53Y24         FDCE                                         f  segment/r_CNT_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    segment/CLK
    SLICE_X53Y24         FDCE                                         r  segment/r_CNT_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment/r_CNT_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.210ns (13.598%)  route 1.331ns (86.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=91, routed)          1.331     1.541    segment/AR[0]
    SLICE_X53Y24         FDCE                                         f  segment/r_CNT_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    segment/CLK
    SLICE_X53Y24         FDCE                                         r  segment/r_CNT_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            fib_comb/s_bcd0_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.210ns (13.468%)  route 1.346ns (86.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=91, routed)          1.346     1.556    fib_comb/AR[0]
    SLICE_X50Y26         FDCE                                         f  fib_comb/s_bcd0_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.822     1.949    fib_comb/CLK
    SLICE_X50Y26         FDCE                                         r  fib_comb/s_bcd0_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            fib_comb/s_bcd1_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.210ns (13.468%)  route 1.346ns (86.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=91, routed)          1.346     1.556    fib_comb/AR[0]
    SLICE_X51Y26         FDCE                                         f  fib_comb/s_bcd1_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.822     1.949    fib_comb/CLK
    SLICE_X51Y26         FDCE                                         r  fib_comb/s_bcd1_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            fib_comb/s_bcd1_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.210ns (13.468%)  route 1.346ns (86.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=91, routed)          1.346     1.556    fib_comb/AR[0]
    SLICE_X51Y26         FDCE                                         f  fib_comb/s_bcd1_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.822     1.949    fib_comb/CLK
    SLICE_X51Y26         FDCE                                         r  fib_comb/s_bcd1_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment/r_CNT_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.210ns (13.058%)  route 1.395ns (86.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=91, routed)          1.395     1.605    segment/AR[0]
    SLICE_X53Y23         FDCE                                         f  segment/r_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.822     1.949    segment/CLK
    SLICE_X53Y23         FDCE                                         r  segment/r_CNT_reg[4]/C





