{"vcs1":{"timestamp_begin":1751066122.346080943, "rt":0.29, "ut":0.17, "st":0.07}}
{"vcselab":{"timestamp_begin":1751066122.709616219, "rt":0.20, "ut":0.11, "st":0.06}}
{"link":{"timestamp_begin":1751066122.964512101, "rt":0.09, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751066122.033164048}
{"VCS_COMP_START_TIME": 1751066122.033164048}
{"VCS_COMP_END_TIME": 1751066123.301797313}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2868976}}
{"stitch_vcselab": {"peak_mem": 2869016}}
