{"sha": "2191f6602f3e8881dcbdcddfa0f269fe20636784", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjE5MWY2NjAyZjNlODg4MWRjYmRjZGRmYTBmMjY5ZmUyMDYzNjc4NA==", "commit": {"author": {"name": "Christophe Lyon", "email": "christophe.lyon@linaro.org", "date": "2014-10-24T11:52:16Z"}, "committer": {"name": "Christophe Lyon", "email": "clyon@gcc.gnu.org", "date": "2014-10-24T11:52:16Z"}, "message": "vdup-vmov.c: New file.\n\n2014-10-24  Christophe Lyon  <christophe.lyon@linaro.org>\n\n\t* gcc.target/aarch64/advsimd-intrinsics/vdup-vmov.c: New file.\n\nFrom-SVN: r216656", "tree": {"sha": "ed9e1289f684f209f596e180a16bf06c08195a1a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ed9e1289f684f209f596e180a16bf06c08195a1a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2191f6602f3e8881dcbdcddfa0f269fe20636784", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2191f6602f3e8881dcbdcddfa0f269fe20636784", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2191f6602f3e8881dcbdcddfa0f269fe20636784", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2191f6602f3e8881dcbdcddfa0f269fe20636784/comments", "author": null, "committer": null, "parents": [{"sha": "e323628e6b731fb82978bcd5f0d337a0e434b1d8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e323628e6b731fb82978bcd5f0d337a0e434b1d8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e323628e6b731fb82978bcd5f0d337a0e434b1d8"}], "stats": {"total": 257, "additions": 257, "deletions": 0}, "files": [{"sha": "f647ccc6d9aee7c596b39bfc4723ce11e520bb14", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2191f6602f3e8881dcbdcddfa0f269fe20636784/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2191f6602f3e8881dcbdcddfa0f269fe20636784/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=2191f6602f3e8881dcbdcddfa0f269fe20636784", "patch": "@@ -1,3 +1,7 @@\n+2014-10-24  Christophe Lyon  <christophe.lyon@linaro.org>\n+\n+\t* gcc.target/aarch64/advsimd-intrinsics/vdup-vmov.c: New file.\n+\n 2014-10-24  Christophe Lyon  <christophe.lyon@linaro.org>\n \n \t* gcc.target/aarch64/advsimd-intrinsics/vclz.c: New file."}, {"sha": "b5132f41ac424fa1c9c59805efb4a43f2c3dab12", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vdup-vmov.c", "status": "added", "additions": 253, "deletions": 0, "changes": 253, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2191f6602f3e8881dcbdcddfa0f269fe20636784/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvdup-vmov.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2191f6602f3e8881dcbdcddfa0f269fe20636784/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvdup-vmov.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvdup-vmov.c?ref=2191f6602f3e8881dcbdcddfa0f269fe20636784", "patch": "@@ -0,0 +1,253 @@\n+#include <arm_neon.h>\n+#include \"arm-neon-ref.h\"\n+#include \"compute-ref-data.h\"\n+\n+/* We test vdup and vmov in the same place since they are aliases.  */\n+\n+/* Expected results.  */\n+/* Chunk 0.  */\n+VECT_VAR_DECL(expected0,int,8,8) [] = { 0xf0, 0xf0, 0xf0, 0xf0,\n+\t\t\t\t\t0xf0, 0xf0, 0xf0, 0xf0 };\n+VECT_VAR_DECL(expected0,int,16,4) [] = { 0xfff0, 0xfff0, 0xfff0, 0xfff0 };\n+VECT_VAR_DECL(expected0,int,32,2) [] = { 0xfffffff0, 0xfffffff0 };\n+VECT_VAR_DECL(expected0,int,64,1) [] = { 0xfffffffffffffff0 };\n+VECT_VAR_DECL(expected0,uint,8,8) [] = { 0xf0, 0xf0, 0xf0, 0xf0,\n+\t\t\t\t\t 0xf0, 0xf0, 0xf0, 0xf0 };\n+VECT_VAR_DECL(expected0,uint,16,4) [] = { 0xfff0, 0xfff0, 0xfff0, 0xfff0 };\n+VECT_VAR_DECL(expected0,uint,32,2) [] = { 0xfffffff0, 0xfffffff0 };\n+VECT_VAR_DECL(expected0,uint,64,1) [] = { 0xfffffffffffffff0 };\n+VECT_VAR_DECL(expected0,poly,8,8) [] = { 0xf0, 0xf0, 0xf0, 0xf0,\n+\t\t\t\t\t 0xf0, 0xf0, 0xf0, 0xf0 };\n+VECT_VAR_DECL(expected0,poly,16,4) [] = { 0xfff0, 0xfff0, 0xfff0, 0xfff0 };\n+VECT_VAR_DECL(expected0,hfloat,32,2) [] = { 0xc1800000, 0xc1800000 };\n+VECT_VAR_DECL(expected0,int,8,16) [] = { 0xf0, 0xf0, 0xf0, 0xf0,\n+\t\t\t\t\t 0xf0, 0xf0, 0xf0, 0xf0,\n+\t\t\t\t\t 0xf0, 0xf0, 0xf0, 0xf0,\n+\t\t\t\t\t 0xf0, 0xf0, 0xf0, 0xf0 };\n+VECT_VAR_DECL(expected0,int,16,8) [] = { 0xfff0, 0xfff0, 0xfff0, 0xfff0,\n+\t\t\t\t\t 0xfff0, 0xfff0, 0xfff0, 0xfff0 };\n+VECT_VAR_DECL(expected0,int,32,4) [] = { 0xfffffff0, 0xfffffff0,\n+\t\t\t\t\t 0xfffffff0, 0xfffffff0 };\n+VECT_VAR_DECL(expected0,int,64,2) [] = { 0xfffffffffffffff0,\n+\t\t\t\t\t 0xfffffffffffffff0 };\n+VECT_VAR_DECL(expected0,uint,8,16) [] = { 0xf0, 0xf0, 0xf0, 0xf0,\n+\t\t\t\t\t  0xf0, 0xf0, 0xf0, 0xf0,\n+\t\t\t\t\t  0xf0, 0xf0, 0xf0, 0xf0,\n+\t\t\t\t\t  0xf0, 0xf0, 0xf0, 0xf0 };\n+VECT_VAR_DECL(expected0,uint,16,8) [] = { 0xfff0, 0xfff0, 0xfff0, 0xfff0,\n+\t\t\t\t\t  0xfff0, 0xfff0, 0xfff0, 0xfff0 };\n+VECT_VAR_DECL(expected0,uint,32,4) [] = { 0xfffffff0, 0xfffffff0,\n+\t\t\t\t\t  0xfffffff0, 0xfffffff0 };\n+VECT_VAR_DECL(expected0,uint,64,2) [] = { 0xfffffffffffffff0,\n+\t\t\t\t\t  0xfffffffffffffff0 };\n+VECT_VAR_DECL(expected0,poly,8,16) [] = { 0xf0, 0xf0, 0xf0, 0xf0,\n+\t\t\t\t\t  0xf0, 0xf0, 0xf0, 0xf0,\n+\t\t\t\t\t  0xf0, 0xf0, 0xf0, 0xf0,\n+\t\t\t\t\t  0xf0, 0xf0, 0xf0, 0xf0 };\n+VECT_VAR_DECL(expected0,poly,16,8) [] = { 0xfff0, 0xfff0, 0xfff0, 0xfff0,\n+\t\t\t\t\t  0xfff0, 0xfff0, 0xfff0, 0xfff0 };\n+VECT_VAR_DECL(expected0,hfloat,32,4) [] = { 0xc1800000, 0xc1800000,\n+\t\t\t\t\t    0xc1800000, 0xc1800000 };\n+\n+/* Chunk 1.  */\n+VECT_VAR_DECL(expected1,int,8,8) [] = { 0xf1, 0xf1, 0xf1, 0xf1,\n+\t\t\t\t\t0xf1, 0xf1, 0xf1, 0xf1 };\n+VECT_VAR_DECL(expected1,int,16,4) [] = { 0xfff1, 0xfff1, 0xfff1, 0xfff1 };\n+VECT_VAR_DECL(expected1,int,32,2) [] = { 0xfffffff1, 0xfffffff1 };\n+VECT_VAR_DECL(expected1,int,64,1) [] = { 0xfffffffffffffff1 };\n+VECT_VAR_DECL(expected1,uint,8,8) [] = { 0xf1, 0xf1, 0xf1, 0xf1,\n+\t\t\t\t\t 0xf1, 0xf1, 0xf1, 0xf1 };\n+VECT_VAR_DECL(expected1,uint,16,4) [] = { 0xfff1, 0xfff1, 0xfff1, 0xfff1 };\n+VECT_VAR_DECL(expected1,uint,32,2) [] = { 0xfffffff1, 0xfffffff1 };\n+VECT_VAR_DECL(expected1,uint,64,1) [] = { 0xfffffffffffffff1 };\n+VECT_VAR_DECL(expected1,poly,8,8) [] = { 0xf1, 0xf1, 0xf1, 0xf1,\n+\t\t\t\t\t 0xf1, 0xf1, 0xf1, 0xf1 };\n+VECT_VAR_DECL(expected1,poly,16,4) [] = { 0xfff1, 0xfff1, 0xfff1, 0xfff1 };\n+VECT_VAR_DECL(expected1,hfloat,32,2) [] = { 0xc1700000, 0xc1700000 };\n+VECT_VAR_DECL(expected1,int,8,16) [] = { 0xf1, 0xf1, 0xf1, 0xf1,\n+\t\t\t\t\t 0xf1, 0xf1, 0xf1, 0xf1,\n+\t\t\t\t\t 0xf1, 0xf1, 0xf1, 0xf1,\n+\t\t\t\t\t 0xf1, 0xf1, 0xf1, 0xf1 };\n+VECT_VAR_DECL(expected1,int,16,8) [] = { 0xfff1, 0xfff1, 0xfff1, 0xfff1,\n+\t\t\t\t\t 0xfff1, 0xfff1, 0xfff1, 0xfff1 };\n+VECT_VAR_DECL(expected1,int,32,4) [] = { 0xfffffff1, 0xfffffff1,\n+\t\t\t\t\t 0xfffffff1, 0xfffffff1 };\n+VECT_VAR_DECL(expected1,int,64,2) [] = { 0xfffffffffffffff1,\n+\t\t\t\t\t 0xfffffffffffffff1 };\n+VECT_VAR_DECL(expected1,uint,8,16) [] = { 0xf1, 0xf1, 0xf1, 0xf1,\n+\t\t\t\t\t  0xf1, 0xf1, 0xf1, 0xf1,\n+\t\t\t\t\t  0xf1, 0xf1, 0xf1, 0xf1,\n+\t\t\t\t\t  0xf1, 0xf1, 0xf1, 0xf1 };\n+VECT_VAR_DECL(expected1,uint,16,8) [] = { 0xfff1, 0xfff1, 0xfff1, 0xfff1,\n+\t\t\t\t\t  0xfff1, 0xfff1, 0xfff1, 0xfff1 };\n+VECT_VAR_DECL(expected1,uint,32,4) [] = { 0xfffffff1, 0xfffffff1,\n+\t\t\t\t\t  0xfffffff1, 0xfffffff1 };\n+VECT_VAR_DECL(expected1,uint,64,2) [] = { 0xfffffffffffffff1,\n+\t\t\t\t\t  0xfffffffffffffff1 };\n+VECT_VAR_DECL(expected1,poly,8,16) [] = { 0xf1, 0xf1, 0xf1, 0xf1,\n+\t\t\t\t\t  0xf1, 0xf1, 0xf1, 0xf1,\n+\t\t\t\t\t  0xf1, 0xf1, 0xf1, 0xf1,\n+\t\t\t\t\t  0xf1, 0xf1, 0xf1, 0xf1 };\n+VECT_VAR_DECL(expected1,poly,16,8) [] = { 0xfff1, 0xfff1, 0xfff1, 0xfff1,\n+\t\t\t\t\t  0xfff1, 0xfff1, 0xfff1, 0xfff1 };\n+VECT_VAR_DECL(expected1,hfloat,32,4) [] = { 0xc1700000, 0xc1700000,\n+\t\t\t\t\t    0xc1700000, 0xc1700000 };\n+\n+/* Chunk 2.  */\n+VECT_VAR_DECL(expected2,int,8,8) [] = { 0xf2, 0xf2, 0xf2, 0xf2,\n+\t\t\t\t\t0xf2, 0xf2, 0xf2, 0xf2 };\n+VECT_VAR_DECL(expected2,int,16,4) [] = { 0xfff2, 0xfff2, 0xfff2, 0xfff2 };\n+VECT_VAR_DECL(expected2,int,32,2) [] = { 0xfffffff2, 0xfffffff2 };\n+VECT_VAR_DECL(expected2,int,64,1) [] = { 0xfffffffffffffff2 };\n+VECT_VAR_DECL(expected2,uint,8,8) [] = { 0xf2, 0xf2, 0xf2, 0xf2,\n+\t\t\t\t\t 0xf2, 0xf2, 0xf2, 0xf2 };\n+VECT_VAR_DECL(expected2,uint,16,4) [] = { 0xfff2, 0xfff2, 0xfff2, 0xfff2 };\n+VECT_VAR_DECL(expected2,uint,32,2) [] = { 0xfffffff2, 0xfffffff2 };\n+VECT_VAR_DECL(expected2,uint,64,1) [] = { 0xfffffffffffffff2 };\n+VECT_VAR_DECL(expected2,poly,8,8) [] = { 0xf2, 0xf2, 0xf2, 0xf2,\n+\t\t\t\t\t 0xf2, 0xf2, 0xf2, 0xf2 };\n+VECT_VAR_DECL(expected2,poly,16,4) [] = { 0xfff2, 0xfff2, 0xfff2, 0xfff2 };\n+VECT_VAR_DECL(expected2,hfloat,32,2) [] = { 0xc1600000, 0xc1600000 };\n+VECT_VAR_DECL(expected2,int,8,16) [] = { 0xf2, 0xf2, 0xf2, 0xf2,\n+\t\t\t\t\t 0xf2, 0xf2, 0xf2, 0xf2,\n+\t\t\t\t\t 0xf2, 0xf2, 0xf2, 0xf2,\n+\t\t\t\t\t 0xf2, 0xf2, 0xf2, 0xf2 };\n+VECT_VAR_DECL(expected2,int,16,8) [] = { 0xfff2, 0xfff2, 0xfff2, 0xfff2,\n+\t\t\t\t\t 0xfff2, 0xfff2, 0xfff2, 0xfff2 };\n+VECT_VAR_DECL(expected2,int,32,4) [] = { 0xfffffff2, 0xfffffff2,\n+\t\t\t\t\t 0xfffffff2, 0xfffffff2 };\n+VECT_VAR_DECL(expected2,int,64,2) [] = { 0xfffffffffffffff2,\n+\t\t\t\t\t 0xfffffffffffffff2 };\n+VECT_VAR_DECL(expected2,uint,8,16) [] = { 0xf2, 0xf2, 0xf2, 0xf2,\n+\t\t\t\t\t  0xf2, 0xf2, 0xf2, 0xf2,\n+\t\t\t\t\t  0xf2, 0xf2, 0xf2, 0xf2,\n+\t\t\t\t\t  0xf2, 0xf2, 0xf2, 0xf2 };\n+VECT_VAR_DECL(expected2,uint,16,8) [] = { 0xfff2, 0xfff2, 0xfff2, 0xfff2,\n+\t\t\t\t\t  0xfff2, 0xfff2, 0xfff2, 0xfff2 };\n+VECT_VAR_DECL(expected2,uint,32,4) [] = { 0xfffffff2, 0xfffffff2,\n+\t\t\t\t\t  0xfffffff2, 0xfffffff2 };\n+VECT_VAR_DECL(expected2,uint,64,2) [] = { 0xfffffffffffffff2,\n+\t\t\t\t\t  0xfffffffffffffff2 };\n+VECT_VAR_DECL(expected2,poly,8,16) [] = { 0xf2, 0xf2, 0xf2, 0xf2,\n+\t\t\t\t\t  0xf2, 0xf2, 0xf2, 0xf2,\n+\t\t\t\t\t  0xf2, 0xf2, 0xf2, 0xf2,\n+\t\t\t\t\t  0xf2, 0xf2, 0xf2, 0xf2 };\n+VECT_VAR_DECL(expected2,poly,16,8) [] = { 0xfff2, 0xfff2, 0xfff2, 0xfff2,\n+\t\t\t\t\t  0xfff2, 0xfff2, 0xfff2, 0xfff2 };\n+VECT_VAR_DECL(expected2,hfloat,32,4) [] = { 0xc1600000, 0xc1600000,\n+\t\t\t\t\t    0xc1600000, 0xc1600000 };\n+\n+#define TEST_MSG \"VDUP/VDUPQ\"\n+void exec_vdup_vmov (void)\n+{\n+  int i;\n+\n+  /* Basic test: vec=vdup(x), then store the result.  */\n+#undef TEST_VDUP\n+#define TEST_VDUP(Q, T1, T2, W, N)\t\t\t\t\t\\\n+  VECT_VAR(vector, T1, W, N) =\t\t\t\t\t\t\\\n+    vdup##Q##_n_##T2##W(VECT_VAR(buffer_dup, T1, W, N)[i]);\t\t\\\n+  vst1##Q##_##T2##W(VECT_VAR(result, T1, W, N), VECT_VAR(vector, T1, W, N))\n+\n+  /* Basic test: vec=vmov(x), then store the result.  */\n+#define TEST_VMOV(Q, T1, T2, W, N)\t\t\t\t\t\\\n+  VECT_VAR(vector, T1, W, N) =\t\t\t\t\t\t\\\n+    vmov##Q##_n_##T2##W(VECT_VAR(buffer_dup, T1, W, N)[i]);\t\t\\\n+  vst1##Q##_##T2##W(VECT_VAR(result, T1, W, N), VECT_VAR(vector, T1, W, N))\n+\n+  DECL_VARIABLE_ALL_VARIANTS(vector);\n+\n+  /* Try to read different places from the input buffer.  */\n+  for (i=0; i< 3; i++) {\n+    clean_results ();\n+\n+    TEST_VDUP(, int, s, 8, 8);\n+    TEST_VDUP(, int, s, 16, 4);\n+    TEST_VDUP(, int, s, 32, 2);\n+    TEST_VDUP(, int, s, 64, 1);\n+    TEST_VDUP(, uint, u, 8, 8);\n+    TEST_VDUP(, uint, u, 16, 4);\n+    TEST_VDUP(, uint, u, 32, 2);\n+    TEST_VDUP(, uint, u, 64, 1);\n+    TEST_VDUP(, poly, p, 8, 8);\n+    TEST_VDUP(, poly, p, 16, 4);\n+    TEST_VDUP(, float, f, 32, 2);\n+\n+    TEST_VDUP(q, int, s, 8, 16);\n+    TEST_VDUP(q, int, s, 16, 8);\n+    TEST_VDUP(q, int, s, 32, 4);\n+    TEST_VDUP(q, int, s, 64, 2);\n+    TEST_VDUP(q, uint, u, 8, 16);\n+    TEST_VDUP(q, uint, u, 16, 8);\n+    TEST_VDUP(q, uint, u, 32, 4);\n+    TEST_VDUP(q, uint, u, 64, 2);\n+    TEST_VDUP(q, poly, p, 8, 16);\n+    TEST_VDUP(q, poly, p, 16, 8);\n+    TEST_VDUP(q, float, f, 32, 4);\n+\n+    switch (i) {\n+    case 0:\n+      CHECK_RESULTS_NAMED (TEST_MSG, expected0, \"\");\n+      break;\n+    case 1:\n+      CHECK_RESULTS_NAMED (TEST_MSG, expected1, \"\");\n+      break;\n+    case 2:\n+      CHECK_RESULTS_NAMED (TEST_MSG, expected2, \"\");\n+      break;\n+    default:\n+      abort();\n+    }\n+  }\n+\n+  /* Do the same tests with vmov. Use the same expected results.  */\n+#undef TEST_MSG\n+#define TEST_MSG \"VMOV/VMOVQ\"\n+  for (i=0; i< 3; i++) {\n+    clean_results ();\n+\n+    TEST_VMOV(, int, s, 8, 8);\n+    TEST_VMOV(, int, s, 16, 4);\n+    TEST_VMOV(, int, s, 32, 2);\n+    TEST_VMOV(, int, s, 64, 1);\n+    TEST_VMOV(, uint, u, 8, 8);\n+    TEST_VMOV(, uint, u, 16, 4);\n+    TEST_VMOV(, uint, u, 32, 2);\n+    TEST_VMOV(, uint, u, 64, 1);\n+    TEST_VMOV(, poly, p, 8, 8);\n+    TEST_VMOV(, poly, p, 16, 4);\n+    TEST_VMOV(, float, f, 32, 2);\n+\n+    TEST_VMOV(q, int, s, 8, 16);\n+    TEST_VMOV(q, int, s, 16, 8);\n+    TEST_VMOV(q, int, s, 32, 4);\n+    TEST_VMOV(q, int, s, 64, 2);\n+    TEST_VMOV(q, uint, u, 8, 16);\n+    TEST_VMOV(q, uint, u, 16, 8);\n+    TEST_VMOV(q, uint, u, 32, 4);\n+    TEST_VMOV(q, uint, u, 64, 2);\n+    TEST_VMOV(q, poly, p, 8, 16);\n+    TEST_VMOV(q, poly, p, 16, 8);\n+    TEST_VMOV(q, float, f, 32, 4);\n+\n+    switch (i) {\n+    case 0:\n+      CHECK_RESULTS_NAMED (TEST_MSG, expected0, \"\");\n+      break;\n+    case 1:\n+      CHECK_RESULTS_NAMED (TEST_MSG, expected1, \"\");\n+      break;\n+    case 2:\n+      CHECK_RESULTS_NAMED (TEST_MSG, expected2, \"\");\n+      break;\n+    default:\n+      abort();\n+    }\n+  }\n+}\n+\n+int main (void)\n+{\n+  exec_vdup_vmov ();\n+  return 0;\n+}"}]}