// Seed: 1839511362
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input tri id_2,
    input wor id_3,
    input uwire id_4,
    output uwire id_5,
    input uwire id_6,
    output supply0 id_7,
    output wor id_8,
    output wand id_9,
    input wire id_10,
    input wor id_11,
    input supply0 id_12,
    input supply1 id_13
);
  wand id_15, id_16;
  assign id_15 = id_11;
endmodule
module module_1 (
    output tri  id_0,
    output wand id_1,
    input  wand id_2,
    input  wand id_3,
    input  wand id_4,
    input  wire id_5,
    input  wor  id_6
);
  wire id_8, id_9;
  module_0(
      id_3, id_3, id_4, id_3, id_5, id_1, id_6, id_1, id_0, id_0, id_4, id_5, id_5, id_6
  );
endmodule
