 ** Message System Log
 ** Database: 
 ** Date:   Mon Feb 14 19:12:47 2011


****************
Macro Parameters
****************

Name                            : clocks
Family                          : IGLOO
Output Format                   : VERILOG
Type                            : Static PLL
PowerDown                       : Active Low
Lock                            : Active High
Input Freq(Mhz)                 : 48.000000
CLKA Source                     : External I/O
Feedback Delay Value Index      : 1
Feedback Mux Select             : 1
XDLY Mux Select                 : No
Primary Freq(Mhz)               : 6.000000
Primary PhaseShift              : 0
Primary Delay Value Index       : 1
Primary Mux Select              : 4
Secondary1 Freq(Mhz)            : 8.000000
Use GLB                         : YES
Use YB                          : NO
GLB Delay Value Index           : 1
YB Delay Value Index            : 1
Secondary1 PhaseShift           : 0
Secondary1 Mux Select           : 2
Secondary2 Freq(Mhz)            : 48.000000
Use GLC                         : YES
Use YC                          : NO
GLC Delay Value Index           : 1
YC Delay Value Index            : 1
Secondary2 PhaseShift           : 0
Secondary2 Mux Select           : 2
Lock Control                    : No

Configuration Bits:
FINDIV[6:0]     0001000
FBDIV[6:0]      0001000
OADIV[4:0]      00111
OBDIV[4:0]      00101
OCDIV[4:0]      00000
OAMUX[2:0]      100
OBMUX[2:0]      010
OCMUX[2:0]      010
FBSEL[1:0]      01
FBDLY[4:0]      00000
XDLYSEL         0
DLYGLA[4:0]     00000
DLYGLB[4:0]     00000
DLYGLC[4:0]     00000
DLYYB[4:0]      00000
DLYYC[4:0]      00000
VCOSEL[2:0]     010


Primary Clock Frequency 6.000
Primary Clock Phase Shift 0.000
Primary Clock Output Delay from CLKA 2.200

Secondary1 Clock Frequency 8.000
Secondary1 Clock Phase Shift 0.000
Secondary1 Clock Global Output Delay from CLKA 3.450

Secondary2 Clock Frequency 48.000
Secondary2 Clock Phase Shift 0.000
Secondary2 Clock Global Output Delay from CLKA 3.450


**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:      0  Total:   3072   (0.00%)
    IO (W/ clocks)             Used:      0  Total:     71   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      3  Total:     18   (16.67%)
    PLL                        Used:      1  Total:      1   (100.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to C:/Documents and Settings/Administrator/My
Documents/actel/TDB_FPGA/smartgen\clocks\clocks.v.

 ** Log Ended:   Mon Feb 14 19:12:48 2011

