# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do elec374_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/div.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:53 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/div.v 
# -- Compiling module div
# 
# Top level modules:
# 	div
# End time: 08:29:53 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/srl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:53 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/srl.v 
# -- Compiling module srl_gate
# 
# Top level modules:
# 	srl_gate
# End time: 08:29:53 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/sra.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:53 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/sra.v 
# -- Compiling module sra_gate
# 
# Top level modules:
# 	sra_gate
# End time: 08:29:54 on Mar 13,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/shl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:54 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/shl.v 
# -- Compiling module shl_gate
# 
# Top level modules:
# 	shl_gate
# End time: 08:29:54 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/rotright.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:54 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/rotright.v 
# -- Compiling module rotright_gate
# 
# Top level modules:
# 	rotright_gate
# End time: 08:29:54 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/rotleft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:54 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/rotleft.v 
# -- Compiling module rotleft_gate
# 
# Top level modules:
# 	rotleft_gate
# End time: 08:29:54 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ripplecarryaddr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:54 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ripplecarryaddr.v 
# -- Compiling module ripplecarryaddr
# 
# Top level modules:
# 	ripplecarryaddr
# End time: 08:29:54 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/edgetrigreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:55 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/edgetrigreg.v 
# -- Compiling module edgetrigreg
# 
# Top level modules:
# 	edgetrigreg
# End time: 08:29:55 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:55 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 08:29:55 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/bidirectional_bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:55 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/bidirectional_bus.v 
# -- Compiling module bidirectional_bus
# 
# Top level modules:
# 	bidirectional_bus
# End time: 08:29:55 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:55 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 08:29:55 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/BusMuxEncoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:55 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/BusMuxEncoder.v 
# -- Compiling module BusMuxEncoder
# 
# Top level modules:
# 	BusMuxEncoder
# End time: 08:29:56 on Mar 13,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/and_gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:56 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/and_gate.v 
# -- Compiling module and_gate
# 
# Top level modules:
# 	and_gate
# End time: 08:29:56 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/or_gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:56 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/or_gate.v 
# -- Compiling module or_gate
# 
# Top level modules:
# 	or_gate
# End time: 08:29:56 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/not_gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:56 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/not_gate.v 
# -- Compiling module not_gate
# 
# Top level modules:
# 	not_gate
# End time: 08:29:56 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:56 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 08:29:56 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/MDRreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:56 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/MDRreg.v 
# -- Compiling module MDRreg
# 
# Top level modules:
# 	MDRreg
# End time: 08:29:57 on Mar 13,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/neg_gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:57 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/neg_gate.v 
# -- Compiling module neg_gate
# 
# Top level modules:
# 	neg_gate
# End time: 08:29:57 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/booths.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:57 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/booths.v 
# -- Compiling module booths_gate
# 
# Top level modules:
# 	booths_gate
# End time: 08:29:57 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/sub_gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:57 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/sub_gate.v 
# -- Compiling module sub_gate
# 
# Top level modules:
# 	sub_gate
# End time: 08:29:57 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test {C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:57 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test" C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v 
# -- Compiling module add_tb
# 
# Top level modules:
# 	add_tb
# End time: 08:29:57 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  add_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" add_tb 
# Start time: 08:29:57 on Mar 13,2024
# Loading work.add_tb
# Loading work.datapath
# Loading work.edgetrigreg
# Loading work.MDRreg
# Loading work.mux2x1
# Loading work.BusMuxEncoder
# Loading work.ALU
# Loading work.and_gate
# Loading work.or_gate
# Loading work.not_gate
# Loading work.rotright_gate
# Loading work.rotleft_gate
# Loading work.shl_gate
# Loading work.sra_gate
# Loading work.srl_gate
# Loading work.neg_gate
# Loading work.ripplecarryaddr
# Loading work.booths_gate
# Loading work.div
# Loading work.sub_gate
# Loading work.bidirectional_bus
# ** Warning: (vsim-3017) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Too few port connections. Expected 53, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /add_tb/DUT File: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath.v
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'PCin'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'LOin'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'ZHIin'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'ZLOin'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R0in'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R4in'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R5in'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R6in'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R7in'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R8in'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R9in'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R10in'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R11in'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R12in'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R13in'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R14in'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R15in'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'HIout'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'LOout'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'InPortout'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R0out'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R1out'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R4out'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R5out'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R6out'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R7out'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R8out'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R9out'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R10out'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R11out'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R12out'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R13out'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R14out'.
# ** Warning: (vsim-3722) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/add_tb.v(18): [TFMPC] - Missing connection for port 'R15out'.
# ** Warning: (vsim-3015) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath.v(41): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/edgetrigreg.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /add_tb/DUT/ZHI File: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/edgetrigreg.v
# ** Warning: (vsim-3015) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath.v(42): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/edgetrigreg.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /add_tb/DUT/ZLO File: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/edgetrigreg.v
# ** Warning: (vsim-3015) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath.v(46): [PCDPC] - Port size (32) does not match connection size (26) for port 'DataIn'. The port definition is at: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/BusMuxEncoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /add_tb/DUT/bme File: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/BusMuxEncoder.v
# ** Warning: (vsim-3015) C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath.v(48): [PCDPC] - Port size (4) does not match connection size (32) for port 'opcode'. The port definition is at: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /add_tb/DUT/alu File: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: siyun  Hostname: DESKTOP-SDKE6FI  ProcessID: 5956
#           Attempting to use alternate WLF file "./wlftfnddex".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfnddex
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module edgetrigreg at C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/edgetrigreg.v line 8
# End time: 08:33:18 on Mar 13,2024, Elapsed time: 0:03:21
# Errors: 0, Warnings: 42
