Power-aware microarchitecture: design and modeling challenges for next-generation microprocessors
----

- [paper link](http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=888701&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D888701)
- bib
```
@ARTICLE{BrooksB00, 
	author={Brooks, D.M. and Bose, P. and Schuster, S.E. and Jacobson, H. and Kudva, P.N. and Buyuktosunoglu, A and Wellman, J.-D. and Zyuban, V. and Gupta, M. and Cook, P.W.}, 
	journal={Micro, IEEE}, 
	title={Power-aware microarchitecture: design and modeling challenges for next-generation microprocessors}, 
	year={2000}, 
	volume={20}, 
	number={6}, 
	pages={26-44}
}
```
