{"vcs1":{"timestamp_begin":1745160909.569646937, "rt":8.82, "ut":8.83, "st":0.52}}
{"vcselab":{"timestamp_begin":1745160918.472320374, "rt":0.30, "ut":0.18, "st":0.12}}
{"link":{"timestamp_begin":1745160918.835569227, "rt":0.34, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745160908.967182591}
{"VCS_COMP_START_TIME": 1745160908.967182591}
{"VCS_COMP_END_TIME": 1745160919.325807413}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 475060}}
{"vcselab": {"peak_mem": 166732}}
