Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Mon Nov 21 15:14:36 2016
| Host             : ytelse running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35tftg256-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.335 |
| Dynamic (W)              | 0.261 |
| Device Static (W)        | 0.074 |
| Effective TJA (C/W)      | 4.9   |
| Max Ambient (C)          | 83.4  |
| Junction Temperature (C) | 26.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |        6 |       --- |             --- |
| Slice Logic              |     0.079 |    14229 |       --- |             --- |
|   LUT as Logic           |     0.074 |     6993 |     20800 |           33.62 |
|   Register               |     0.002 |     5264 |     41600 |           12.65 |
|   CARRY4                 |     0.002 |      452 |      8150 |            5.55 |
|   LUT as Distributed RAM |    <0.001 |       32 |      9600 |            0.33 |
|   F7/F8 Muxes            |    <0.001 |       56 |     32600 |            0.17 |
|   LUT as Shift Register  |    <0.001 |      130 |      9600 |            1.35 |
|   Others                 |     0.000 |      606 |       --- |             --- |
| Signals                  |     0.078 |    12141 |       --- |             --- |
| Block RAM                |     0.074 |     21.5 |        50 |           43.00 |
| I/O                      |    <0.001 |       22 |       170 |           12.94 |
| Static Power             |     0.074 |          |           |                 |
| Total                    |     0.335 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.266 |       0.255 |      0.011 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.006 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| Clock                                                               | Domain                                     | Constraint (ns) |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK   |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE |            60.0 |
| sys_clk_pin                                                         | CLK100MHZ                                  |            10.0 |
| ulpi_clk_pin                                                        | ulpi_clk60                                 |            16.7 |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------+-----------+
| Name                                                                    | Power (W) |
+-------------------------------------------------------------------------+-----------+
| top                                                                     |     0.261 |
|   PacmanWrapper_inst                                                    |     0.238 |
|     AsyncFifo_inst                                                      |    <0.001 |
|       mem_reg_0_15_0_5                                                  |    <0.001 |
|       mem_reg_0_15_6_7                                                  |    <0.001 |
|     Pacman_inst                                                         |     0.237 |
|       deinterleaver                                                     |    <0.001 |
|         BitToWord                                                       |    <0.001 |
|       interleaver                                                       |     0.002 |
|         CircularPeekQueue                                               |     0.002 |
|           currentBlockOffset                                            |    <0.001 |
|           inBlockReadOffset                                             |    <0.001 |
|           queue                                                         |     0.001 |
|         readyBlocks                                                     |    <0.001 |
|         wordCounter                                                     |    <0.001 |
|       net                                                               |     0.234 |
|         GearBox                                                         |     0.003 |
|           BitToWord                                                     |    <0.001 |
|           CircularPeekQueue                                             |     0.003 |
|             currentBlockOffset                                          |    <0.001 |
|             inBlockReadOffset                                           |    <0.001 |
|             queue                                                       |     0.002 |
|           bitCounter                                                    |    <0.001 |
|           blocksReady                                                   |    <0.001 |
|           fillingBlock                                                  |    <0.001 |
|         GearBox_1                                                       |     0.003 |
|           BitToWord                                                     |    <0.001 |
|           CircularPeekQueue                                             |     0.003 |
|             currentBlockOffset                                          |    <0.001 |
|             inBlockReadOffset                                           |    <0.001 |
|             queue                                                       |     0.002 |
|           bitCounter                                                    |    <0.001 |
|           blocksReady                                                   |    <0.001 |
|           fillingBlock                                                  |    <0.001 |
|         GearBox_2                                                       |     0.003 |
|           BitToWord                                                     |    <0.001 |
|           CircularPeekQueue                                             |     0.003 |
|             currentBlockOffset                                          |    <0.001 |
|             inBlockReadOffset                                           |    <0.001 |
|             queue                                                       |     0.003 |
|           bitCounter                                                    |    <0.001 |
|           blocksReady                                                   |    <0.001 |
|           fillingBlock                                                  |    <0.001 |
|         Warp                                                            |     0.101 |
|           Chain                                                         |     0.057 |
|             ProcessingUnit                                              |     0.002 |
|             ProcessingUnit_1                                            |     0.002 |
|             ProcessingUnit_10                                           |     0.002 |
|             ProcessingUnit_11                                           |     0.002 |
|             ProcessingUnit_12                                           |     0.002 |
|             ProcessingUnit_13                                           |     0.002 |
|             ProcessingUnit_14                                           |     0.002 |
|             ProcessingUnit_15                                           |     0.002 |
|             ProcessingUnit_16                                           |     0.002 |
|             ProcessingUnit_17                                           |     0.002 |
|             ProcessingUnit_18                                           |     0.002 |
|             ProcessingUnit_19                                           |     0.002 |
|             ProcessingUnit_2                                            |     0.002 |
|             ProcessingUnit_20                                           |     0.002 |
|             ProcessingUnit_21                                           |     0.002 |
|             ProcessingUnit_22                                           |     0.002 |
|             ProcessingUnit_23                                           |     0.002 |
|             ProcessingUnit_24                                           |     0.002 |
|             ProcessingUnit_25                                           |     0.002 |
|             ProcessingUnit_26                                           |     0.002 |
|             ProcessingUnit_27                                           |     0.002 |
|             ProcessingUnit_28                                           |     0.002 |
|             ProcessingUnit_29                                           |     0.002 |
|             ProcessingUnit_3                                            |     0.002 |
|             ProcessingUnit_30                                           |     0.002 |
|             ProcessingUnit_31                                           |    <0.001 |
|             ProcessingUnit_4                                            |     0.002 |
|             ProcessingUnit_5                                            |     0.002 |
|             ProcessingUnit_6                                            |     0.002 |
|             ProcessingUnit_7                                            |     0.002 |
|             ProcessingUnit_8                                            |     0.002 |
|             ProcessingUnit_9                                            |     0.002 |
|           control                                                       |    <0.001 |
|             cycle                                                       |    <0.001 |
|             cycleInPass                                                 |    <0.001 |
|             isActive                                                    |    <0.001 |
|             isOutputting                                                |    <0.001 |
|             isReady                                                     |    <0.001 |
|             isTailing                                                   |    <0.001 |
|             selectX                                                     |    <0.001 |
|             tailCycle                                                   |    <0.001 |
|           memoryStreamer                                                |     0.043 |
|             MemoryUnit                                                  |     0.004 |
|             MemoryUnit_1                                                |     0.002 |
|             MemoryUnit_10                                               |     0.002 |
|             MemoryUnit_11                                               |     0.002 |
|             MemoryUnit_12                                               |     0.002 |
|             MemoryUnit_13                                               |     0.002 |
|             MemoryUnit_14                                               |     0.002 |
|             MemoryUnit_15                                               |     0.002 |
|             MemoryUnit_2                                                |     0.002 |
|             MemoryUnit_3                                                |     0.002 |
|             MemoryUnit_4                                                |     0.002 |
|             MemoryUnit_5                                                |     0.002 |
|             MemoryUnit_6                                                |     0.002 |
|             MemoryUnit_7                                                |     0.002 |
|             MemoryUnit_8                                                |     0.002 |
|             MemoryUnit_9                                                |     0.002 |
|             biasMemoryUnit                                              |     0.004 |
|         Warp_1                                                          |     0.052 |
|           Chain                                                         |     0.029 |
|             ProcessingUnit                                              |     0.002 |
|             ProcessingUnit_1                                            |     0.002 |
|             ProcessingUnit_10                                           |     0.002 |
|             ProcessingUnit_11                                           |     0.002 |
|             ProcessingUnit_12                                           |     0.002 |
|             ProcessingUnit_13                                           |     0.002 |
|             ProcessingUnit_14                                           |     0.002 |
|             ProcessingUnit_15                                           |    <0.001 |
|             ProcessingUnit_2                                            |     0.002 |
|             ProcessingUnit_3                                            |     0.002 |
|             ProcessingUnit_4                                            |     0.002 |
|             ProcessingUnit_5                                            |     0.002 |
|             ProcessingUnit_6                                            |     0.002 |
|             ProcessingUnit_7                                            |     0.002 |
|             ProcessingUnit_8                                            |     0.002 |
|             ProcessingUnit_9                                            |     0.002 |
|           control                                                       |    <0.001 |
|             cycle                                                       |    <0.001 |
|             cycleInPass                                                 |    <0.001 |
|             isActive                                                    |    <0.001 |
|             isOutputting                                                |    <0.001 |
|             isReady                                                     |    <0.001 |
|             isTailing                                                   |    <0.001 |
|             selectX                                                     |    <0.001 |
|             tailCycle                                                   |    <0.001 |
|           memoryStreamer                                                |     0.022 |
|             MemoryUnit                                                  |     0.002 |
|             MemoryUnit_1                                                |     0.002 |
|             MemoryUnit_2                                                |     0.002 |
|             MemoryUnit_3                                                |     0.003 |
|             MemoryUnit_4                                                |     0.003 |
|             MemoryUnit_5                                                |     0.003 |
|             MemoryUnit_6                                                |     0.002 |
|             MemoryUnit_7                                                |     0.002 |
|             biasMemoryUnit                                              |     0.003 |
|         Warp_2                                                          |     0.052 |
|           Chain                                                         |     0.029 |
|             ProcessingUnit                                              |     0.002 |
|             ProcessingUnit_1                                            |     0.002 |
|             ProcessingUnit_10                                           |     0.002 |
|             ProcessingUnit_11                                           |     0.002 |
|             ProcessingUnit_12                                           |     0.002 |
|             ProcessingUnit_13                                           |     0.002 |
|             ProcessingUnit_14                                           |     0.002 |
|             ProcessingUnit_15                                           |    <0.001 |
|             ProcessingUnit_2                                            |     0.002 |
|             ProcessingUnit_3                                            |     0.002 |
|             ProcessingUnit_4                                            |     0.002 |
|             ProcessingUnit_5                                            |     0.002 |
|             ProcessingUnit_6                                            |     0.002 |
|             ProcessingUnit_7                                            |     0.002 |
|             ProcessingUnit_8                                            |     0.002 |
|             ProcessingUnit_9                                            |     0.002 |
|           control                                                       |    <0.001 |
|             cycle                                                       |    <0.001 |
|             cycleInPass                                                 |    <0.001 |
|             isActive                                                    |    <0.001 |
|             isOutputting                                                |    <0.001 |
|             isReady                                                     |    <0.001 |
|             isTailing                                                   |    <0.001 |
|             selectX                                                     |    <0.001 |
|             tailCycle                                                   |    <0.001 |
|           memoryStreamer                                                |     0.022 |
|             MemoryUnit                                                  |     0.002 |
|             MemoryUnit_1                                                |     0.002 |
|             MemoryUnit_2                                                |     0.002 |
|             MemoryUnit_3                                                |     0.002 |
|             MemoryUnit_4                                                |     0.003 |
|             MemoryUnit_5                                                |     0.003 |
|             MemoryUnit_6                                                |     0.002 |
|             MemoryUnit_7                                                |     0.002 |
|             biasMemoryUnit                                              |     0.003 |
|         Warp_3                                                          |     0.020 |
|           Chain                                                         |     0.015 |
|             ProcessingUnit                                              |     0.002 |
|             ProcessingUnit_1                                            |     0.002 |
|             ProcessingUnit_2                                            |     0.002 |
|             ProcessingUnit_3                                            |     0.002 |
|             ProcessingUnit_4                                            |     0.002 |
|             ProcessingUnit_5                                            |     0.002 |
|             ProcessingUnit_6                                            |     0.002 |
|             ProcessingUnit_7                                            |     0.002 |
|             ProcessingUnit_8                                            |     0.001 |
|             ProcessingUnit_9                                            |    <0.001 |
|           control                                                       |    <0.001 |
|             cycle                                                       |    <0.001 |
|             cycleInPass                                                 |    <0.001 |
|             isActive                                                    |    <0.001 |
|             isOutputting                                                |    <0.001 |
|             isReady                                                     |    <0.001 |
|             isTailing                                                   |    <0.001 |
|             selectX                                                     |    <0.001 |
|             tailCycle                                                   |    <0.001 |
|           memoryStreamer                                                |     0.005 |
|             MemoryUnit                                                  |    <0.001 |
|             MemoryUnit_1                                                |    <0.001 |
|             MemoryUnit_2                                                |    <0.001 |
|             MemoryUnit_3                                                |    <0.001 |
|             MemoryUnit_4                                                |    <0.001 |
|             biasMemoryUnit                                              |    <0.001 |
|       widthConverter                                                    |    <0.001 |
|         CounterWithNonBlockingReset                                     |    <0.001 |
|   dbg_hub                                                               |     0.003 |
|     inst                                                                |     0.003 |
|       CORE_XSDB.UUT_MASTER                                              |     0.003 |
|         U_ICON_INTERFACE                                                |     0.002 |
|           U_CMD1                                                        |    <0.001 |
|           U_CMD2                                                        |    <0.001 |
|           U_CMD3                                                        |    <0.001 |
|           U_CMD4                                                        |    <0.001 |
|           U_CMD5                                                        |    <0.001 |
|           U_CMD6_RD                                                     |    <0.001 |
|             U_RD_FIFO                                                   |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                           |    <0.001 |
|                   gconvfifo.rf                                          |    <0.001 |
|                     grf.rf                                              |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                        |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                      |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                         gr1.rfwft                                       |    <0.001 |
|                         gras.rsts                                       |    <0.001 |
|                         rpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                         gwas.wsts                                       |    <0.001 |
|                         wpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                             |    <0.001 |
|                         gdm.dm                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                              |    <0.001 |
|                           RAM_reg_0_15_12_15                            |    <0.001 |
|                           RAM_reg_0_15_6_11                             |    <0.001 |
|                       rstblk                                            |    <0.001 |
|           U_CMD6_WR                                                     |    <0.001 |
|             U_WR_FIFO                                                   |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                           |    <0.001 |
|                   gconvfifo.rf                                          |    <0.001 |
|                     grf.rf                                              |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                        |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                      |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                         gras.rsts                                       |    <0.001 |
|                         rpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                         gwas.wsts                                       |    <0.001 |
|                         wpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                             |    <0.001 |
|                         gdm.dm                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                              |    <0.001 |
|                           RAM_reg_0_15_12_15                            |    <0.001 |
|                           RAM_reg_0_15_6_11                             |    <0.001 |
|                       rstblk                                            |    <0.001 |
|           U_CMD7_CTL                                                    |    <0.001 |
|           U_CMD7_STAT                                                   |    <0.001 |
|           U_STATIC_STATUS                                               |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                       |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                  |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                           |    <0.001 |
|           U_RD_ABORT_FLAG                                               |    <0.001 |
|           U_RD_REQ_FLAG                                                 |    <0.001 |
|           U_TIMER                                                       |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                   |    <0.001 |
|           U_RD_DIN_BUS_MUX                                              |    <0.001 |
|       CORE_XSDB.U_ICON                                                  |    <0.001 |
|         U_CMD                                                           |    <0.001 |
|         U_STAT                                                          |    <0.001 |
|         U_SYNC                                                          |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                            |    <0.001 |
|   inputBridge_inst                                                      |     0.004 |
|     usb_serial_inst                                                     |     0.003 |
|       usb_control_inst                                                  |    <0.001 |
|       usb_init_inst                                                     |    <0.001 |
|       usb_packet_inst                                                   |    <0.001 |
|       usb_transact_inst                                                 |    <0.001 |
|   u_ila_0                                                               |     0.007 |
|     inst                                                                |     0.007 |
|       ila_core_inst                                                     |     0.007 |
|         ila_trace_memory_inst                                           |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |    <0.001 |
|             inst_blk_mem_gen                                            |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                      |    <0.001 |
|                 valid.cstr                                              |    <0.001 |
|                   ramloop[0].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|         u_ila_cap_ctrl                                                  |     0.001 |
|           U_CDONE                                                       |    <0.001 |
|           U_NS0                                                         |    <0.001 |
|           U_NS1                                                         |    <0.001 |
|           u_cap_addrgen                                                 |    <0.001 |
|             U_CMPRESET                                                  |    <0.001 |
|             u_cap_sample_counter                                        |    <0.001 |
|               U_SCE                                                     |    <0.001 |
|               U_SCMPCE                                                  |    <0.001 |
|               U_SCRST                                                   |    <0.001 |
|               u_scnt_cmp                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|             u_cap_window_counter                                        |    <0.001 |
|               U_WCE                                                     |    <0.001 |
|               U_WHCMPCE                                                 |    <0.001 |
|               U_WLCMPCE                                                 |    <0.001 |
|               u_wcnt_hcmp                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               u_wcnt_lcmp                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|         u_ila_regs                                                      |     0.006 |
|           MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|           U_XSDB_SLAVE                                                  |     0.001 |
|           reg_15                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_16                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_17                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_18                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_19                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_1a                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_6                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_7                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_8                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_80                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_81                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_82                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_83                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_84                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_85                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_887                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_88d                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_890                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_9                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_srl_fff                                                   |    <0.001 |
|           reg_stream_ffd                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_stream_ffe                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|         u_ila_reset_ctrl                                                |    <0.001 |
|           arm_detection_inst                                            |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|           halt_detection_inst                                           |    <0.001 |
|         u_trig                                                          |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                   u_srlA                                                |    <0.001 |
|                   u_srlB                                                |    <0.001 |
|                   u_srlC                                                |    <0.001 |
|                   u_srlD                                                |    <0.001 |
|           U_TM                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|         xsdb_memory_read_inst                                           |    <0.001 |
|   u_ila_1                                                               |     0.008 |
|     inst                                                                |     0.008 |
|       ila_core_inst                                                     |     0.008 |
|         ila_trace_memory_inst                                           |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |    <0.001 |
|             inst_blk_mem_gen                                            |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                      |    <0.001 |
|                 valid.cstr                                              |    <0.001 |
|                   ramloop[0].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|         u_ila_cap_ctrl                                                  |     0.001 |
|           U_CDONE                                                       |    <0.001 |
|           U_NS0                                                         |    <0.001 |
|           U_NS1                                                         |    <0.001 |
|           u_cap_addrgen                                                 |     0.001 |
|             U_CMPRESET                                                  |    <0.001 |
|             u_cap_sample_counter                                        |    <0.001 |
|               U_SCE                                                     |    <0.001 |
|               U_SCMPCE                                                  |    <0.001 |
|               U_SCRST                                                   |    <0.001 |
|               u_scnt_cmp                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|             u_cap_window_counter                                        |    <0.001 |
|               U_WCE                                                     |    <0.001 |
|               U_WHCMPCE                                                 |    <0.001 |
|               U_WLCMPCE                                                 |    <0.001 |
|               u_wcnt_hcmp                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               u_wcnt_lcmp                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|         u_ila_regs                                                      |     0.006 |
|           MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|           U_XSDB_SLAVE                                                  |     0.001 |
|           reg_15                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_16                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_17                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_18                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_19                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_1a                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_6                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_7                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_8                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_80                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_81                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_82                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_83                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_84                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_85                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_887                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_88d                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_890                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_9                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_srl_fff                                                   |    <0.001 |
|           reg_stream_ffd                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_stream_ffe                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|         u_ila_reset_ctrl                                                |    <0.001 |
|           arm_detection_inst                                            |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|           halt_detection_inst                                           |    <0.001 |
|         u_trig                                                          |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                   u_srlA                                                |    <0.001 |
|                   u_srlB                                                |    <0.001 |
|                   u_srlC                                                |    <0.001 |
|                   u_srlD                                                |    <0.001 |
|           U_TM                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|         xsdb_memory_read_inst                                           |    <0.001 |
|   ulpi_data_IOBUF[0]_inst                                               |     0.000 |
|   ulpi_data_IOBUF[1]_inst                                               |     0.000 |
|   ulpi_data_IOBUF[2]_inst                                               |     0.000 |
|   ulpi_data_IOBUF[3]_inst                                               |     0.000 |
|   ulpi_data_IOBUF[4]_inst                                               |     0.000 |
|   ulpi_data_IOBUF[5]_inst                                               |     0.000 |
|   ulpi_data_IOBUF[6]_inst                                               |     0.000 |
|   ulpi_data_IOBUF[7]_inst                                               |     0.000 |
|   ulpi_port_inst                                                        |    <0.001 |
+-------------------------------------------------------------------------+-----------+


