<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 139 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v</a>
defines: 
time_elapsed: 1.404s
ram usage: 52504 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpnuk0quow/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:1</a>: No timescale set for &#34;rega&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:5</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:1</a>: Compile module &#34;work@rega&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:5</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:5</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpnuk0quow/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_rega
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpnuk0quow/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpnuk0quow/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@rega, file:<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v</a>, line:1, parent:work@test
   |vpiDefName:work@rega
   |vpiFullName:work@rega
   |vpiPort:
   \_port: (A), line:1
     |vpiName:A
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (A), line:1
         |vpiName:A
         |vpiFullName:work@rega.A
   |vpiNet:
   \_logic_net: (A), line:1
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v</a>, line:5, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_sys_func_call: ($display), line:11
       |vpiName:$display
       |vpiArgument:
       \_constant: , line:11
         |vpiConstType:6
         |vpiDecompile:&#34;PASSED&#34;
         |vpiSize:8
         |STRING:&#34;PASSED&#34;
   |vpiPort:
   \_port: (A), line:5
     |vpiName:A
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (A), line:5
         |vpiName:A
         |vpiFullName:work@test.A
   |vpiNet:
   \_logic_net: (A), line:5
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v</a>, line:5
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiPort:
   \_port: (A), line:5, parent:work@test
     |vpiName:A
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (A), line:5, parent:work@test
         |vpiName:A
         |vpiFullName:work@test.A
         |vpiRange:
         \_range: , line:6
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@rega (a), file:<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v</a>, line:8, parent:work@test
     |vpiDefName:work@rega
     |vpiName:a
     |vpiFullName:work@test.a
     |vpiPort:
     \_port: (A), line:1, parent:a
       |vpiName:A
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (A), line:8
         |vpiName:A
         |vpiActual:
         \_logic_net: (A), line:5, parent:work@test
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (A), line:1, parent:a
           |vpiName:A
           |vpiFullName:work@test.a.A
           |vpiRange:
           \_range: , line:2
             |vpiLeftRange:
             \_constant: , line:2
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:2
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (A), line:1, parent:a
     |vpiInstance:
     \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v</a>, line:5
   |vpiModule:
   \_module: work@rega (b), file:<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v</a>, line:9, parent:work@test
     |vpiDefName:work@rega
     |vpiName:b
     |vpiFullName:work@test.b
     |vpiPort:
     \_port: (A), line:1, parent:b
       |vpiName:A
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (A), line:9
         |vpiName:A
         |vpiActual:
         \_logic_net: (A), line:5, parent:work@test
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (A), line:1, parent:b
           |vpiName:A
           |vpiFullName:work@test.b.A
           |vpiRange:
           \_range: , line:2
             |vpiLeftRange:
             \_constant: , line:2
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:2
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (A), line:1, parent:b
     |vpiInstance:
     \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v</a>, line:5
   |vpiNet:
   \_logic_net: (A), line:5, parent:work@test
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \A of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 32
Object: \A of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \A of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 32
Object: \A of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \A of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \A of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_rega of type 32
Object: \A of type 44
Object: \A of type 36
Object: \work_test of type 32
Object: \A of type 44
Object:  of type 24
Object: \$display of type 56
Object:  of type 7
Object: \A of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_rega&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1aa4070] str=&#39;\work_rega&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:1</a>.0-1.0&gt; [0x1aa4190] str=&#39;\A&#39; input port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:2</a>.0-2.0&gt; [0x1aa4350]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:2</a>.0-2.0&gt; [0x1aa4830] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:2</a>.0-2.0&gt; [0x1aa4a20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1aa4070] str=&#39;\work_rega&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:1</a>.0-1.0&gt; [0x1aa4190] str=&#39;\A&#39; input basic_prep port=2 range=[0:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:2</a>.0-2.0&gt; [0x1aa4350] basic_prep range=[0:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:2</a>.0-2.0&gt; [0x1aa4830] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:2</a>.0-2.0&gt; [0x1aa4a20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1aa2370] str=&#39;\work_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:5</a>.0-5.0&gt; [0x1aa25b0] str=&#39;\A&#39; input port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:6</a>.0-6.0&gt; [0x1aa2880]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:6</a>.0-6.0&gt; [0x1aa2dc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:6</a>.0-6.0&gt; [0x1aa2fd0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:8</a>.0-8.0&gt; [0x1aa3f50] str=&#39;\a&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1aa4660] str=&#39;\work_rega&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:8</a>.0-8.0&gt; [0x1aa4be0] str=&#39;\A&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:8</a>.0-8.0&gt; [0x1aa4d00] str=&#39;\A&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:9</a>.0-9.0&gt; [0x1aa51c0] str=&#39;\b&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1aa5000] str=&#39;\work_rega&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:9</a>.0-9.0&gt; [0x1aa4e80] str=&#39;\A&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:9</a>.0-9.0&gt; [0x1aa5700] str=&#39;\A&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1aa5be0]
        AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:11</a>.0-11.0&gt; [0x1aa5520] str=&#39;$display&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:11</a>.0-11.0&gt; [0x1aa5ee0] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
--- END OF AST DUMP ---
&#34;PASSED&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1aa2370] str=&#39;\work_test&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:5</a>.0-5.0&gt; [0x1aa25b0] str=&#39;\A&#39; input basic_prep port=1 range=[0:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:6</a>.0-6.0&gt; [0x1aa2880] basic_prep range=[0:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:6</a>.0-6.0&gt; [0x1aa2dc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:6</a>.0-6.0&gt; [0x1aa2fd0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:8</a>.0-8.0&gt; [0x1aa3f50] str=&#39;\a&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1aa4660] str=&#39;\work_rega&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:8</a>.0-8.0&gt; [0x1aa4be0] str=&#39;\A&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:8</a>.0-8.0&gt; [0x1aa4d00 -&gt; 0x1aa25b0] str=&#39;\A&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:9</a>.0-9.0&gt; [0x1aa51c0] str=&#39;\b&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1aa5000] str=&#39;\work_rega&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:9</a>.0-9.0&gt; [0x1aa4e80] str=&#39;\A&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:9</a>.0-9.0&gt; [0x1aa5700 -&gt; 0x1aa25b0] str=&#39;\A&#39; basic_prep
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1aa5be0] basic_prep
        AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/consttern.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/consttern.v:11</a>.0-11.0&gt; [0x1aa5520] basic_prep
Segmentation fault

</pre>
</body>