{"vcs1":{"timestamp_begin":1684310159.454968405, "rt":1.44, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684310160.982696794, "rt":1.28, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1684310162.329555174, "rt":0.45, "ut":0.21, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684310158.816951481}
{"VCS_COMP_START_TIME": 1684310158.816951481}
{"VCS_COMP_END_TIME": 1684310164.315398317}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330796}}
{"stitch_vcselab": {"peak_mem": 211884}}
