#!/bin/bash
# Translate Verilog -> C++ including testbench
verilator --Wall --trace --cc lfsr_7.sv --exe verify_7.cpp --prefix "Vdut" -o Vdut -LDFLAGS "-lgtest -lgtest_main -lpthread"
#verilator   -Wall --trace \
#            -cc lfsr_7.sv \
#            --exe verify_7.cpp \
#            --prefix "Vdut" \
#            -o Vdut \
#            -LDFLAGS "-lgtest -lgtest_main -lpthread" \
# Build C++ project with automatically generated Makefile
make -j -C obj_dir/ -f Vdut.mk
# Run executable simulation file
./obj_dir/Vdut
    