#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14c2390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14c2520 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x14b9d80 .functor NOT 1, L_0x14f1540, C4<0>, C4<0>, C4<0>;
L_0x14f12a0 .functor XOR 1, L_0x14f1140, L_0x14f1200, C4<0>, C4<0>;
L_0x14f1430 .functor XOR 1, L_0x14f12a0, L_0x14f1360, C4<0>, C4<0>;
v0x14ee8f0_0 .net *"_ivl_10", 0 0, L_0x14f1360;  1 drivers
v0x14ee9f0_0 .net *"_ivl_12", 0 0, L_0x14f1430;  1 drivers
v0x14eead0_0 .net *"_ivl_2", 0 0, L_0x14f10a0;  1 drivers
v0x14eeb90_0 .net *"_ivl_4", 0 0, L_0x14f1140;  1 drivers
v0x14eec70_0 .net *"_ivl_6", 0 0, L_0x14f1200;  1 drivers
v0x14eeda0_0 .net *"_ivl_8", 0 0, L_0x14f12a0;  1 drivers
v0x14eee80_0 .var "clk", 0 0;
v0x14eef20_0 .net "f_dut", 0 0, L_0x14f0f90;  1 drivers
v0x14eefc0_0 .net "f_ref", 0 0, L_0x14f0130;  1 drivers
v0x14ef0f0_0 .var/2u "stats1", 159 0;
v0x14ef190_0 .var/2u "strobe", 0 0;
v0x14ef230_0 .net "tb_match", 0 0, L_0x14f1540;  1 drivers
v0x14ef2f0_0 .net "tb_mismatch", 0 0, L_0x14b9d80;  1 drivers
v0x14ef3b0_0 .net "wavedrom_enable", 0 0, v0x14ed340_0;  1 drivers
v0x14ef450_0 .net "wavedrom_title", 511 0, v0x14ed400_0;  1 drivers
v0x14ef520_0 .net "x1", 0 0, v0x14ed4c0_0;  1 drivers
v0x14ef5c0_0 .net "x2", 0 0, v0x14ed560_0;  1 drivers
v0x14ef770_0 .net "x3", 0 0, v0x14ed650_0;  1 drivers
L_0x14f10a0 .concat [ 1 0 0 0], L_0x14f0130;
L_0x14f1140 .concat [ 1 0 0 0], L_0x14f0130;
L_0x14f1200 .concat [ 1 0 0 0], L_0x14f0f90;
L_0x14f1360 .concat [ 1 0 0 0], L_0x14f0130;
L_0x14f1540 .cmp/eeq 1, L_0x14f10a0, L_0x14f1430;
S_0x14c26b0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x14c2520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x14aee70 .functor NOT 1, v0x14ed650_0, C4<0>, C4<0>, C4<0>;
L_0x14c2dd0 .functor AND 1, L_0x14aee70, v0x14ed560_0, C4<1>, C4<1>;
L_0x14b9df0 .functor NOT 1, v0x14ed4c0_0, C4<0>, C4<0>, C4<0>;
L_0x14efa10 .functor AND 1, L_0x14c2dd0, L_0x14b9df0, C4<1>, C4<1>;
L_0x14efae0 .functor NOT 1, v0x14ed650_0, C4<0>, C4<0>, C4<0>;
L_0x14efb50 .functor AND 1, L_0x14efae0, v0x14ed560_0, C4<1>, C4<1>;
L_0x14efc00 .functor AND 1, L_0x14efb50, v0x14ed4c0_0, C4<1>, C4<1>;
L_0x14efcc0 .functor OR 1, L_0x14efa10, L_0x14efc00, C4<0>, C4<0>;
L_0x14efe20 .functor NOT 1, v0x14ed560_0, C4<0>, C4<0>, C4<0>;
L_0x14efe90 .functor AND 1, v0x14ed650_0, L_0x14efe20, C4<1>, C4<1>;
L_0x14effb0 .functor AND 1, L_0x14efe90, v0x14ed4c0_0, C4<1>, C4<1>;
L_0x14f0020 .functor OR 1, L_0x14efcc0, L_0x14effb0, C4<0>, C4<0>;
L_0x14f01a0 .functor AND 1, v0x14ed650_0, v0x14ed560_0, C4<1>, C4<1>;
L_0x14f0210 .functor AND 1, L_0x14f01a0, v0x14ed4c0_0, C4<1>, C4<1>;
L_0x14f0130 .functor OR 1, L_0x14f0020, L_0x14f0210, C4<0>, C4<0>;
v0x14b9ff0_0 .net *"_ivl_0", 0 0, L_0x14aee70;  1 drivers
v0x14ba090_0 .net *"_ivl_10", 0 0, L_0x14efb50;  1 drivers
v0x14aeee0_0 .net *"_ivl_12", 0 0, L_0x14efc00;  1 drivers
v0x14ebca0_0 .net *"_ivl_14", 0 0, L_0x14efcc0;  1 drivers
v0x14ebd80_0 .net *"_ivl_16", 0 0, L_0x14efe20;  1 drivers
v0x14ebeb0_0 .net *"_ivl_18", 0 0, L_0x14efe90;  1 drivers
v0x14ebf90_0 .net *"_ivl_2", 0 0, L_0x14c2dd0;  1 drivers
v0x14ec070_0 .net *"_ivl_20", 0 0, L_0x14effb0;  1 drivers
v0x14ec150_0 .net *"_ivl_22", 0 0, L_0x14f0020;  1 drivers
v0x14ec2c0_0 .net *"_ivl_24", 0 0, L_0x14f01a0;  1 drivers
v0x14ec3a0_0 .net *"_ivl_26", 0 0, L_0x14f0210;  1 drivers
v0x14ec480_0 .net *"_ivl_4", 0 0, L_0x14b9df0;  1 drivers
v0x14ec560_0 .net *"_ivl_6", 0 0, L_0x14efa10;  1 drivers
v0x14ec640_0 .net *"_ivl_8", 0 0, L_0x14efae0;  1 drivers
v0x14ec720_0 .net "f", 0 0, L_0x14f0130;  alias, 1 drivers
v0x14ec7e0_0 .net "x1", 0 0, v0x14ed4c0_0;  alias, 1 drivers
v0x14ec8a0_0 .net "x2", 0 0, v0x14ed560_0;  alias, 1 drivers
v0x14ec960_0 .net "x3", 0 0, v0x14ed650_0;  alias, 1 drivers
S_0x14ecaa0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x14c2520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x14ed280_0 .net "clk", 0 0, v0x14eee80_0;  1 drivers
v0x14ed340_0 .var "wavedrom_enable", 0 0;
v0x14ed400_0 .var "wavedrom_title", 511 0;
v0x14ed4c0_0 .var "x1", 0 0;
v0x14ed560_0 .var "x2", 0 0;
v0x14ed650_0 .var "x3", 0 0;
E_0x14bd270/0 .event negedge, v0x14ed280_0;
E_0x14bd270/1 .event posedge, v0x14ed280_0;
E_0x14bd270 .event/or E_0x14bd270/0, E_0x14bd270/1;
E_0x14bd030 .event negedge, v0x14ed280_0;
E_0x14a89f0 .event posedge, v0x14ed280_0;
S_0x14ecd80 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x14ecaa0;
 .timescale -12 -12;
v0x14ecf80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14ed080 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x14ecaa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14ed750 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x14c2520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x14f0440 .functor NOT 1, v0x14ed4c0_0, C4<0>, C4<0>, C4<0>;
L_0x14f05c0 .functor AND 1, v0x14ed560_0, L_0x14f0440, C4<1>, C4<1>;
L_0x14f07b0 .functor AND 1, v0x14ed650_0, v0x14ed4c0_0, C4<1>, C4<1>;
L_0x14f0930 .functor OR 1, L_0x14f05c0, L_0x14f07b0, C4<0>, C4<0>;
L_0x14f0a70 .functor AND 1, v0x14ed650_0, v0x14ed560_0, C4<1>, C4<1>;
L_0x14f0ae0 .functor NOT 1, v0x14ed4c0_0, C4<0>, C4<0>, C4<0>;
L_0x14f0b90 .functor AND 1, L_0x14f0a70, L_0x14f0ae0, C4<1>, C4<1>;
L_0x14f0ca0 .functor OR 1, L_0x14f0930, L_0x14f0b90, C4<0>, C4<0>;
L_0x14f0e00 .functor AND 1, v0x14ed650_0, v0x14ed560_0, C4<1>, C4<1>;
L_0x14f0e70 .functor AND 1, L_0x14f0e00, v0x14ed4c0_0, C4<1>, C4<1>;
L_0x14f0f90 .functor OR 1, L_0x14f0ca0, L_0x14f0e70, C4<0>, C4<0>;
v0x14ed960_0 .net *"_ivl_0", 0 0, L_0x14f0440;  1 drivers
v0x14eda40_0 .net *"_ivl_10", 0 0, L_0x14f0ae0;  1 drivers
v0x14edb20_0 .net *"_ivl_12", 0 0, L_0x14f0b90;  1 drivers
v0x14edc10_0 .net *"_ivl_14", 0 0, L_0x14f0ca0;  1 drivers
v0x14edcf0_0 .net *"_ivl_16", 0 0, L_0x14f0e00;  1 drivers
v0x14ede20_0 .net *"_ivl_18", 0 0, L_0x14f0e70;  1 drivers
v0x14edf00_0 .net *"_ivl_2", 0 0, L_0x14f05c0;  1 drivers
v0x14edfe0_0 .net *"_ivl_4", 0 0, L_0x14f07b0;  1 drivers
v0x14ee0c0_0 .net *"_ivl_6", 0 0, L_0x14f0930;  1 drivers
v0x14ee230_0 .net *"_ivl_8", 0 0, L_0x14f0a70;  1 drivers
v0x14ee310_0 .net "f", 0 0, L_0x14f0f90;  alias, 1 drivers
v0x14ee3d0_0 .net "x1", 0 0, v0x14ed4c0_0;  alias, 1 drivers
v0x14ee470_0 .net "x2", 0 0, v0x14ed560_0;  alias, 1 drivers
v0x14ee560_0 .net "x3", 0 0, v0x14ed650_0;  alias, 1 drivers
S_0x14ee6d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x14c2520;
 .timescale -12 -12;
E_0x14bd4c0 .event anyedge, v0x14ef190_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14ef190_0;
    %nor/r;
    %assign/vec4 v0x14ef190_0, 0;
    %wait E_0x14bd4c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14ecaa0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x14ed4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed560_0, 0;
    %assign/vec4 v0x14ed650_0, 0;
    %wait E_0x14bd030;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14a89f0;
    %load/vec4 v0x14ed650_0;
    %load/vec4 v0x14ed560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14ed4c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x14ed4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed560_0, 0;
    %assign/vec4 v0x14ed650_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x14bd030;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14ed080;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14bd270;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x14ed4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed560_0, 0;
    %assign/vec4 v0x14ed650_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x14c2520;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14eee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ef190_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x14c2520;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x14eee80_0;
    %inv;
    %store/vec4 v0x14eee80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x14c2520;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14ed280_0, v0x14ef2f0_0, v0x14ef770_0, v0x14ef5c0_0, v0x14ef520_0, v0x14eefc0_0, v0x14eef20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x14c2520;
T_7 ;
    %load/vec4 v0x14ef0f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x14ef0f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14ef0f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x14ef0f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14ef0f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14ef0f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14ef0f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x14c2520;
T_8 ;
    %wait E_0x14bd270;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14ef0f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14ef0f0_0, 4, 32;
    %load/vec4 v0x14ef230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14ef0f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14ef0f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14ef0f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14ef0f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x14eefc0_0;
    %load/vec4 v0x14eefc0_0;
    %load/vec4 v0x14eef20_0;
    %xor;
    %load/vec4 v0x14eefc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x14ef0f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14ef0f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x14ef0f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14ef0f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/truthtable1/iter0/response1/top_module.sv";
