|test5
q[0] <= rom:inst6.q[0]
q[1] <= rom:inst6.q[1]
q[2] <= rom:inst6.q[2]
q[3] <= rom:inst6.q[3]
q[4] <= rom:inst6.q[4]
q[5] <= rom:inst6.q[5]
q[6] <= rom:inst6.q[6]
q[7] <= rom:inst6.q[7]
CLK => fenping:inst.clk


|test5|rom:inst6
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|test5|rom:inst6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g0s3:auto_generated.address_a[0]
address_a[1] => altsyncram_g0s3:auto_generated.address_a[1]
address_a[2] => altsyncram_g0s3:auto_generated.address_a[2]
address_a[3] => altsyncram_g0s3:auto_generated.address_a[3]
address_a[4] => altsyncram_g0s3:auto_generated.address_a[4]
address_a[5] => altsyncram_g0s3:auto_generated.address_a[5]
address_a[6] => altsyncram_g0s3:auto_generated.address_a[6]
address_a[7] => altsyncram_g0s3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g0s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g0s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_g0s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_g0s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_g0s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_g0s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_g0s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_g0s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_g0s3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|test5|rom:inst6|altsyncram:altsyncram_component|altsyncram_g0s3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|test5|fenping:inst
clk => flipflop_1Hz.CLK
clk => count_1Hz[0].CLK
clk => count_1Hz[1].CLK
clk => count_1Hz[2].CLK
clk => count_1Hz[3].CLK
clk => count_1Hz[4].CLK
clk => count_1Hz[5].CLK
clk => count_1Hz[6].CLK
clk => count_1Hz[7].CLK
clk => count_1Hz[8].CLK
clk => count_1Hz[9].CLK
clk => count_1Hz[10].CLK
clk => count_1Hz[11].CLK
clk => count_1Hz[12].CLK
clk => count_1Hz[13].CLK
clk => count_1Hz[14].CLK
clk => count_1Hz[15].CLK
clk => count_1Hz[16].CLK
clk => count_1Hz[17].CLK
clk => count_1Hz[18].CLK
clk => count_1Hz[19].CLK
clk => count_1Hz[20].CLK
clk => count_1Hz[21].CLK
clk => count_1Hz[22].CLK
clk => count_1Hz[23].CLK
clk => count_1Hz[24].CLK
out_1Hz <= flipflop_1Hz.DB_MAX_OUTPUT_PORT_TYPE


|test5|jishuqi:inst2
clk => Sign~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
reset => Sign~reg0.ACLR
reset => temp[0].ACLR
reset => temp[1].ACLR
reset => temp[2].ACLR
reset => temp[3].ACLR
reset => temp[4].ACLR
reset => temp[5].ACLR
reset => temp[6].ACLR
reset => temp[7].ACLR
OutD[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
OutD[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
OutD[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
OutD[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
OutD[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
OutD[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
OutD[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
OutD[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
Sign <= Sign~reg0.DB_MAX_OUTPUT_PORT_TYPE


