
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//clear_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b70 <.init>:
  400b70:	stp	x29, x30, [sp, #-16]!
  400b74:	mov	x29, sp
  400b78:	bl	400e9c <tigetstr@plt+0x15c>
  400b7c:	ldp	x29, x30, [sp], #16
  400b80:	ret

Disassembly of section .plt:

0000000000400b90 <memcpy@plt-0x20>:
  400b90:	stp	x16, x30, [sp, #-16]!
  400b94:	adrp	x16, 411000 <tigetstr@plt+0x102c0>
  400b98:	ldr	x17, [x16, #4088]
  400b9c:	add	x16, x16, #0xff8
  400ba0:	br	x17
  400ba4:	nop
  400ba8:	nop
  400bac:	nop

0000000000400bb0 <memcpy@plt>:
  400bb0:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400bb4:	ldr	x17, [x16]
  400bb8:	add	x16, x16, #0x0
  400bbc:	br	x17

0000000000400bc0 <fputs@plt>:
  400bc0:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400bc4:	ldr	x17, [x16, #8]
  400bc8:	add	x16, x16, #0x8
  400bcc:	br	x17

0000000000400bd0 <exit@plt>:
  400bd0:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400bd4:	ldr	x17, [x16, #16]
  400bd8:	add	x16, x16, #0x10
  400bdc:	br	x17

0000000000400be0 <setupterm@plt>:
  400be0:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400be4:	ldr	x17, [x16, #24]
  400be8:	add	x16, x16, #0x18
  400bec:	br	x17

0000000000400bf0 <tputs@plt>:
  400bf0:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400bf4:	ldr	x17, [x16, #32]
  400bf8:	add	x16, x16, #0x20
  400bfc:	br	x17

0000000000400c00 <fputc@plt>:
  400c00:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400c04:	ldr	x17, [x16, #40]
  400c08:	add	x16, x16, #0x28
  400c0c:	br	x17

0000000000400c10 <curses_version@plt>:
  400c10:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400c14:	ldr	x17, [x16, #48]
  400c18:	add	x16, x16, #0x30
  400c1c:	br	x17

0000000000400c20 <tcgetattr@plt>:
  400c20:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400c24:	ldr	x17, [x16, #56]
  400c28:	add	x16, x16, #0x38
  400c2c:	br	x17

0000000000400c30 <fileno@plt>:
  400c30:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400c34:	ldr	x17, [x16, #64]
  400c38:	add	x16, x16, #0x40
  400c3c:	br	x17

0000000000400c40 <open@plt>:
  400c40:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400c44:	ldr	x17, [x16, #72]
  400c48:	add	x16, x16, #0x48
  400c4c:	br	x17

0000000000400c50 <__libc_start_main@plt>:
  400c50:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400c54:	ldr	x17, [x16, #80]
  400c58:	add	x16, x16, #0x50
  400c5c:	br	x17

0000000000400c60 <getopt@plt>:
  400c60:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400c64:	ldr	x17, [x16, #88]
  400c68:	add	x16, x16, #0x58
  400c6c:	br	x17

0000000000400c70 <use_tioctl@plt>:
  400c70:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400c74:	ldr	x17, [x16, #96]
  400c78:	add	x16, x16, #0x60
  400c7c:	br	x17

0000000000400c80 <strerror@plt>:
  400c80:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400c84:	ldr	x17, [x16, #104]
  400c88:	add	x16, x16, #0x68
  400c8c:	br	x17

0000000000400c90 <__gmon_start__@plt>:
  400c90:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400c94:	ldr	x17, [x16, #112]
  400c98:	add	x16, x16, #0x70
  400c9c:	br	x17

0000000000400ca0 <abort@plt>:
  400ca0:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400ca4:	ldr	x17, [x16, #120]
  400ca8:	add	x16, x16, #0x78
  400cac:	br	x17

0000000000400cb0 <puts@plt>:
  400cb0:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400cb4:	ldr	x17, [x16, #128]
  400cb8:	add	x16, x16, #0x80
  400cbc:	br	x17

0000000000400cc0 <memcmp@plt>:
  400cc0:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400cc4:	ldr	x17, [x16, #136]
  400cc8:	add	x16, x16, #0x88
  400ccc:	br	x17

0000000000400cd0 <_nc_rootname@plt>:
  400cd0:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400cd4:	ldr	x17, [x16, #144]
  400cd8:	add	x16, x16, #0x90
  400cdc:	br	x17

0000000000400ce0 <tcsetattr@plt>:
  400ce0:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400ce4:	ldr	x17, [x16, #152]
  400ce8:	add	x16, x16, #0x98
  400cec:	br	x17

0000000000400cf0 <use_env@plt>:
  400cf0:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400cf4:	ldr	x17, [x16, #160]
  400cf8:	add	x16, x16, #0xa0
  400cfc:	br	x17

0000000000400d00 <__errno_location@plt>:
  400d00:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400d04:	ldr	x17, [x16, #168]
  400d08:	add	x16, x16, #0xa8
  400d0c:	br	x17

0000000000400d10 <getenv@plt>:
  400d10:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400d14:	ldr	x17, [x16, #176]
  400d18:	add	x16, x16, #0xb0
  400d1c:	br	x17

0000000000400d20 <putchar@plt>:
  400d20:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400d24:	ldr	x17, [x16, #184]
  400d28:	add	x16, x16, #0xb8
  400d2c:	br	x17

0000000000400d30 <fprintf@plt>:
  400d30:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400d34:	ldr	x17, [x16, #192]
  400d38:	add	x16, x16, #0xc0
  400d3c:	br	x17

0000000000400d40 <tigetstr@plt>:
  400d40:	adrp	x16, 412000 <tigetstr@plt+0x112c0>
  400d44:	ldr	x17, [x16, #200]
  400d48:	add	x16, x16, #0xc8
  400d4c:	br	x17

Disassembly of section .text:

0000000000400d50 <.text>:
  400d50:	stp	x29, x30, [sp, #-128]!
  400d54:	mov	x29, sp
  400d58:	stp	x19, x20, [sp, #16]
  400d5c:	mov	w20, w0
  400d60:	ldr	x0, [x1]
  400d64:	stp	x21, x22, [sp, #32]
  400d68:	mov	x21, x1
  400d6c:	stp	x23, x24, [sp, #48]
  400d70:	adrp	x24, 411000 <tigetstr@plt+0x102c0>
  400d74:	bl	400cd0 <_nc_rootname@plt>
  400d78:	adrp	x1, 411000 <tigetstr@plt+0x102c0>
  400d7c:	adrp	x22, 401000 <tigetstr@plt+0x2c0>
  400d80:	add	x22, x22, #0x2ea
  400d84:	mov	w23, #0x0                   	// #0
  400d88:	ldr	x1, [x1, #4056]
  400d8c:	str	x0, [x1]
  400d90:	adrp	x0, 401000 <tigetstr@plt+0x2c0>
  400d94:	add	x0, x0, #0x2e5
  400d98:	bl	400d10 <getenv@plt>
  400d9c:	ldr	x24, [x24, #4024]
  400da0:	mov	x19, x0
  400da4:	mov	x2, x22
  400da8:	mov	x1, x21
  400dac:	mov	w0, w20
  400db0:	bl	400c60 <getopt@plt>
  400db4:	cmn	w0, #0x1
  400db8:	b.ne	400dd4 <tigetstr@plt+0x94>  // b.any
  400dbc:	adrp	x0, 411000 <tigetstr@plt+0x102c0>
  400dc0:	ldr	x0, [x0, #4032]
  400dc4:	ldr	w0, [x0]
  400dc8:	cmp	w0, w20
  400dcc:	b.ge	400e1c <tigetstr@plt+0xdc>  // b.tcont
  400dd0:	bl	400f78 <tigetstr@plt+0x238>
  400dd4:	cmp	w0, #0x56
  400dd8:	b.eq	400e04 <tigetstr@plt+0xc4>  // b.none
  400ddc:	cmp	w0, #0x78
  400de0:	b.eq	400e14 <tigetstr@plt+0xd4>  // b.none
  400de4:	cmp	w0, #0x54
  400de8:	b.ne	400dd0 <tigetstr@plt+0x90>  // b.any
  400dec:	mov	w0, #0x0                   	// #0
  400df0:	bl	400cf0 <use_env@plt>
  400df4:	mov	w0, #0x1                   	// #1
  400df8:	bl	400c70 <use_tioctl@plt>
  400dfc:	ldr	x19, [x24]
  400e00:	b	400da4 <tigetstr@plt+0x64>
  400e04:	bl	400c10 <curses_version@plt>
  400e08:	bl	400cb0 <puts@plt>
  400e0c:	mov	w0, #0x0                   	// #0
  400e10:	bl	400bd0 <exit@plt>
  400e14:	mov	w23, #0x1                   	// #1
  400e18:	b	400da4 <tigetstr@plt+0x64>
  400e1c:	mov	w1, #0x0                   	// #0
  400e20:	add	x0, sp, #0x40
  400e24:	bl	401090 <tigetstr@plt+0x350>
  400e28:	mov	w1, w0
  400e2c:	mov	x2, #0x0                   	// #0
  400e30:	mov	x0, x19
  400e34:	bl	400be0 <setupterm@plt>
  400e38:	mov	w0, w23
  400e3c:	bl	400fc4 <tigetstr@plt+0x284>
  400e40:	cmn	w0, #0x1
  400e44:	cset	w0, eq  // eq = none
  400e48:	b	400e10 <tigetstr@plt+0xd0>
  400e4c:	mov	x29, #0x0                   	// #0
  400e50:	mov	x30, #0x0                   	// #0
  400e54:	mov	x5, x0
  400e58:	ldr	x1, [sp]
  400e5c:	add	x2, sp, #0x8
  400e60:	mov	x6, sp
  400e64:	movz	x0, #0x0, lsl #48
  400e68:	movk	x0, #0x0, lsl #32
  400e6c:	movk	x0, #0x40, lsl #16
  400e70:	movk	x0, #0xd50
  400e74:	movz	x3, #0x0, lsl #48
  400e78:	movk	x3, #0x0, lsl #32
  400e7c:	movk	x3, #0x40, lsl #16
  400e80:	movk	x3, #0x1220
  400e84:	movz	x4, #0x0, lsl #48
  400e88:	movk	x4, #0x0, lsl #32
  400e8c:	movk	x4, #0x40, lsl #16
  400e90:	movk	x4, #0x12a0
  400e94:	bl	400c50 <__libc_start_main@plt>
  400e98:	bl	400ca0 <abort@plt>
  400e9c:	adrp	x0, 411000 <tigetstr@plt+0x102c0>
  400ea0:	ldr	x0, [x0, #4048]
  400ea4:	cbz	x0, 400eac <tigetstr@plt+0x16c>
  400ea8:	b	400c90 <__gmon_start__@plt>
  400eac:	ret
  400eb0:	adrp	x0, 412000 <tigetstr@plt+0x112c0>
  400eb4:	add	x1, x0, #0xe8
  400eb8:	adrp	x0, 412000 <tigetstr@plt+0x112c0>
  400ebc:	add	x0, x0, #0xe8
  400ec0:	cmp	x1, x0
  400ec4:	b.eq	400ef0 <tigetstr@plt+0x1b0>  // b.none
  400ec8:	sub	sp, sp, #0x10
  400ecc:	adrp	x1, 401000 <tigetstr@plt+0x2c0>
  400ed0:	ldr	x1, [x1, #704]
  400ed4:	str	x1, [sp, #8]
  400ed8:	cbz	x1, 400ee8 <tigetstr@plt+0x1a8>
  400edc:	mov	x16, x1
  400ee0:	add	sp, sp, #0x10
  400ee4:	br	x16
  400ee8:	add	sp, sp, #0x10
  400eec:	ret
  400ef0:	ret
  400ef4:	adrp	x0, 412000 <tigetstr@plt+0x112c0>
  400ef8:	add	x1, x0, #0xe8
  400efc:	adrp	x0, 412000 <tigetstr@plt+0x112c0>
  400f00:	add	x0, x0, #0xe8
  400f04:	sub	x1, x1, x0
  400f08:	mov	x2, #0x2                   	// #2
  400f0c:	asr	x1, x1, #3
  400f10:	sdiv	x1, x1, x2
  400f14:	cbz	x1, 400f40 <tigetstr@plt+0x200>
  400f18:	sub	sp, sp, #0x10
  400f1c:	adrp	x2, 401000 <tigetstr@plt+0x2c0>
  400f20:	ldr	x2, [x2, #712]
  400f24:	str	x2, [sp, #8]
  400f28:	cbz	x2, 400f38 <tigetstr@plt+0x1f8>
  400f2c:	mov	x16, x2
  400f30:	add	sp, sp, #0x10
  400f34:	br	x16
  400f38:	add	sp, sp, #0x10
  400f3c:	ret
  400f40:	ret
  400f44:	stp	x29, x30, [sp, #-32]!
  400f48:	mov	x29, sp
  400f4c:	str	x19, [sp, #16]
  400f50:	adrp	x19, 412000 <tigetstr@plt+0x112c0>
  400f54:	ldrb	w0, [x19, #232]
  400f58:	cbnz	w0, 400f68 <tigetstr@plt+0x228>
  400f5c:	bl	400eb0 <tigetstr@plt+0x170>
  400f60:	mov	w0, #0x1                   	// #1
  400f64:	strb	w0, [x19, #232]
  400f68:	ldr	x19, [sp, #16]
  400f6c:	ldp	x29, x30, [sp], #32
  400f70:	ret
  400f74:	b	400ef4 <tigetstr@plt+0x1b4>
  400f78:	stp	x29, x30, [sp, #-32]!
  400f7c:	adrp	x0, 411000 <tigetstr@plt+0x102c0>
  400f80:	adrp	x1, 401000 <tigetstr@plt+0x2c0>
  400f84:	mov	x29, sp
  400f88:	ldr	x0, [x0, #4056]
  400f8c:	add	x1, x1, #0x2d0
  400f90:	ldr	x2, [x0]
  400f94:	str	x19, [sp, #16]
  400f98:	adrp	x19, 411000 <tigetstr@plt+0x102c0>
  400f9c:	ldr	x19, [x19, #4016]
  400fa0:	ldr	x0, [x19]
  400fa4:	bl	400d30 <fprintf@plt>
  400fa8:	ldr	x1, [x19]
  400fac:	adrp	x0, 401000 <tigetstr@plt+0x2c0>
  400fb0:	add	x0, x0, #0x2f5
  400fb4:	bl	400bc0 <fputs@plt>
  400fb8:	mov	w0, #0x1                   	// #1
  400fbc:	bl	400bd0 <exit@plt>
  400fc0:	b	400d20 <putchar@plt>
  400fc4:	stp	x29, x30, [sp, #-64]!
  400fc8:	mov	x29, sp
  400fcc:	stp	x19, x20, [sp, #16]
  400fd0:	adrp	x20, 411000 <tigetstr@plt+0x102c0>
  400fd4:	adrp	x19, 400000 <memcpy@plt-0xbb0>
  400fd8:	ldr	x20, [x20, #4064]
  400fdc:	str	x23, [sp, #48]
  400fe0:	and	w23, w0, #0xff
  400fe4:	stp	x21, x22, [sp, #32]
  400fe8:	mov	w22, #0x1                   	// #1
  400fec:	ldr	x0, [x20]
  400ff0:	add	x19, x19, #0xfc0
  400ff4:	ldp	x1, x0, [x0, #24]
  400ff8:	ldrsh	w2, [x1, #4]
  400ffc:	ldrh	w1, [x1, #4]
  401000:	ldr	x0, [x0, #40]
  401004:	cmp	w2, #0x0
  401008:	csel	w1, w1, w22, gt
  40100c:	mov	x2, x19
  401010:	sxth	w1, w1
  401014:	bl	400bf0 <tputs@plt>
  401018:	mov	w21, w0
  40101c:	cbnz	w23, 401054 <tigetstr@plt+0x314>
  401020:	adrp	x0, 401000 <tigetstr@plt+0x2c0>
  401024:	add	x0, x0, #0x378
  401028:	bl	400d40 <tigetstr@plt>
  40102c:	cbz	x0, 401054 <tigetstr@plt+0x314>
  401030:	ldr	x1, [x20]
  401034:	ldr	x1, [x1, #24]
  401038:	ldrsh	w2, [x1, #4]
  40103c:	ldrh	w1, [x1, #4]
  401040:	cmp	w2, #0x0
  401044:	mov	x2, x19
  401048:	csel	w1, w1, w22, gt
  40104c:	sxth	w1, w1
  401050:	bl	400bf0 <tputs@plt>
  401054:	mov	w0, w21
  401058:	ldp	x19, x20, [sp, #16]
  40105c:	ldp	x21, x22, [sp, #32]
  401060:	ldr	x23, [sp, #48]
  401064:	ldp	x29, x30, [sp], #64
  401068:	ret
  40106c:	adrp	x1, 412000 <tigetstr@plt+0x112c0>
  401070:	add	x0, x1, #0xec
  401074:	ldrb	w1, [x1, #236]
  401078:	cbz	w1, 40108c <tigetstr@plt+0x34c>
  40107c:	add	x2, x0, #0x4
  401080:	ldr	w0, [x0, #64]
  401084:	mov	w1, #0x1                   	// #1
  401088:	b	400ce0 <tcsetattr@plt>
  40108c:	ret
  401090:	stp	x29, x30, [sp, #-64]!
  401094:	mov	x29, sp
  401098:	stp	x19, x20, [sp, #16]
  40109c:	adrp	x19, 412000 <tigetstr@plt+0x112c0>
  4010a0:	mov	x20, x0
  4010a4:	stp	x21, x22, [sp, #32]
  4010a8:	add	x21, x19, #0xec
  4010ac:	mov	w22, #0x2                   	// #2
  4010b0:	str	x23, [sp, #48]
  4010b4:	and	w23, w1, #0xff
  4010b8:	mov	x1, x0
  4010bc:	mov	w0, w22
  4010c0:	str	w22, [x21, #64]
  4010c4:	bl	400c20 <tcgetattr@plt>
  4010c8:	tbz	w0, #31, 40117c <tigetstr@plt+0x43c>
  4010cc:	mov	w0, #0x1                   	// #1
  4010d0:	mov	x1, x20
  4010d4:	str	w0, [x21, #64]
  4010d8:	bl	400c20 <tcgetattr@plt>
  4010dc:	tbz	w0, #31, 40117c <tigetstr@plt+0x43c>
  4010e0:	mov	x1, x20
  4010e4:	mov	w0, #0x0                   	// #0
  4010e8:	str	wzr, [x21, #64]
  4010ec:	bl	400c20 <tcgetattr@plt>
  4010f0:	tbz	w0, #31, 40117c <tigetstr@plt+0x43c>
  4010f4:	mov	w1, w22
  4010f8:	adrp	x0, 401000 <tigetstr@plt+0x2c0>
  4010fc:	add	x0, x0, #0x37b
  401100:	bl	400c40 <open@plt>
  401104:	str	w0, [x21, #64]
  401108:	tbz	w0, #31, 401170 <tigetstr@plt+0x430>
  40110c:	cbz	w23, 40119c <tigetstr@plt+0x45c>
  401110:	bl	400d00 <__errno_location@plt>
  401114:	ldr	w20, [x0]
  401118:	adrp	x0, 411000 <tigetstr@plt+0x102c0>
  40111c:	adrp	x19, 411000 <tigetstr@plt+0x102c0>
  401120:	ldr	x0, [x0, #4056]
  401124:	ldr	x19, [x19, #4016]
  401128:	ldr	x22, [x0]
  40112c:	mov	w0, w20
  401130:	ldr	x21, [x19]
  401134:	bl	400c80 <strerror@plt>
  401138:	mov	x2, x22
  40113c:	mov	x4, x0
  401140:	adrp	x3, 401000 <tigetstr@plt+0x2c0>
  401144:	adrp	x1, 401000 <tigetstr@plt+0x2c0>
  401148:	add	x3, x3, #0x384
  40114c:	add	x1, x1, #0x398
  401150:	mov	x0, x21
  401154:	bl	400d30 <fprintf@plt>
  401158:	bl	40106c <tigetstr@plt+0x32c>
  40115c:	ldr	x1, [x19]
  401160:	mov	w0, #0xa                   	// #10
  401164:	bl	400c00 <fputc@plt>
  401168:	add	w0, w20, #0x4
  40116c:	bl	400bd0 <exit@plt>
  401170:	mov	x1, x20
  401174:	bl	400c20 <tcgetattr@plt>
  401178:	tbnz	w0, #31, 40110c <tigetstr@plt+0x3cc>
  40117c:	add	x0, x19, #0xec
  401180:	mov	w1, #0x1                   	// #1
  401184:	mov	x2, #0x3c                  	// #60
  401188:	strb	w1, [x19, #236]
  40118c:	add	x0, x0, #0x4
  401190:	mov	x1, x20
  401194:	bl	400bb0 <memcpy@plt>
  401198:	b	4011b4 <tigetstr@plt+0x474>
  40119c:	adrp	x0, 411000 <tigetstr@plt+0x102c0>
  4011a0:	ldr	x0, [x0, #4040]
  4011a4:	ldr	x0, [x0]
  4011a8:	bl	400c30 <fileno@plt>
  4011ac:	add	x1, x19, #0xec
  4011b0:	str	w0, [x1, #64]
  4011b4:	add	x19, x19, #0xec
  4011b8:	ldp	x21, x22, [sp, #32]
  4011bc:	ldr	w0, [x19, #64]
  4011c0:	ldp	x19, x20, [sp, #16]
  4011c4:	ldr	x23, [sp, #48]
  4011c8:	ldp	x29, x30, [sp], #64
  4011cc:	ret
  4011d0:	stp	x29, x30, [sp, #-32]!
  4011d4:	mov	x2, #0x3c                  	// #60
  4011d8:	mov	x29, sp
  4011dc:	str	x19, [sp, #16]
  4011e0:	mov	x19, x1
  4011e4:	mov	x1, x0
  4011e8:	mov	x0, x19
  4011ec:	bl	400cc0 <memcmp@plt>
  4011f0:	cbz	w0, 401210 <tigetstr@plt+0x4d0>
  4011f4:	mov	x2, x19
  4011f8:	adrp	x0, 412000 <tigetstr@plt+0x112c0>
  4011fc:	ldr	x19, [sp, #16]
  401200:	mov	w1, #0x1                   	// #1
  401204:	ldp	x29, x30, [sp], #32
  401208:	ldr	w0, [x0, #300]
  40120c:	b	400ce0 <tcsetattr@plt>
  401210:	ldr	x19, [sp, #16]
  401214:	ldp	x29, x30, [sp], #32
  401218:	ret
  40121c:	nop
  401220:	stp	x29, x30, [sp, #-64]!
  401224:	mov	x29, sp
  401228:	stp	x19, x20, [sp, #16]
  40122c:	adrp	x20, 411000 <tigetstr@plt+0x102c0>
  401230:	add	x20, x20, #0xdb0
  401234:	stp	x21, x22, [sp, #32]
  401238:	adrp	x21, 411000 <tigetstr@plt+0x102c0>
  40123c:	add	x21, x21, #0xda8
  401240:	sub	x20, x20, x21
  401244:	mov	w22, w0
  401248:	stp	x23, x24, [sp, #48]
  40124c:	mov	x23, x1
  401250:	mov	x24, x2
  401254:	bl	400b70 <memcpy@plt-0x40>
  401258:	cmp	xzr, x20, asr #3
  40125c:	b.eq	401288 <tigetstr@plt+0x548>  // b.none
  401260:	asr	x20, x20, #3
  401264:	mov	x19, #0x0                   	// #0
  401268:	ldr	x3, [x21, x19, lsl #3]
  40126c:	mov	x2, x24
  401270:	add	x19, x19, #0x1
  401274:	mov	x1, x23
  401278:	mov	w0, w22
  40127c:	blr	x3
  401280:	cmp	x20, x19
  401284:	b.ne	401268 <tigetstr@plt+0x528>  // b.any
  401288:	ldp	x19, x20, [sp, #16]
  40128c:	ldp	x21, x22, [sp, #32]
  401290:	ldp	x23, x24, [sp, #48]
  401294:	ldp	x29, x30, [sp], #64
  401298:	ret
  40129c:	nop
  4012a0:	ret

Disassembly of section .fini:

00000000004012a4 <.fini>:
  4012a4:	stp	x29, x30, [sp, #-16]!
  4012a8:	mov	x29, sp
  4012ac:	ldp	x29, x30, [sp], #16
  4012b0:	ret
