********************************************
*  SURELOG SystemVerilog  Compiler/Linter  *
********************************************

Copyright (c) 2017-2023 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.75
BUILT  : Sep 29 2023
DATE   : 2023-10-03.12:42:38
COMMAND: -synth -top ahb2ram -I../../../../ -I/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram -sv /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/ahb2ram.sv /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v -DYOSYS=1 -DSYNTHESIS=1

[INF:CM0023] Creating log file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/ahb2ram/run_1/synth_1_1/synthesis/slpp_all/surelog.log.

[WRN:PA0205] /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/sram1p.v:1:1: No timescale set for "sram1p".

[WRN:PA0205] /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/ahb2ram.sv:2:1: No timescale set for "ahb2ram".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:8:1: No timescale set for "CLK_BUF".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:20:1: No timescale set for "IO_BUF".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:35:1: No timescale set for "IO_BUF_DS".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:50:1: No timescale set for "I_BUF".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:68:1: No timescale set for "I_BUF_DS".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:87:1: No timescale set for "I_DDR".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:108:1: No timescale set for "O_BUF".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:128:1: No timescale set for "O_BUFT_DS".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:148:1: No timescale set for "O_BUFT".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:165:1: No timescale set for "O_DDR".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:186:1: No timescale set for "O_SERDES".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:218:1: No timescale set for "I_SERDES".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:262:1: No timescale set for "DFFRE".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:279:1: No timescale set for "DFFNRE".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:295:1: No timescale set for "latch".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:308:1: No timescale set for "latchn".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:321:1: No timescale set for "latchr".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:335:1: No timescale set for "latchnr".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:348:1: No timescale set for "RS_DSP".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:379:1: No timescale set for "RS_DSP_MULT".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:397:1: No timescale set for "RS_DSP_MULT_REGIN".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:418:1: No timescale set for "RS_DSP_MULT_REGOUT".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:441:1: No timescale set for "RS_DSP_MULT_REGIN_REGOUT".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:465:1: No timescale set for "RS_DSP_MULTADD".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:497:1: No timescale set for "RS_DSP_MULTADD_REGIN".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:528:1: No timescale set for "RS_DSP_MULTADD_REGOUT".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:559:1: No timescale set for "RS_DSP_MULTADD_REGIN_REGOUT".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:589:1: No timescale set for "RS_DSP_MULTACC".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:615:1: No timescale set for "RS_DSP_MULTACC_REGIN".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:644:1: No timescale set for "RS_DSP_MULTACC_REGOUT".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:671:1: No timescale set for "RS_DSP_MULTACC_REGIN_REGOUT".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:700:1: No timescale set for "RS_TDP36K".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:777:1: No timescale set for "BRAM2x18_TDP".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:832:1: No timescale set for "BRAM2x18_SDP".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:871:1: No timescale set for "_$_mem_v2_asymmetric".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:923:1: No timescale set for "$lut".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:935:1: No timescale set for "SOC_FPGA_INTF_AHB_S".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:957:1: No timescale set for "SOC_FPGA_INTF_AXI_M0".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1002:1: No timescale set for "SOC_FPGA_INTF_AXI_M1".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1047:1: No timescale set for "SOC_FPGA_INTF_AXI_M0_M1".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1130:1: No timescale set for "SOC_FPGA_INTF_DMA".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1144:1: No timescale set for "SOC_FPGA_INTF_GPIO".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1159:1: No timescale set for "SOC_FPGA_INTF_IRQ".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1173:1: No timescale set for "SOC_FPGA_INTF_JTAG".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1189:1: No timescale set for "soc_fpga_intf".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1339:1: No timescale set for "FIFO18K".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1376:1: No timescale set for "FIFO36K".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1414:1: No timescale set for "LUT1".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1424:1: No timescale set for "LUT2".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1434:1: No timescale set for "LUT3".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1444:1: No timescale set for "LUT4".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1454:1: No timescale set for "LUT5".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1464:1: No timescale set for "LUT6".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1481:1: No timescale set for "CARRY_CHAIN".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1494:1: No timescale set for "DSP38".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1535:1: No timescale set for "LATCH".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1548:1: No timescale set for "LATCHN".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1562:1: No timescale set for "LATCHR".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1576:1: No timescale set for "LATCHS".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1591:1: No timescale set for "LATCHNR".

[WRN:PA0205] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1606:1: No timescale set for "LATCHNS".

[INF:CP0300] Compilation...

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:923:1: Compile module "work@$lut".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:832:1: Compile module "work@BRAM2x18_SDP".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:777:1: Compile module "work@BRAM2x18_TDP".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1481:1: Compile module "work@CARRY_CHAIN".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:8:1: Compile module "work@CLK_BUF".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:279:1: Compile module "work@DFFNRE".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:262:1: Compile module "work@DFFRE".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1494:1: Compile module "work@DSP38".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1339:1: Compile module "work@FIFO18K".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1376:1: Compile module "work@FIFO36K".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:20:1: Compile module "work@IO_BUF".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:35:1: Compile module "work@IO_BUF_DS".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:50:1: Compile module "work@I_BUF".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:68:1: Compile module "work@I_BUF_DS".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:87:1: Compile module "work@I_DDR".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:218:1: Compile module "work@I_SERDES".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1535:1: Compile module "work@LATCH".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1548:1: Compile module "work@LATCHN".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1591:1: Compile module "work@LATCHNR".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1606:1: Compile module "work@LATCHNS".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1562:1: Compile module "work@LATCHR".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1576:1: Compile module "work@LATCHS".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1414:1: Compile module "work@LUT1".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1424:1: Compile module "work@LUT2".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1434:1: Compile module "work@LUT3".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1444:1: Compile module "work@LUT4".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1454:1: Compile module "work@LUT5".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1464:1: Compile module "work@LUT6".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:108:1: Compile module "work@O_BUF".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:148:1: Compile module "work@O_BUFT".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:128:1: Compile module "work@O_BUFT_DS".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:165:1: Compile module "work@O_DDR".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:186:1: Compile module "work@O_SERDES".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:348:1: Compile module "work@RS_DSP".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:379:1: Compile module "work@RS_DSP_MULT".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:589:1: Compile module "work@RS_DSP_MULTACC".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:615:1: Compile module "work@RS_DSP_MULTACC_REGIN".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:671:1: Compile module "work@RS_DSP_MULTACC_REGIN_REGOUT".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:644:1: Compile module "work@RS_DSP_MULTACC_REGOUT".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:465:1: Compile module "work@RS_DSP_MULTADD".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:497:1: Compile module "work@RS_DSP_MULTADD_REGIN".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:559:1: Compile module "work@RS_DSP_MULTADD_REGIN_REGOUT".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:528:1: Compile module "work@RS_DSP_MULTADD_REGOUT".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:397:1: Compile module "work@RS_DSP_MULT_REGIN".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:441:1: Compile module "work@RS_DSP_MULT_REGIN_REGOUT".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:418:1: Compile module "work@RS_DSP_MULT_REGOUT".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:700:1: Compile module "work@RS_TDP36K".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:935:1: Compile module "work@SOC_FPGA_INTF_AHB_S".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:957:1: Compile module "work@SOC_FPGA_INTF_AXI_M0".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1047:1: Compile module "work@SOC_FPGA_INTF_AXI_M0_M1".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1002:1: Compile module "work@SOC_FPGA_INTF_AXI_M1".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1130:1: Compile module "work@SOC_FPGA_INTF_DMA".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1144:1: Compile module "work@SOC_FPGA_INTF_GPIO".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1159:1: Compile module "work@SOC_FPGA_INTF_IRQ".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1173:1: Compile module "work@SOC_FPGA_INTF_JTAG".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:871:1: Compile module "work@_$_mem_v2_asymmetric".

[INF:CP0303] /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/ahb2ram.sv:2:1: Compile module "work@ahb2ram".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:295:1: Compile module "work@latch".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:308:1: Compile module "work@latchn".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:335:1: Compile module "work@latchnr".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:321:1: Compile module "work@latchr".

[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1189:1: Compile module "work@soc_fpga_intf".

[INF:CP0303] /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/sram1p.v:1:1: Compile module "work@sram1p".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:924:22: Implicit port type (wire) for "Y".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:833:30: Implicit port type (wire) for "A1DATA",
there are 1 more instances of this message.

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:778:30: Implicit port type (wire) for "A1DATA",
there are 3 more instances of this message.

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1536:20: Implicit port type (wire) for "Q".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1549:21: Implicit port type (wire) for "Q".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1592:25: Implicit port type (wire) for "Q".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1607:25: Implicit port type (wire) for "Q".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1563:24: Implicit port type (wire) for "Q".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1577:24: Implicit port type (wire) for "Q".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:353:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:383:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:593:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:619:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:675:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:648:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:469:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:501:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:563:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:532:20: Implicit port type (wire) for "z",
there are 1 more instances of this message.

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:401:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:445:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:422:20: Implicit port type (wire) for "z".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:996:30: Implicit port type (wire) for "M0_ARESETN_I".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1123:30: Implicit port type (wire) for "M0_ARESETN_I",
there are 1 more instances of this message.

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:1041:30: Implicit port type (wire) for "M1_ARESETN_I".

[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v:872:61: Implicit port type (wire) for "RD_DATA".

[NTE:CP0309] /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/ahb2ram.sv:26:35: Implicit port type (wire) for "HRESP".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/ahb2ram.sv:2:1: Top level module "work@ahb2ram".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 63
[   NOTE] : 32
