$date
	Fri Mar 17 19:35:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module MUX_tb $end
$var wire 1 ! gate_out $end
$var wire 1 " behav_out $end
$var reg 8 # in [7:0] $end
$var reg 3 $ s [2:0] $end
$var integer 32 % i [31:0] $end
$scope module mux_behav $end
$var wire 8 & a [7:0] $end
$var wire 3 ' s [2:0] $end
$var reg 1 " out $end
$upscope $end
$scope module mux_gate $end
$var wire 8 ( a [7:0] $end
$var wire 3 ) s [2:0] $end
$var wire 1 ! out $end
$scope module mux2_1 $end
$var wire 1 ! out $end
$var wire 1 * s $end
$var wire 1 + i2 $end
$var wire 1 , i1 $end
$upscope $end
$scope module mux4_1 $end
$var wire 4 - a [3:0] $end
$var wire 1 , out $end
$var wire 2 . s [1:0] $end
$upscope $end
$scope module mux4_2 $end
$var wire 4 / a [3:0] $end
$var wire 1 + out $end
$var wire 2 0 s [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 0
b1010 /
b0 .
b1010 -
0,
0+
0*
b0 )
b10101010 (
b0 '
b10101010 &
b0 %
b0 $
b10101010 #
0"
0!
$end
#1000
1!
1,
1+
1"
b1 .
b1 0
b1 $
b1 '
b1 )
#2000
0!
0,
0+
0"
b10 .
b10 0
b10 $
b10 '
b10 )
b1 %
#3000
1!
1,
1+
1"
b11 .
b11 0
b11 $
b11 '
b11 )
b10 %
#4000
0!
0,
0+
0"
b0 .
b0 0
1*
b100 $
b100 '
b100 )
b11 %
#5000
1!
1,
1+
1"
b1 .
b1 0
b101 $
b101 '
b101 )
b100 %
#6000
0!
0,
0+
0"
b10 .
b10 0
b110 $
b110 '
b110 )
b101 %
#7000
1!
1,
1+
1"
b11 .
b11 0
b111 $
b111 '
b111 )
b110 %
#8000
0!
0,
0+
0"
b10 .
b10 0
b110 $
b110 '
b110 )
b1000 %
#9000
1!
1,
1+
1"
b1 .
b1 0
b101 $
b101 '
b101 )
b111 %
#10000
0!
0,
0+
0"
b0 .
b0 0
b100 $
b100 '
b100 )
b110 %
#11000
1!
1,
1+
1"
b11 .
b11 0
0*
b11 $
b11 '
b11 )
b101 %
#12000
0!
0,
0+
0"
b10 .
b10 0
b10 $
b10 '
b10 )
b100 %
#13000
1!
1,
1+
1"
b1 .
b1 0
b1 $
b1 '
b1 )
b11 %
#14000
0!
0,
0+
0"
b0 .
b0 0
b0 $
b0 '
b0 )
b10 %
#15000
b1 %
