# FPGA_CDR_core
FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz

Please feref to [this link](https://fpga-cdr-core.readthedocs.io/en/latest/) for code documentation
