<!DOCTYPE myNewXML>
<hardware xmlns:xi="http://www.w3.org/2001/XInclude">
 <version major="1" revision="0" minor="0"/>
 <xi:include href="NO_cables.php">
  <xi:fallback/>
 </xi:include>
 <vendor name="FPGA pro"/>
 <clockModels>
  <clockModel name="sdf">
   <clockNetwork lvds="false" name="drtg"/>
  </clockModel>
  <clockModel name="sfdf">
   <clockNetwork lvds="false" name="fgf"/>
  </clockModel>
 </clockModels>
 <resetModels>
  <resetModel name="dtfg">
   <resetNetwork lvds="false" name="ActiveLow"/>
  </resetModel>
  <resetModel name="thgf">
   <resetNetwork lvds="false" name="ActiveLow"/>
  </resetModel>
 </resetModels>
 <units>
  <unit name="2UNIT_A">
   <fpgaRef name="xcku035ffva1156pkg"/>
   <clockRef name="sdf"/>
   <resetRef name="dtfg"/>
   <interfaces/>
  </unit>
  <unit name="2UNIT_B">
   <fpgaRef name="xcku035sfva784pkg"/>
   <clockRef name="sfdf"/>
   <resetRef name="thgf"/>
   <interfaces/>
  </unit>
 </units>
 <modules>
  <module name="ODULE_">
   <instances>
    <instance moduleRef="2UNIT_A" name=""/>
    <instance moduleRef="2UNIT_B" name="moduleRef"/>
   </instances>
  </module>
 </modules>
</hardware>
