# Division with Throughput Constraint

We aim to perform a signed 12-bit by 12-bit division (i.e., both operands are in 12-bit two's complement format) while computing quotient and remainder at a throughput of 100 MHz (i.e., producing one result every 100 MHz clock cycle).
