// Seed: 3421734674
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    module_0,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [-1 : 1] id_20 = id_20;
  string id_21 = "";
endmodule
module module_1 #(
    parameter id_17 = 32'd38,
    parameter id_26 = 32'd57,
    parameter id_29 = 32'd93,
    parameter id_3  = 32'd31,
    parameter id_32 = 32'd10,
    parameter id_8  = 32'd20
) (
    input tri1 id_0,
    input wor id_1,
    output supply1 id_2
    , _id_29,
    output wor _id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri id_6,
    input wor id_7,
    input tri _id_8,
    input supply1 id_9,
    input wor id_10,
    input uwire id_11,
    input supply0 id_12,
    output supply0 id_13,
    output tri1 id_14,
    input wor id_15,
    input tri1 id_16,
    output tri0 _id_17,
    output wor id_18,
    output uwire id_19,
    input supply0 id_20,
    output logic id_21,
    input uwire id_22,
    input wor id_23,
    output uwire id_24,
    input tri0 id_25,
    input wand _id_26,
    input wor id_27
);
  wire id_30 = id_0;
  logic [1 : 1] id_31;
  ;
  always @(1 or id_23)
    if (1) begin : LABEL_0
      id_21 = -1;
    end
  module_0 modCall_1 (
      id_31,
      id_31,
      id_31,
      id_30,
      id_30,
      id_30,
      id_30,
      id_31,
      id_31,
      id_31,
      id_30,
      id_30,
      id_30,
      id_31,
      id_31,
      id_31,
      id_31,
      id_30,
      id_30
  );
  logic [1  &  id_3  &  1  &  -1  &  id_17 : id_26] _id_32;
  wire [id_8 : !  1] id_33 = id_29;
  wor id_34 = 1'h0 - 1;
  logic [id_32 : id_29] id_35;
  ;
endmodule
