// coding: utf-8
// ----------------------------------------------------------------------------
/* Copyright (c) 2011, Roboterclub Aachen e.V.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 * 
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of the Roboterclub Aachen e.V. nor the
 *       names of its contributors may be used to endorse or promote products
 *       derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY ROBOTERCLUB AACHEN E.V. ''AS IS'' AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL ROBOTERCLUB AACHEN E.V. BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
// ----------------------------------------------------------------------------
{{ generation_block }}

#include "../gpio.hpp"
#include "spi_slave_{{ id }}.hpp"

#ifndef SPI_CR2_FRF
#define SPI_CR2_FRF               ((uint16_t)0x0010)
#endif

namespace
{
	{% if id == 1 -%}
	GPIO__INPUT(NssA4, A, 4);
	GPIO__INPUT(SckA5, A, 5);
	GPIO__INPUT(MisoA6, A, 6);
	GPIO__OUTPUT(MosiA7, A, 7);
	
	GPIO__INPUT(NssA15, A, 15);
	GPIO__INPUT(SckB3, B, 3);
	GPIO__INPUT(MisoB4, B, 4);
	GPIO__OUTPUT(MosiB5, B, 5);
	{%- elif id == 2 -%}
	GPIO__INPUT(NssB12, B, 12);
	GPIO__INPUT(SckB13, B, 13);
	GPIO__INPUT(MisoB14, B, 14);
	GPIO__OUTPUT(MosiB15, B, 15);
	{%- elif id == 3 -%}
	GPIO__INPUT(NssA15, A, 15);
	GPIO__INPUT(SckB3, B, 3);
	GPIO__INPUT(MisoB4, B, 4);
	GPIO__OUTPUT(MosiB5, B, 5);
	
	GPIO__INPUT(NssA4, A, 4);
	GPIO__INPUT(SckC10, C, 10);
	GPIO__INPUT(MisoC11, C, 11);
	GPIO__OUTPUT(MosiC12, C, 12);
	{%- endif %}
	
}

// ----------------------------------------------------------------------------

void
xpcc::stm32::SpiSlave{{ id }}::configurePins(Mapping mapping)
{
	// Enable clock
	{% if id == 1 -%}
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
	{%- elif id == 2 or id == 3 -%}
	RCC->APB1ENR |= RCC_APB1ENR_SPI{{ id }}EN;
	{%- endif %}
	
	// Initialize IO pins
#if defined(STM32F4XX)
	{% if id == 1 -%}
	if (mapping == REMAP_PA4_PA5_PA6_PA7) {
		NssA4::setAlternateFunction(AF_SPI1);
		SckA5::setAlternateFunction(AF_SPI1);
		MisoA6::setAlternateFunction(AF_SPI1);
		MosiA7::setAlternateFunction(AF_SPI1, xpcc::stm32::PUSH_PULL);
	}
	else {
		NssA15::setAlternateFunction(AF_SPI1);
		SckB3::setAlternateFunction(AF_SPI1);
		MisoB4::setAlternateFunction(AF_SPI1);
		MosiB5::setAlternateFunction(AF_SPI1, xpcc::stm32::PUSH_PULL);
	}
	{%- elif id == 2 -%}
	(void) mapping;		// avoid compiler warning
	
	NssB12::setAlternateFunction(AF_SPI2);
	SckB13::setAlternateFunction(AF_SPI2);
	MisoB14::setAlternateFunction(AF_SPI2);
	MosiB15::setAlternateFunction(AF_SPI2, xpcc::stm32::PUSH_PULL);
	
	{%- elif id == 3 -%}
	if (mapping == REMAP_PA15_PB3_PB4_PB5) {
		NssA4::setAlternateFunction(AF_SPI1);
		SckB3::setAlternateFunction(AF_SPI3);
		MisoB4::setAlternateFunction(AF_SPI3);
		MosiB5::setAlternateFunction(AF_SPI3, xpcc::stm32::PUSH_PULL);
	}
	else {
		NssA4::setAlternateFunction(AF_SPI3);
		SckC10::setAlternateFunction(AF_SPI3);
		MisoC11::setAlternateFunction(AF_SPI3);
		MosiC12::setAlternateFunction(AF_SPI3, xpcc::stm32::PUSH_PULL);
	}
	{%- endif %}
#else
#error "Only STM32F4 is supported and tested. F2 might work, too."
#endif
}

// ----------------------------------------------------------------------------

void
xpcc::stm32::SpiSlave{{ id }}::initialize(Mode mode, DataSize datasize)
{
	{% if id == 1 -%}
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
	
	RCC->APB2RSTR |=  RCC_APB2RSTR_SPI1RST;
	RCC->APB2RSTR &= ~RCC_APB2RSTR_SPI1RST;
	{%- elif id == 2 or id == 3 -%}
	RCC->APB1ENR |= RCC_APB1ENR_SPI{{ id }}EN;
	
	RCC->APB1RSTR |=  RCC_APB1RSTR_SPI{{ id }}RST;
	RCC->APB1RSTR &= ~RCC_APB1RSTR_SPI{{ id }}RST;
	{%- endif %}
	
	// disable peripheral
	SPI{{ id }}->CR1 &= ~SPI_CR1_SPE;
	
	// reset CR1
	// SPI_CR1_MSTR = 0: slave mode
	// SPI_CR1_SSM = 0: NSS software management disabled
	SPI{{ id }}->CR1 = 0x00;
	
	// reset CR2
	// SPI_CR2_FRF = 0: motorola mode
	SPI{{ id }}->CR2 &= ~(SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE | SPI_CR2_FRF | SPI_CR2_SSOE | SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
	
	
	// enable rx interrupt
	SPI{{ id }}->CR2 |= SPI_CR2_RXNEIE;
	
	// set data size
	// set clock polarity and phase
	SPI{{ id }}->CR1 |= datasize | mode;
		
	// reenable peripheral
	SPI{{ id }}->CR1 |= SPI_CR1_SPE;
	
	// clear data register
	SPI{{ id }}->DR = 0;
}
	
// ----------------------------------------------------------------------------

uint16_t
xpcc::stm32::SpiSlave{{ id }}::read() 
{
	return SPI{{ id }}->DR;
}

// ----------------------------------------------------------------------------

bool
xpcc::stm32::SpiSlave{{ id }}::rxBufferNotEmpty() 
{	
	return SPI{{ id }}->SR & SPI_SR_RXNE;
}

// ----------------------------------------------------------------------------

void
xpcc::stm32::SpiSlave{{ id }}::enableInterruptVector(bool enable, uint32_t priority)
{
	if (enable) {
		// Set priority for the interrupt vector
		NVIC_SetPriority(SPI{{ id }}_IRQn, priority);
		
		// register IRQ at the NVIC
		NVIC_EnableIRQ(SPI{{ id }}_IRQn);
	}
	else {
		NVIC_DisableIRQ(SPI{{ id }}_IRQn);
	}
}
