-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize is
port (
    reverse_in_stream_vector_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    reverse_in_stream_vector_empty_n : IN STD_LOGIC;
    reverse_in_stream_vector_read : OUT STD_LOGIC;
    data_s1_stream_vector_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    data_s1_stream_vector_full_n : IN STD_LOGIC;
    data_s1_stream_vector_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    data_s1_stream_vector_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    data_s1_stream_vector_empty_n : IN STD_LOGIC;
    data_s1_stream_vector_read : OUT STD_LOGIC;
    data_s1_stream_vector_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    data_s1_stream_vector_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_logic_1 : STD_LOGIC := '1';

attribute shreg_extract : string;
    signal FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_start : STD_LOGIC;
    signal FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_done : STD_LOGIC;
    signal FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_continue : STD_LOGIC;
    signal FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_idle : STD_LOGIC;
    signal FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_ready : STD_LOGIC;
    signal FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_reverse_in_stream_vector_read : STD_LOGIC;
    signal FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_data_s1_stream_vector_din : STD_LOGIC_VECTOR (255 downto 0);
    signal FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_data_s1_stream_vector_write : STD_LOGIC;

    component FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        reverse_in_stream_vector_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        reverse_in_stream_vector_empty_n : IN STD_LOGIC;
        reverse_in_stream_vector_read : OUT STD_LOGIC;
        reverse_in_stream_vector_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        reverse_in_stream_vector_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        data_s1_stream_vector_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        data_s1_stream_vector_full_n : IN STD_LOGIC;
        data_s1_stream_vector_write : OUT STD_LOGIC;
        data_s1_stream_vector_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        data_s1_stream_vector_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0 : component FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_start,
        ap_done => FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_done,
        ap_continue => FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_continue,
        ap_idle => FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_idle,
        ap_ready => FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_ready,
        reverse_in_stream_vector_dout => reverse_in_stream_vector_dout,
        reverse_in_stream_vector_empty_n => reverse_in_stream_vector_empty_n,
        reverse_in_stream_vector_read => FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_reverse_in_stream_vector_read,
        reverse_in_stream_vector_num_data_valid => ap_const_lv3_0,
        reverse_in_stream_vector_fifo_cap => ap_const_lv3_0,
        data_s1_stream_vector_din => FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_data_s1_stream_vector_din,
        data_s1_stream_vector_full_n => data_s1_stream_vector_full_n,
        data_s1_stream_vector_write => FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_data_s1_stream_vector_write,
        data_s1_stream_vector_num_data_valid => data_s1_stream_vector_num_data_valid,
        data_s1_stream_vector_fifo_cap => data_s1_stream_vector_fifo_cap);




    FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_continue <= ap_continue;
    FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_start <= ap_start;
    ap_done <= FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_done;
    ap_idle <= FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_idle;
    ap_ready <= FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_ready;
    data_s1_stream_vector_din <= FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_data_s1_stream_vector_din;
    data_s1_stream_vector_read <= ap_const_logic_0;
    data_s1_stream_vector_write <= FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_data_s1_stream_vector_write;
    reverse_in_stream_vector_read <= FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_reverse_in_stream_vector_read;
end behav;
