/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) 2022
 * Author(s): Jesse Taube <Mr.Bossman075@gmail.com>
 * Copyright (C) 2023 Emcraft Systems
 * Author(s): Vladimir Skvortsov <vskvortsov@emcraft.com>
 */

#ifndef __DT_BINDINGS_CLOCK_IMXRT1170_H
#define __DT_BINDINGS_CLOCK_IMXRT1170_H

#define IMXRT1170_CLK_DUMMY			0
#define IMXRT1170_CLK_OSC			1
#define IMXRT1170_CLK_OSC_32K			2
#define IMXRT1170_CLK_RCOSC_16M			3
#define IMXRT1170_CLK_RCOSC_48M			4
#define IMXRT1170_CLK_RCOSC_48M_DIV2		5
#define IMXRT1170_CLK_RCOSC_400M		6
#define IMXRT1170_CLK_PLL_ARM			7
#define IMXRT1170_CLK_PLL_AUDIO			8
#define IMXRT1170_CLK_PLL_VIDEO			9
#define IMXRT1170_CLK_PLL1			10
#define IMXRT1170_CLK_PLL1_DIV2			11
#define IMXRT1170_CLK_PLL1_DIV5			12
#define IMXRT1170_CLK_PLL2			13
#define IMXRT1170_CLK_PLL2_PFD0			14
#define IMXRT1170_CLK_PLL2_PFD1			15
#define IMXRT1170_CLK_PLL2_PFD2			16
#define IMXRT1170_CLK_PLL2_PFD3			17
#define IMXRT1170_CLK_PLL3			18
#define IMXRT1170_CLK_PLL3_DIV2			19
#define IMXRT1170_CLK_PLL3_PFD0			20
#define IMXRT1170_CLK_PLL3_PFD1			21
#define IMXRT1170_CLK_PLL3_PFD2			22
#define IMXRT1170_CLK_PLL3_PFD3			23
#define IMXRT1170_CLK_PLL1_OUT			24
#define IMXRT1170_CLK_PLL_ARM_OUT		25

/* root clocks */
#define IMXRT1170_CLK_ROOT_M7			26
#define IMXRT1170_CLK_ROOT_M4			27
#define IMXRT1170_CLK_ROOT_BUS			28
#define IMXRT1170_CLK_ROOT_BUS_LPSR		29
#define IMXRT1170_CLK_ROOT_SEMC			30
#define IMXRT1170_CLK_ROOT_GPT1			31
#define IMXRT1170_CLK_ROOT_LPUART1		32
#define IMXRT1170_CLK_ROOT_ENET1		33
#define IMXRT1170_CLK_ROOT_USDHC1		34

/* periph gates */
#define IMXRT1170_CLK_M7			35
#define IMXRT1170_CLK_SEMC			36
#define IMXRT1170_CLK_GPT1			37
#define IMXRT1170_CLK_LPUART1			38
#define IMXRT1170_CLK_ENET1			39
#define IMXRT1170_CLK_USDHC1			40
#define IMXRT1170_CLK_BUS			41

#define IMXRT1170_CLK_END			41

#endif /* __DT_BINDINGS_CLOCK_IMXRT1170_H */
