{
  "columns":
  ["", "Pipelined", "II", "Bottleneck", "Details"]
  , "children":
  [
    {
      "name":"Kernel: input_serializer_on_chip"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
            , "line":13
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_loader"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
            , "line":37
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_unloader"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
            , "line":213
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_unloader.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":215
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":215
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":222
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"217"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"218"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":28
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":31
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"30"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":28
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":31
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"30"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_1_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":28
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":31
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"30"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_1_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":28
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":31
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"30"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_2_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":28
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":31
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"30"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_2_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":28
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":31
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"30"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_0_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_0_3_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":28
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":31
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"30"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: input_feeder_1_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"input_feeder_1_3_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":28
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":31
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"30"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_0_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":55
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_1_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":55
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_2_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_2_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":55
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: weight_feeder_3_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"weight_feeder_3_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":53
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":55
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"54"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_0.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_1.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_2.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_0_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_0_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_1_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_1_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_2_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_2_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_0_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_0_3_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: convolution_1_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"convolution_1_3_3.B1"
          , "data":
          ["Yes", "~3", "II"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":113
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"_3 (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that prevented successful II = 2 scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"4 clock cycles Hardened Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.3 clock cycle Select Operation (%L, %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"77"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"109"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_1_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_1_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_1_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_2_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_2_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_2_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_3_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_3_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_3_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_0_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_0_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_0_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_1_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_1_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_1_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_2_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_2_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_2_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_3_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_3_1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_3_1.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_0_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_0_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_0_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_1_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_1_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_1_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_2_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_2_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_2_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_3_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_3_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_3_2.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_0_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_0_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_0_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_1_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_1_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_1_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_2_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_2_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_2_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_0_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_0_3_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_consumer_1_3_3"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_consumer_1_3_3.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instruction:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"147"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_0_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_0_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":190
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":194
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":195
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":209
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"181"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"185"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"195"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_1_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_1_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":190
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":194
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":209
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"181"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"185"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"197"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_2_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_2_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":194
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":209
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"181"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"185"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"197"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"1X Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                    , "line":190
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop has trip count of 1"
                }
                , {
                  "type":"text"
                  , "text":"Loop has trip count of 1"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: result_collector_3_0_0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"Unknown location"
            , "line":0
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"result_collector_3_0_0.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":194
              }
            ]
            , [
              {
                "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                , "line":209
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "links":
              [
                {
                  "view":"Verification statistics"
                }
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"181"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/homes/weihao/five/fccm-ttm-experiments-vlab/conv3-64.cl"
                      , "line":"197"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
  ]
}
