--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml Framework.twx Framework.ncd -o Framework.twr Framework.pcf
-ucf k7.ucf

Design file:              Framework.ncd
Physical constraint file: Framework.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 387423 paths analyzed, 1389 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.008ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_17/GPIOf0_5 (SLICE_X61Y68.BX), 433 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_17/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.865ns (Levels of Logic = 6)
  Clock Path Skew:      -0.104ns (0.540 - 0.644)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_17/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y62.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X66Y70.A6      net (fanout=73)       0.977   SW_OK<4>
    SLICE_X66Y70.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_3/XLXN_19
                                                       XLXI_31/Mxor_Bo_23_xo<0>1
    SLICE_X66Y70.B5      net (fanout=2)        0.168   XLXI_31/Bo<23>
    SLICE_X66Y70.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_3/XLXN_19
                                                       XLXI_31/ADD_32/XLXI_3/XLXI_1/XLXI_1
    SLICE_X64Y70.C4      net (fanout=4)        0.545   XLXI_31/ADD_32/XLXI_3/XLXN_20
    SLICE_X64Y70.C       Tilo                  0.043   XLXI_31/ADD_32/XLXN_54
                                                       XLXI_31/ADD_32/XLXI_3/XLXI_5/XLXI_9
    SLICE_X64Y70.D4      net (fanout=1)        0.255   XLXI_31/ADD_32/XLXI_3/XLXI_5/XLXN_15
    SLICE_X64Y70.D       Tilo                  0.043   XLXI_31/ADD_32/XLXN_54
                                                       XLXI_31/ADD_32/XLXI_3/XLXI_5/XLXI_14
    SLICE_X67Y74.D6      net (fanout=3)        0.561   XLXI_31/ADD_32/XLXN_54
    SLICE_X67Y74.D       Tilo                  0.043   XLXI_31/ADD_32/XLXN_74
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_14
    SLICE_X67Y69.B6      net (fanout=1)        0.406   XLXI_31/ADD_32/XLXN_74
    SLICE_X67Y69.B       Tilo                  0.043   Co
                                                       XLXI_31/ADD_32/XLXI_14
    SLICE_X61Y68.BX      net (fanout=2)        0.445   Co
    SLICE_X61Y68.CLK     Tdick                 0.027   XLXI_17/GPIOf0<7>
                                                       XLXI_17/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (0.508ns logic, 3.357ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_17/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 6)
  Clock Path Skew:      -0.104ns (0.540 - 0.644)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_17/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y62.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X73Y77.A6      net (fanout=73)       0.956   SW_OK<4>
    SLICE_X73Y77.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_1/XLXN_27
                                                       XLXI_31/Mxor_Bo_29_xo<0>1
    SLICE_X73Y77.B5      net (fanout=2)        0.155   XLXI_31/Bo<29>
    SLICE_X73Y77.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_1/XLXN_27
                                                       XLXI_31/ADD_32/XLXI_1/XLXI_3/XLXI_1
    SLICE_X66Y76.A3      net (fanout=6)        0.649   XLXI_31/ADD_32/XLXI_1/XLXN_27
    SLICE_X66Y76.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_1/XLXN_19
                                                       XLXI_31/ADD_32/XLXI_1/XLXI_5/XLXI_8
    SLICE_X67Y74.C4      net (fanout=3)        0.425   XLXI_31/ADD_32/XLXN_51
    SLICE_X67Y74.C       Tilo                  0.043   XLXI_31/ADD_32/XLXN_74
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_9
    SLICE_X67Y74.D4      net (fanout=1)        0.236   XLXI_31/ADD_32/XLXI_9/XLXN_15
    SLICE_X67Y74.D       Tilo                  0.043   XLXI_31/ADD_32/XLXN_74
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_14
    SLICE_X67Y69.B6      net (fanout=1)        0.406   XLXI_31/ADD_32/XLXN_74
    SLICE_X67Y69.B       Tilo                  0.043   Co
                                                       XLXI_31/ADD_32/XLXI_14
    SLICE_X61Y68.BX      net (fanout=2)        0.445   Co
    SLICE_X61Y68.CLK     Tdick                 0.027   XLXI_17/GPIOf0<7>
                                                       XLXI_17/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (0.508ns logic, 3.272ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_17/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.663ns (Levels of Logic = 6)
  Clock Path Skew:      -0.104ns (0.540 - 0.644)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_17/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y62.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X68Y77.A6      net (fanout=73)       1.030   SW_OK<4>
    SLICE_X68Y77.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_1/XLXN_23
                                                       XLXI_31/Mxor_Bo_30_xo<0>1
    SLICE_X68Y77.B5      net (fanout=2)        0.168   XLXI_31/Bo<30>
    SLICE_X68Y77.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_1/XLXN_23
                                                       XLXI_31/ADD_32/XLXI_1/XLXI_2/XLXI_1
    SLICE_X66Y76.A5      net (fanout=6)        0.445   XLXI_31/ADD_32/XLXI_1/XLXN_23
    SLICE_X66Y76.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_1/XLXN_19
                                                       XLXI_31/ADD_32/XLXI_1/XLXI_5/XLXI_8
    SLICE_X67Y74.C4      net (fanout=3)        0.425   XLXI_31/ADD_32/XLXN_51
    SLICE_X67Y74.C       Tilo                  0.043   XLXI_31/ADD_32/XLXN_74
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_9
    SLICE_X67Y74.D4      net (fanout=1)        0.236   XLXI_31/ADD_32/XLXI_9/XLXN_15
    SLICE_X67Y74.D       Tilo                  0.043   XLXI_31/ADD_32/XLXN_74
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_14
    SLICE_X67Y69.B6      net (fanout=1)        0.406   XLXI_31/ADD_32/XLXN_74
    SLICE_X67Y69.B       Tilo                  0.043   Co
                                                       XLXI_31/ADD_32/XLXI_14
    SLICE_X61Y68.BX      net (fanout=2)        0.445   Co
    SLICE_X61Y68.CLK     Tdick                 0.027   XLXI_17/GPIOf0<7>
                                                       XLXI_17/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.663ns (0.508ns logic, 3.155ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/GPIOf0_5 (SLICE_X67Y69.AX), 433 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_8/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 6)
  Clock Path Skew:      -0.100ns (0.544 - 0.644)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_8/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y62.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X66Y70.A6      net (fanout=73)       0.977   SW_OK<4>
    SLICE_X66Y70.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_3/XLXN_19
                                                       XLXI_31/Mxor_Bo_23_xo<0>1
    SLICE_X66Y70.B5      net (fanout=2)        0.168   XLXI_31/Bo<23>
    SLICE_X66Y70.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_3/XLXN_19
                                                       XLXI_31/ADD_32/XLXI_3/XLXI_1/XLXI_1
    SLICE_X64Y70.C4      net (fanout=4)        0.545   XLXI_31/ADD_32/XLXI_3/XLXN_20
    SLICE_X64Y70.C       Tilo                  0.043   XLXI_31/ADD_32/XLXN_54
                                                       XLXI_31/ADD_32/XLXI_3/XLXI_5/XLXI_9
    SLICE_X64Y70.D4      net (fanout=1)        0.255   XLXI_31/ADD_32/XLXI_3/XLXI_5/XLXN_15
    SLICE_X64Y70.D       Tilo                  0.043   XLXI_31/ADD_32/XLXN_54
                                                       XLXI_31/ADD_32/XLXI_3/XLXI_5/XLXI_14
    SLICE_X67Y74.D6      net (fanout=3)        0.561   XLXI_31/ADD_32/XLXN_54
    SLICE_X67Y74.D       Tilo                  0.043   XLXI_31/ADD_32/XLXN_74
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_14
    SLICE_X67Y69.B6      net (fanout=1)        0.406   XLXI_31/ADD_32/XLXN_74
    SLICE_X67Y69.B       Tilo                  0.043   Co
                                                       XLXI_31/ADD_32/XLXI_14
    SLICE_X67Y69.AX      net (fanout=2)        0.226   Co
    SLICE_X67Y69.CLK     Tdick                 0.006   Co
                                                       XLXI_8/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (0.487ns logic, 3.138ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_8/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.540ns (Levels of Logic = 6)
  Clock Path Skew:      -0.100ns (0.544 - 0.644)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_8/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y62.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X73Y77.A6      net (fanout=73)       0.956   SW_OK<4>
    SLICE_X73Y77.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_1/XLXN_27
                                                       XLXI_31/Mxor_Bo_29_xo<0>1
    SLICE_X73Y77.B5      net (fanout=2)        0.155   XLXI_31/Bo<29>
    SLICE_X73Y77.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_1/XLXN_27
                                                       XLXI_31/ADD_32/XLXI_1/XLXI_3/XLXI_1
    SLICE_X66Y76.A3      net (fanout=6)        0.649   XLXI_31/ADD_32/XLXI_1/XLXN_27
    SLICE_X66Y76.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_1/XLXN_19
                                                       XLXI_31/ADD_32/XLXI_1/XLXI_5/XLXI_8
    SLICE_X67Y74.C4      net (fanout=3)        0.425   XLXI_31/ADD_32/XLXN_51
    SLICE_X67Y74.C       Tilo                  0.043   XLXI_31/ADD_32/XLXN_74
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_9
    SLICE_X67Y74.D4      net (fanout=1)        0.236   XLXI_31/ADD_32/XLXI_9/XLXN_15
    SLICE_X67Y74.D       Tilo                  0.043   XLXI_31/ADD_32/XLXN_74
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_14
    SLICE_X67Y69.B6      net (fanout=1)        0.406   XLXI_31/ADD_32/XLXN_74
    SLICE_X67Y69.B       Tilo                  0.043   Co
                                                       XLXI_31/ADD_32/XLXI_14
    SLICE_X67Y69.AX      net (fanout=2)        0.226   Co
    SLICE_X67Y69.CLK     Tdick                 0.006   Co
                                                       XLXI_8/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (0.487ns logic, 3.053ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_8/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 6)
  Clock Path Skew:      -0.100ns (0.544 - 0.644)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_8/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y62.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X68Y77.A6      net (fanout=73)       1.030   SW_OK<4>
    SLICE_X68Y77.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_1/XLXN_23
                                                       XLXI_31/Mxor_Bo_30_xo<0>1
    SLICE_X68Y77.B5      net (fanout=2)        0.168   XLXI_31/Bo<30>
    SLICE_X68Y77.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_1/XLXN_23
                                                       XLXI_31/ADD_32/XLXI_1/XLXI_2/XLXI_1
    SLICE_X66Y76.A5      net (fanout=6)        0.445   XLXI_31/ADD_32/XLXI_1/XLXN_23
    SLICE_X66Y76.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_1/XLXN_19
                                                       XLXI_31/ADD_32/XLXI_1/XLXI_5/XLXI_8
    SLICE_X67Y74.C4      net (fanout=3)        0.425   XLXI_31/ADD_32/XLXN_51
    SLICE_X67Y74.C       Tilo                  0.043   XLXI_31/ADD_32/XLXN_74
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_9
    SLICE_X67Y74.D4      net (fanout=1)        0.236   XLXI_31/ADD_32/XLXI_9/XLXN_15
    SLICE_X67Y74.D       Tilo                  0.043   XLXI_31/ADD_32/XLXN_74
                                                       XLXI_31/ADD_32/XLXI_9/XLXI_14
    SLICE_X67Y69.B6      net (fanout=1)        0.406   XLXI_31/ADD_32/XLXN_74
    SLICE_X67Y69.B       Tilo                  0.043   Co
                                                       XLXI_31/ADD_32/XLXI_14
    SLICE_X67Y69.AX      net (fanout=2)        0.226   Co
    SLICE_X67Y69.CLK     Tdick                 0.006   Co
                                                       XLXI_8/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (0.487ns logic, 2.936ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/XLXI_1/buffer_36 (SLICE_X47Y55.C5), 8174 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/Bi_1 (FF)
  Destination:          XLXI_5/XLXI_1/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.658ns (Levels of Logic = 15)
  Clock Path Skew:      -0.161ns (0.997 - 1.158)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/Bi_1 to XLXI_5/XLXI_1/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y58.BQ      Tcko                  0.223   Bi<2>
                                                       XLXI_3/Bi_1
    SLICE_X81Y58.C5      net (fanout=9)        0.400   Bi<1>
    SLICE_X81Y58.C       Tilo                  0.043   XLXI_31/ADD_32/XLXI_8/XLXN_27
                                                       XLXI_31/Mxor_Bo_1_xo<0>1
    SLICE_X81Y58.D4      net (fanout=2)        0.244   XLXI_31/Bo<1>
    SLICE_X81Y58.D       Tilo                  0.043   XLXI_31/ADD_32/XLXI_8/XLXN_27
                                                       XLXI_31/ADD_32/XLXI_8/XLXI_3/XLXI_1
    SLICE_X78Y59.C1      net (fanout=6)        0.475   XLXI_31/ADD_32/XLXI_8/XLXN_27
    SLICE_X78Y59.C       Tilo                  0.043   Bi<7>
                                                       XLXI_31/ADD_32/XLXI_8/XLXI_5/XLXI_8
    SLICE_X82Y64.A3      net (fanout=4)        0.508   XLXI_31/ADD_32/XLXN_59
    SLICE_X82Y64.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_6/XLXN_29
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_7
    SLICE_X82Y64.B1      net (fanout=1)        0.530   XLXI_31/ADD_32/XLXI_12/XLXN_20
    SLICE_X82Y64.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_6/XLXN_29
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_13
    SLICE_X81Y67.C1      net (fanout=4)        0.555   XLXI_31/ADD_32/XLXN_87
    SLICE_X81Y67.C       Tilo                  0.043   XLXI_31/MUX1/XLXI_2/XLXI_54/XLXN_121
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_3/XLXI_2
    SLICE_X81Y67.D4      net (fanout=2)        0.242   XLXI_31/Sum<13>
    SLICE_X81Y67.D       Tilo                  0.043   XLXI_31/MUX1/XLXI_2/XLXI_54/XLXN_121
                                                       XLXI_31/MUX1/XLXI_2/XLXI_54/XLXI_17
    SLICE_X72Y63.B1      net (fanout=1)        0.728   XLXI_31/MUX1/XLXI_2/XLXI_54/XLXN_121
    SLICE_X72Y63.B       Tilo                  0.043   XLXI_31/MUX1/XLXI_2/o2<2>
                                                       XLXI_31/MUX1/XLXI_2/XLXI_54/XLXI_60
    SLICE_X72Y63.A4      net (fanout=1)        0.244   XLXI_31/MUX1/XLXI_2/o2<1>
    SLICE_X72Y63.A       Tilo                  0.043   XLXI_31/MUX1/XLXI_2/o2<2>
                                                       XLXI_31/MUX1/XLXI_2/XLXI_43
    SLICE_X63Y58.B2      net (fanout=2)        0.688   XLXN_209<13>
    SLICE_X63Y58.B       Tilo                  0.043   XLXI_7/disp_data<15>
                                                       XLXI_7/MUX1_DispData/XLXI_2/XLXI_54/XLXI_60
    SLICE_X54Y56.D1      net (fanout=1)        0.719   XLXI_7/MUX1_DispData/XLXI_2/o2<1>
    SLICE_X54Y56.D       Tilo                  0.043   Disp_num<13>
                                                       XLXI_7/MUX1_DispData/XLXI_2/XLXI_43
    SLICE_X52Y55.A1      net (fanout=11)       0.480   Disp_num<13>
    SLICE_X52Y55.A       Tilo                  0.043   XLXI_5/XLXI_2/HTS4/MSEG/DD
                                                       XLXI_5/XLXI_2/HTS4/MSEG/AD19
    SLICE_X52Y55.D1      net (fanout=2)        0.366   XLXI_5/XLXI_2/HTS4/MSEG/A19
    SLICE_X52Y55.D       Tilo                  0.043   XLXI_5/XLXI_2/HTS4/MSEG/DD
                                                       XLXI_5/XLXI_2/HTS4/MSEG/d_1
    SLICE_X47Y55.D3      net (fanout=1)        0.495   XLXI_5/XLXI_2/HTS4/MSEG/DD
    SLICE_X47Y55.D       Tilo                  0.043   XLXI_5/XLXI_1/buffer<36>
                                                       XLXI_5/XLXI_2/HTS4/MSEG/XLXI_71
    SLICE_X47Y55.C5      net (fanout=1)        0.150   XLXI_5/XLXN_5<36>
    SLICE_X47Y55.CLK     Tas                   0.009   XLXI_5/XLXI_1/buffer<36>
                                                       XLXI_5/XLXI_1/buffer_36_rstpot
                                                       XLXI_5/XLXI_1/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      7.658ns (0.834ns logic, 6.824ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_5/XLXI_1/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.643ns (Levels of Logic = 15)
  Clock Path Skew:      -0.159ns (0.997 - 1.156)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_5/XLXI_1/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y62.CQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X81Y58.C6      net (fanout=73)       0.385   SW_OK<4>
    SLICE_X81Y58.C       Tilo                  0.043   XLXI_31/ADD_32/XLXI_8/XLXN_27
                                                       XLXI_31/Mxor_Bo_1_xo<0>1
    SLICE_X81Y58.D4      net (fanout=2)        0.244   XLXI_31/Bo<1>
    SLICE_X81Y58.D       Tilo                  0.043   XLXI_31/ADD_32/XLXI_8/XLXN_27
                                                       XLXI_31/ADD_32/XLXI_8/XLXI_3/XLXI_1
    SLICE_X78Y59.C1      net (fanout=6)        0.475   XLXI_31/ADD_32/XLXI_8/XLXN_27
    SLICE_X78Y59.C       Tilo                  0.043   Bi<7>
                                                       XLXI_31/ADD_32/XLXI_8/XLXI_5/XLXI_8
    SLICE_X82Y64.A3      net (fanout=4)        0.508   XLXI_31/ADD_32/XLXN_59
    SLICE_X82Y64.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_6/XLXN_29
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_7
    SLICE_X82Y64.B1      net (fanout=1)        0.530   XLXI_31/ADD_32/XLXI_12/XLXN_20
    SLICE_X82Y64.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_6/XLXN_29
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_13
    SLICE_X81Y67.C1      net (fanout=4)        0.555   XLXI_31/ADD_32/XLXN_87
    SLICE_X81Y67.C       Tilo                  0.043   XLXI_31/MUX1/XLXI_2/XLXI_54/XLXN_121
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_3/XLXI_2
    SLICE_X81Y67.D4      net (fanout=2)        0.242   XLXI_31/Sum<13>
    SLICE_X81Y67.D       Tilo                  0.043   XLXI_31/MUX1/XLXI_2/XLXI_54/XLXN_121
                                                       XLXI_31/MUX1/XLXI_2/XLXI_54/XLXI_17
    SLICE_X72Y63.B1      net (fanout=1)        0.728   XLXI_31/MUX1/XLXI_2/XLXI_54/XLXN_121
    SLICE_X72Y63.B       Tilo                  0.043   XLXI_31/MUX1/XLXI_2/o2<2>
                                                       XLXI_31/MUX1/XLXI_2/XLXI_54/XLXI_60
    SLICE_X72Y63.A4      net (fanout=1)        0.244   XLXI_31/MUX1/XLXI_2/o2<1>
    SLICE_X72Y63.A       Tilo                  0.043   XLXI_31/MUX1/XLXI_2/o2<2>
                                                       XLXI_31/MUX1/XLXI_2/XLXI_43
    SLICE_X63Y58.B2      net (fanout=2)        0.688   XLXN_209<13>
    SLICE_X63Y58.B       Tilo                  0.043   XLXI_7/disp_data<15>
                                                       XLXI_7/MUX1_DispData/XLXI_2/XLXI_54/XLXI_60
    SLICE_X54Y56.D1      net (fanout=1)        0.719   XLXI_7/MUX1_DispData/XLXI_2/o2<1>
    SLICE_X54Y56.D       Tilo                  0.043   Disp_num<13>
                                                       XLXI_7/MUX1_DispData/XLXI_2/XLXI_43
    SLICE_X52Y55.A1      net (fanout=11)       0.480   Disp_num<13>
    SLICE_X52Y55.A       Tilo                  0.043   XLXI_5/XLXI_2/HTS4/MSEG/DD
                                                       XLXI_5/XLXI_2/HTS4/MSEG/AD19
    SLICE_X52Y55.D1      net (fanout=2)        0.366   XLXI_5/XLXI_2/HTS4/MSEG/A19
    SLICE_X52Y55.D       Tilo                  0.043   XLXI_5/XLXI_2/HTS4/MSEG/DD
                                                       XLXI_5/XLXI_2/HTS4/MSEG/d_1
    SLICE_X47Y55.D3      net (fanout=1)        0.495   XLXI_5/XLXI_2/HTS4/MSEG/DD
    SLICE_X47Y55.D       Tilo                  0.043   XLXI_5/XLXI_1/buffer<36>
                                                       XLXI_5/XLXI_2/HTS4/MSEG/XLXI_71
    SLICE_X47Y55.C5      net (fanout=1)        0.150   XLXI_5/XLXN_5<36>
    SLICE_X47Y55.CLK     Tas                   0.009   XLXI_5/XLXI_1/buffer<36>
                                                       XLXI_5/XLXI_1/buffer_36_rstpot
                                                       XLXI_5/XLXI_1/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (0.834ns logic, 6.809ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/Bi_2 (FF)
  Destination:          XLXI_5/XLXI_1/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.613ns (Levels of Logic = 15)
  Clock Path Skew:      -0.161ns (0.997 - 1.158)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/Bi_2 to XLXI_5/XLXI_1/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y58.CQ      Tcko                  0.223   Bi<2>
                                                       XLXI_3/Bi_2
    SLICE_X78Y60.A5      net (fanout=9)        0.370   Bi<2>
    SLICE_X78Y60.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_8/XLXN_20
                                                       XLXI_31/Mxor_Bo_2_xo<0>1
    SLICE_X78Y60.B5      net (fanout=2)        0.167   XLXI_31/Bo<2>
    SLICE_X78Y60.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_8/XLXN_20
                                                       XLXI_31/ADD_32/XLXI_8/XLXI_2/XLXI_1
    SLICE_X78Y59.C2      net (fanout=6)        0.537   XLXI_31/ADD_32/XLXI_8/XLXN_23
    SLICE_X78Y59.C       Tilo                  0.043   Bi<7>
                                                       XLXI_31/ADD_32/XLXI_8/XLXI_5/XLXI_8
    SLICE_X82Y64.A3      net (fanout=4)        0.508   XLXI_31/ADD_32/XLXN_59
    SLICE_X82Y64.A       Tilo                  0.043   XLXI_31/ADD_32/XLXI_6/XLXN_29
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_7
    SLICE_X82Y64.B1      net (fanout=1)        0.530   XLXI_31/ADD_32/XLXI_12/XLXN_20
    SLICE_X82Y64.B       Tilo                  0.043   XLXI_31/ADD_32/XLXI_6/XLXN_29
                                                       XLXI_31/ADD_32/XLXI_12/XLXI_13
    SLICE_X81Y67.C1      net (fanout=4)        0.555   XLXI_31/ADD_32/XLXN_87
    SLICE_X81Y67.C       Tilo                  0.043   XLXI_31/MUX1/XLXI_2/XLXI_54/XLXN_121
                                                       XLXI_31/ADD_32/XLXI_5/XLXI_3/XLXI_2
    SLICE_X81Y67.D4      net (fanout=2)        0.242   XLXI_31/Sum<13>
    SLICE_X81Y67.D       Tilo                  0.043   XLXI_31/MUX1/XLXI_2/XLXI_54/XLXN_121
                                                       XLXI_31/MUX1/XLXI_2/XLXI_54/XLXI_17
    SLICE_X72Y63.B1      net (fanout=1)        0.728   XLXI_31/MUX1/XLXI_2/XLXI_54/XLXN_121
    SLICE_X72Y63.B       Tilo                  0.043   XLXI_31/MUX1/XLXI_2/o2<2>
                                                       XLXI_31/MUX1/XLXI_2/XLXI_54/XLXI_60
    SLICE_X72Y63.A4      net (fanout=1)        0.244   XLXI_31/MUX1/XLXI_2/o2<1>
    SLICE_X72Y63.A       Tilo                  0.043   XLXI_31/MUX1/XLXI_2/o2<2>
                                                       XLXI_31/MUX1/XLXI_2/XLXI_43
    SLICE_X63Y58.B2      net (fanout=2)        0.688   XLXN_209<13>
    SLICE_X63Y58.B       Tilo                  0.043   XLXI_7/disp_data<15>
                                                       XLXI_7/MUX1_DispData/XLXI_2/XLXI_54/XLXI_60
    SLICE_X54Y56.D1      net (fanout=1)        0.719   XLXI_7/MUX1_DispData/XLXI_2/o2<1>
    SLICE_X54Y56.D       Tilo                  0.043   Disp_num<13>
                                                       XLXI_7/MUX1_DispData/XLXI_2/XLXI_43
    SLICE_X52Y55.A1      net (fanout=11)       0.480   Disp_num<13>
    SLICE_X52Y55.A       Tilo                  0.043   XLXI_5/XLXI_2/HTS4/MSEG/DD
                                                       XLXI_5/XLXI_2/HTS4/MSEG/AD19
    SLICE_X52Y55.D1      net (fanout=2)        0.366   XLXI_5/XLXI_2/HTS4/MSEG/A19
    SLICE_X52Y55.D       Tilo                  0.043   XLXI_5/XLXI_2/HTS4/MSEG/DD
                                                       XLXI_5/XLXI_2/HTS4/MSEG/d_1
    SLICE_X47Y55.D3      net (fanout=1)        0.495   XLXI_5/XLXI_2/HTS4/MSEG/DD
    SLICE_X47Y55.D       Tilo                  0.043   XLXI_5/XLXI_1/buffer<36>
                                                       XLXI_5/XLXI_2/HTS4/MSEG/XLXI_71
    SLICE_X47Y55.C5      net (fanout=1)        0.150   XLXI_5/XLXN_5<36>
    SLICE_X47Y55.CLK     Tas                   0.009   XLXI_5/XLXI_1/buffer<36>
                                                       XLXI_5/XLXI_1/buffer_36_rstpot
                                                       XLXI_5/XLXI_1/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      7.613ns (0.834ns logic, 6.779ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_5/XLXI_1/buffer_40 (SLICE_X48Y55.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/XLXI_1/buffer_41 (FF)
  Destination:          XLXI_5/XLXI_1/buffer_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 1)
  Clock Path Skew:      0.193ns (0.676 - 0.483)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_5/XLXI_1/buffer_41 to XLXI_5/XLXI_1/buffer_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y51.AQ      Tcko                  0.100   XLXI_5/XLXI_1/buffer<42>
                                                       XLXI_5/XLXI_1/buffer_41
    SLICE_X48Y55.C5      net (fanout=2)        0.273   XLXI_5/XLXI_1/buffer<41>
    SLICE_X48Y55.CLK     Tah         (-Th)     0.033   XLXI_5/XLXI_1/buffer<40>
                                                       XLXI_5/XLXI_1/buffer_40_rstpot
                                                       XLXI_5/XLXI_1/buffer_40
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.067ns logic, 0.273ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/LED_P2S/state_FSM_FFd1 (SLICE_X10Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/LED_P2S/shift_count_0 (FF)
  Destination:          XLXI_8/LED_P2S/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.067 - 0.054)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_8/LED_P2S/shift_count_0 to XLXI_8/LED_P2S/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y72.CQ      Tcko                  0.100   XLXI_8/LED_P2S/shift_count<0>
                                                       XLXI_8/LED_P2S/shift_count_0
    SLICE_X10Y71.A6      net (fanout=7)        0.136   XLXI_8/LED_P2S/shift_count<0>
    SLICE_X10Y71.CLK     Tah         (-Th)     0.059   XLXI_8/LED_P2S/state_FSM_FFd2
                                                       XLXI_8/LED_P2S/state_FSM_FFd1-In1
                                                       XLXI_8/LED_P2S/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.177ns (0.041ns logic, 0.136ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/XLXI_1/buffer_51 (SLICE_X55Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/XLXI_1/buffer_51 (FF)
  Destination:          XLXI_5/XLXI_1/buffer_51 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_5/XLXI_1/buffer_51 to XLXI_5/XLXI_1/buffer_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y40.AQ      Tcko                  0.100   XLXI_5/XLXI_1/buffer<52>
                                                       XLXI_5/XLXI_1/buffer_51
    SLICE_X55Y40.A6      net (fanout=2)        0.099   XLXI_5/XLXI_1/buffer<51>
    SLICE_X55Y40.CLK     Tah         (-Th)     0.032   XLXI_5/XLXI_1/buffer<52>
                                                       XLXI_5/XLXI_1/buffer_51_rstpot
                                                       XLXI_5/XLXI_1/buffer_51
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.068ns logic, 0.099ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_4/clkdiv<3>/SR
  Logical resource: XLXI_4/clkdiv_0/SR
  Location pin: SLICE_X32Y59.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_4/clkdiv<3>/SR
  Logical resource: XLXI_4/clkdiv_1/SR
  Location pin: SLICE_X32Y59.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    7.854|    1.643|    4.004|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 387423 paths, 0 nets, and 4446 connections

Design statistics:
   Minimum period:   8.008ns{1}   (Maximum frequency: 124.875MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 30 15:56:24 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 479 MB



