
*** Running vivado
    with args -log temac_gbe_v9_0_rgmii.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source temac_gbe_v9_0_rgmii.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source temac_gbe_v9_0_rgmii.tcl -notrace
Command: synth_design -top temac_gbe_v9_0_rgmii -part xc7a35tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3487 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.707 ; gain = 89.000 ; free physical = 13879 ; free virtual = 36339
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'temac_gbe_v9_0_rgmii' [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii.v:66]
INFO: [Synth 8-638] synthesizing module 'temac_gbe_v9_0_rgmii_block' [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_block.v:93]
INFO: [Synth 8-638] synthesizing module 'temac_gbe_v9_0_rgmii_block_sync_block' [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/common/temac_gbe_v9_0_rgmii_block_sync_block.v:63]
	Parameter INITIALISE bound to: 1'b0 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FDRE' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (1#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'temac_gbe_v9_0_rgmii_block_sync_block' (2#1) [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/common/temac_gbe_v9_0_rgmii_block_sync_block.v:63]
INFO: [Synth 8-638] synthesizing module 'temac_gbe_v9_0_rgmii_rgmii_v2_0_if' [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/physical/temac_gbe_v9_0_rgmii_rgmii_v2_0_if.v:70]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (3#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (4#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (5#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (6#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
INFO: [Synth 8-638] synthesizing module 'IDDR' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (7#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (8#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'BUFR' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (9#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-256] done synthesizing module 'temac_gbe_v9_0_rgmii_rgmii_v2_0_if' (10#1) [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/physical/temac_gbe_v9_0_rgmii_rgmii_v2_0_if.v:70]
INFO: [Synth 8-638] synthesizing module 'LUT4' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4' (19#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (19#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (19#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (19#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (19#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D' (32#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-638] synthesizing module 'LUT3' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3' (33#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (33#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (33#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (33#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (34#1) [/software/CAD/Xilinx/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'temac_gbe_v9_0_rgmii_block' (38#1) [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_block.v:93]
INFO: [Synth 8-256] done synthesizing module 'temac_gbe_v9_0_rgmii' (39#1) [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii.v:66]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port rx_filter_enable[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port rx_avb_enable[2]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port rx_avb_enable[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port rx_avb_enable[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[16]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[15]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[14]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[13]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[12]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[11]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[10]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[9]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[8]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[7]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[6]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[31]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[30]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[29]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[28]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[27]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[26]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[25]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[24]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[23]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[22]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[21]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[20]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[19]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[18]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[17]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[16]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[15]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[14]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[13]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[12]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[11]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[10]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[9]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[8]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[7]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[6]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[5]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[4]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[3]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[2]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter_wrap has unconnected port bus2ip_addr[11]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter_wrap has unconnected port bus2ip_addr[10]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter_wrap has unconnected port bus2ip_addr[9]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter_wrap has unconnected port bus2ip_addr[8]
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port ENABLE_HALF_DUPLEX
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port DEST_ADD_FIELD
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port SOURCE_ADD_FIELD
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port LENGTH_FIELD
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port IFG
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port SPEED_IS_10_100
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[5]
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[4]
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[3]
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[2]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port RESET_GMII_MII
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port INBAND_TS_ENABLE
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SPEED[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SPEED[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port CORE_HAS_SGMII
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port RTC_CLK
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[47]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[46]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[45]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[44]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[43]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[42]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[41]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[40]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[39]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[38]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[37]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[36]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[35]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[34]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[33]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[32]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[31]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[30]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[29]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[28]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[27]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[26]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[25]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[24]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[23]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[22]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[21]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[20]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[19]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[18]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[17]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1489.238 ; gain = 162.531 ; free physical = 13871 ; free virtual = 36332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1489.238 ; gain = 162.531 ; free physical = 13878 ; free virtual = 36339
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_ooc.xdc] for cell 'inst'
Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_board.xdc] for cell 'inst'
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_board.xdc] for cell 'inst'
Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii.xdc] for cell 'inst'
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/temac_gbe_v9_0_rgmii_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/temac_gbe_v9_0_rgmii_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/temac_gbe_v9_0_rgmii_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/temac_gbe_v9_0_rgmii_synth_1/dont_touch.xdc]
Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc] for cell 'inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst' of design 'preSynthElab_1' [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:29]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst' of design 'preSynthElab_1' [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:30]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:43]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:44]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:47]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst' of design 'preSynthElab_1' [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:53]
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst' of design 'preSynthElab_1' [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:54]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:58]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc:59]
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/temac_gbe_v9_0_rgmii_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/temac_gbe_v9_0_rgmii_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1847.457 ; gain = 0.996 ; free physical = 13419 ; free virtual = 35892
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13588 ; free virtual = 36062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13588 ; free virtual = 36062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property IDELAY_VALUE could not find object (constraint file  /users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii.xdc, line 43).
WARNING: set_property IODELAY_GROUP could not find object (constraint file  /users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii.xdc, line 46).
Applied set_property DONT_TOUCH = true for inst. (constraint file  /users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/temac_gbe_v9_0_rgmii_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13588 ; free virtual = 36061
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ip2bus_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pause_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_opcode_early" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "check_opcode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_req_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bad_fc_opcode_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data_avail_control" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'tri_mode_ethernet_mac_v9_0_10_pfc_tx_cntl'
INFO: [Synth 8-5544] ROM "pause_req" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_legacy_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FRAME_START" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FRAME_COUNT" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_REG[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_REG[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATUS_VECTOR" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "EQUAL" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MAX_LENGTH_ERR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SFD_FLAG_EARLY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "broadcast_byte_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "broadcastaddressmatch_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ram_rd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                     REQ |                             0010 |                              001
                    WAIT |                             0100 |                              010
                   COUNT |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_v9_0_10_pfc_tx_cntl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13578 ; free virtual = 36051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rx/bad_fc_opcode_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx/pause_req_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_CHECKER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SFD_FLAG_EARLY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_filter_inst/broadcast_byte_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\addr_filter_top/address_filter_inst/sync_update/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\flow/sync_tx_duplex/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\flow/sync_tx_pfc_en/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\flow/sync_rx_pfc_en/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\flow/sync_rx_duplex/data_sync_reg0 )
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][7]' (FD) to 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/flow/pfc_tx/priority_fsm[0].pri_state_reg[0][0]' (FD) to 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/flow/pfc_tx/priority_fsm[0].pri_state_reg[0][1]' (FD) to 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/flow/pfc_tx/priority_fsm[0].pri_state_reg[0][2]' (FD) to 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][6]' (FD) to 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][5]' (FD) to 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][4]' (FD) to 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][3]' (FD) to 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][2]' (FD) to 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][1]' (FD) to 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/flow/tx/pfc_quanta_pipe_reg[1][0]' (FD) to 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/hd_tieoff.extension_reg_reg'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/txgen/INT_HALF_DUPLEX_reg' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/txgen/INT_SPEED_IS_10_100_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\txgen/INT_SPEED_IS_10_100_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\gmii_mii_tx_gen/hd_tieoff.extension_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\flow/pfc_tx/priority_fsm[0].pfc_valid_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\rxgen/SPEED_IS_10_100_HELD_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\gmii_mii_rx_gen/alignment_err_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\addr_filter_top/address_filter_inst/rx_ptp_match_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\addr_filter_top/address_filter_inst/rx_filter_match_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[20]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[21]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[22]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[23]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[24]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[25]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[26]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[27]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[28]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VECTOR_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\txgen/TX_SM1/STATUS_VECTOR_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/tx_er_reg2_reg' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/gmii_tx_er_to_phy_reg'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/tx_en_reg2_reg' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/gmii_tx_en_to_phy_reg'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/txd_reg2_reg[4]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/txd_reg2_reg[0]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/txd_reg2_reg[5]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/txd_reg2_reg[1]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/txd_reg2_reg[6]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/txd_reg2_reg[2]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/txd_reg2_reg[7]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/txd_reg2_reg[3]' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/REG_STATUS_VALID_reg' (FDRE) to 'inst/temac_gbe_v9_0_rgmii_core/txgen/TX_SM1/STATUS_VALID_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\rxgen/ALIGNMENT_ERR_REG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/temac_gbe_v9_0_rgmii_core/\rxgen/STATISTICS_VECTOR_reg[24] )
WARNING: [Synth 8-3332] Sequential element (no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (no_avb_tx_axi_intf.tx_axi_shim/tx_continuation_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_dv_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_er_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/sfd_enable_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/muxsel_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/nibble_toggle_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_dv_reg3_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/sfd_comb_reg1_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/sfd_comb_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_er_reg3_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_er_reg4_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/no_error_reg1_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/no_error_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/alignment_err_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/int_sample_now_toggle_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_rdce_int_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_wrce_int_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[31]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[30]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[29]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[28]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[27]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[26]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[25]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[24]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[23]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[22]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[21]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[20]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[19]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[18]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[17]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[16]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[15]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[14]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[13]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[12]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[11]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[10]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[9]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[8]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[7]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[6]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[5]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[4]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_rdack_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_rdack_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_wrack_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_wrack_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_error_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_error_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[31]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[30]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[29]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[28]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[27]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[26]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[25]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[24]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[23]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[22]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[21]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[20]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[19]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[18]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[17]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[16]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[15]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[14]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[13]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[12]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[11]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[10]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[9]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[8]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[7]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[6]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[5]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[4]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13551 ; free virtual = 36024
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13321 ; free virtual = 35802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13269 ; free virtual = 35750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13348 ; free virtual = 35828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [1]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [0]. Fanout reduced from 22 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 6 on net \no_avb_tx_axi_intf.tx_axi_shim/two_byte_tx . Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [1]. Fanout reduced from 27 to 4 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [3]. Fanout reduced from 21 to 4 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [2]. Fanout reduced from 26 to 4 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [0]. Fanout reduced from 28 to 4 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int . Fanout reduced from 15 to 3 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 5 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/next_tx_state [1]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/next_tx_state [2]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [2]. Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/next_tx_state [3]. Fanout reduced from 8 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep__0_n_0 . Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[1]_rep_n_0 . Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [1]. Fanout reduced from 5 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep_n_0 . Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep_n_0 . Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep_n_0 . Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 5 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net n_0_413. Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/next_tx_state [1]. Fanout reduced from 5 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep_n_0 . Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep_n_0 . Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep_n_0 . Fanout reduced from 5 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 5 by creating 0 replicas.
WARNING: [Synth 8-5374] Design tri_mode_ethernet_mac_v9_0_10 has 2 max_fanout requirements that cannot be met.
INFO: [Synth 8-4651] Net n_0_736 with fanout 5 has max_fanout violation.
INFO: [Synth 8-4651] Net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready  with fanout 5 has max_fanout violation.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin txgen/CRC_CE_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin rxgen/CRC_CE_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13347 ; free virtual = 35828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13347 ; free virtual = 35828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13347 ; free virtual = 35828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13345 ; free virtual = 35825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13331 ; free virtual = 35812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13331 ; free virtual = 35812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFIO    |     1|
|2     |BUFR     |     1|
|3     |CARRY4   |    16|
|4     |IDDR     |     5|
|5     |IDELAYE2 |     5|
|6     |LUT1     |    33|
|7     |LUT2     |   111|
|8     |LUT3     |   114|
|9     |LUT4     |   128|
|10    |LUT5     |   119|
|11    |LUT6     |   248|
|12    |MUXF7    |     9|
|13    |ODDR     |     6|
|14    |RAM64X1D |     8|
|15    |SRL16E   |    15|
|16    |FDCE     |    20|
|17    |FDPE     |    15|
|18    |FDRE     |   896|
|19    |FDSE     |    42|
|20    |IBUF     |     6|
|21    |OBUF     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13332 ; free virtual = 35812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1126 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 1847.457 ; gain = 162.531 ; free physical = 13393 ; free virtual = 35874
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13401 ; free virtual = 35882
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
196 Infos, 206 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 1847.457 ; gain = 520.750 ; free physical = 13403 ; free virtual = 35883
INFO: [Common 17-1381] The checkpoint '/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.runs/temac_gbe_v9_0_rgmii_synth_1/temac_gbe_v9_0_rgmii.dcp' has been generated.
