# Test 01
# 2019-06-07 10:55:30Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "Tx_1(0)" iocell 3 7
set_io "RTD_Current(0)" iocell 3 1
set_io "R_ref_current(0)" iocell 3 4
set_io "RTD_positive(0)" iocell 0 0
set_io "RTD_negative(0)" iocell 0 1
set_io "R_ref_positive(0)" iocell 0 4
set_io "R_ref_negative(0)" iocell 0 5
set_location "Net_117" 2 0 1 3
set_location "\UART_1:BUART:counter_load_not\" 3 0 0 1
set_location "\UART_1:BUART:tx_status_0\" 2 0 1 2
set_location "\UART_1:BUART:tx_status_2\" 2 0 0 1
set_location "\IDAC8_1:viDAC8\" vidaccell -1 -1 3
set_location "\ADC_DelSig_1:DSM\" dsmodcell -1 -1 0
set_location "\ADC_DelSig_1:IRQ\" interrupt -1 -1 29
set_location "\ADC_DelSig_1:DEC\" decimatorcell -1 -1 0
set_location "__ONE__" 1 0 0 2
set_location "\UART_1:BUART:sTX:TxShifter:u0\" 2 0 2
set_location "\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\" 3 0 2
set_location "\UART_1:BUART:sTX:TxSts\" 2 0 4
set_location "\UART_1:BUART:txn\" 2 0 0 0
set_location "\UART_1:BUART:tx_state_1\" 3 0 0 2
set_location "\UART_1:BUART:tx_state_0\" 3 0 0 0
set_location "\UART_1:BUART:tx_state_2\" 2 0 1 0
set_location "\UART_1:BUART:tx_bitclk\" 2 0 1 1
