Settings per Dekrispator_v2

mb997c*> regs RCC *
CR                  : 40023800[31:0] = 0x0f037783   clock control register
  PLLI2SRDY[27]     : 1                             PLLI2S clock ready flag
  PLLI2SON[26]      : 1                             PLLI2S enable
  PLLRDY[25]        : 1                             Main PLL (PLL) clock ready flag
  PLLON[24]         : 1                             Main PLL (PLL) enable
  CSSON[19]         : 0                             Clock security system enable
  HSEBYP[18]        : 0                             HSE clock bypass
  HSERDY[17]        : 1                             HSE clock ready flag
  HSEON[16]         : 1                             HSE clock enable
  HSICAL[15:8]      : 0x77                          Internal high-speed clock calibration
  HSITRIM[7:3]      : 0x10                          Internal high-speed clock trimming
  HSIRDY[1]         : 1                             Internal high-speed clock ready flag
  HSION[0]          : 1                             Internal high-speed clock enable
PLLCFGR             : 40023804[31:0] = 0x27405408   PLL configuration register
  PLLQ3[27]         : 0                             Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks
  PLLQ2[26]         : 1                             Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks
  PLLQ1[25]         : 1                             Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks
  PLLQ0[24]         : 1                             Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks
  PLLSRC[22]        : 1                             Main PLL(PLL) and audio PLL (PLLI2S) entry clock source
  PLLP1[17]         : 0                             Main PLL (PLL) division factor for main system clock
  PLLP0[16]         : 0                             Main PLL (PLL) division factor for main system clock
  PLLN8[14]         : 1                             Main PLL (PLL) multiplication factor for VCO
  PLLN7[13]         : 0                             Main PLL (PLL) multiplication factor for VCO
  PLLN6[12]         : 1                             Main PLL (PLL) multiplication factor for VCO
  PLLN5[11]         : 0                             Main PLL (PLL) multiplication factor for VCO
  PLLN4[10]         : 1                             Main PLL (PLL) multiplication factor for VCO
  PLLN3[9]          : 0                             Main PLL (PLL) multiplication factor for VCO
  PLLN2[8]          : 0                             Main PLL (PLL) multiplication factor for VCO
  PLLN1[7]          : 0                             Main PLL (PLL) multiplication factor for VCO
  PLLN0[6]          : 0                             Main PLL (PLL) multiplication factor for VCO
  PLLM5[5]          : 0                             Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock
  PLLM4[4]          : 0                             Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock
  PLLM3[3]          : 1                             Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock
  PLLM2[2]          : 0                             Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock
  PLLM1[1]          : 0                             Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock
  PLLM0[0]          : 0                             Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock
CFGR                : 40023808[31:0] = 0x0000940a   clock configuration register
  MCO2[31:30]       : 0                             Microcontroller clock output 2
  MCO2PRE[29:27]    : 0                             MCO2 prescaler
  MCO1PRE[26:24]    : 0                             MCO1 prescaler
  I2SSRC[23]        : 0                             I2S clock selection
  MCO1[22:21]       : 0                             Microcontroller clock output 1
  RTCPRE[20:16]     : 0                             HSE division factor for RTC clock
  PPRE2[15:13]      : 4                             APB high-speed prescaler (APB2)
  PPRE1[12:10]      : 5                             APB Low speed prescaler (APB1)
  HPRE[7:4]         : 0                             AHB prescaler
  SWS1[3]           : 1                             System clock switch status
  SWS0[2]           : 0                             System clock switch status
  SW1[1]            : 1                             System clock switch
  SW0[0]            : 0                             System clock switch
CIR                 : 4002380c[31:0] = 0            clock interrupt register
  CSSC[23]          : 0                             Clock security system interrupt clear
  PLLI2SRDYC[21]    : 0                             PLLI2S ready interrupt clear
  PLLRDYC[20]       : 0                             Main PLL(PLL) ready interrupt clear
  HSERDYC[19]       : 0                             HSE ready interrupt clear
  HSIRDYC[18]       : 0                             HSI ready interrupt clear
  LSERDYC[17]       : 0                             LSE ready interrupt clear
  LSIRDYC[16]       : 0                             LSI ready interrupt clear
  PLLI2SRDYIE[13]   : 0                             PLLI2S ready interrupt enable
  PLLRDYIE[12]      : 0                             Main PLL (PLL) ready interrupt enable
  HSERDYIE[11]      : 0                             HSE ready interrupt enable
  HSIRDYIE[10]      : 0                             HSI ready interrupt enable
  LSERDYIE[9]       : 0                             LSE ready interrupt enable
  LSIRDYIE[8]       : 0                             LSI ready interrupt enable
  CSSF[7]           : 0                             Clock security system interrupt flag
  PLLI2SRDYF[5]     : 0                             PLLI2S ready interrupt flag
  PLLRDYF[4]        : 0                             Main PLL (PLL) ready interrupt flag
  HSERDYF[3]        : 0                             HSE ready interrupt flag
  HSIRDYF[2]        : 0                             HSI ready interrupt flag
  LSERDYF[1]        : 0                             LSE ready interrupt flag
  LSIRDYF[0]        : 0                             LSI ready interrupt flag
AHB1RSTR            : 40023810[31:0] = 0            AHB1 peripheral reset register
  OTGHSRST[29]      : 0                             USB OTG HS module reset
  ETHMACRST[25]     : 0                             Ethernet MAC reset
  DMA2RST[22]       : 0                             DMA2 reset
  DMA1RST[21]       : 0                             DMA2 reset
  CRCRST[12]        : 0                             CRC reset
  GPIOIRST[8]       : 0                             IO port I reset
  GPIOHRST[7]       : 0                             IO port H reset
  GPIOGRST[6]       : 0                             IO port G reset
  GPIOFRST[5]       : 0                             IO port F reset
  GPIOERST[4]       : 0                             IO port E reset
  GPIODRST[3]       : 0                             IO port D reset
  GPIOCRST[2]       : 0                             IO port C reset
  GPIOBRST[1]       : 0                             IO port B reset
  GPIOARST[0]       : 0                             IO port A reset
AHB2RSTR            : 40023814[31:0] = 0            AHB2 peripheral reset register
  OTGFSRST[7]       : 0                             USB OTG FS module reset
  RNGRST[6]         : 0                             Random number generator module reset
  DCMIRST[0]        : 0                             Camera interface reset
AHB3RSTR            : 40023818[31:0] = 0            AHB3 peripheral reset register
  FSMCRST[0]        : 0                             Flexible static memory controller module reset
APB1RSTR            : 40023820[31:0] = 0            APB1 peripheral reset register
  DACRST[29]        : 0                             DAC reset
  PWRRST[28]        : 0                             Power interface reset
  CAN2RST[26]       : 0                             CAN2 reset
  CAN1RST[25]       : 0                             CAN1 reset
  I2C3RST[23]       : 0                             I2C3 reset
  I2C2RST[22]       : 0                             I2C 2 reset
  I2C1RST[21]       : 0                             I2C 1 reset
  UART5RST[20]      : 0                             USART 5 reset
  UART4RST[19]      : 0                             USART 4 reset
  UART3RST[18]      : 0                             USART 3 reset
  UART2RST[17]      : 0                             USART 2 reset
  SPI3RST[15]       : 0                             SPI 3 reset
  SPI2RST[14]       : 0                             SPI 2 reset
  WWDGRST[11]       : 0                             Window watchdog reset
  TIM14RST[8]       : 0                             TIM14 reset
  TIM13RST[7]       : 0                             TIM13 reset
  TIM12RST[6]       : 0                             TIM12 reset
  TIM7RST[5]        : 0                             TIM7 reset
  TIM6RST[4]        : 0                             TIM6 reset
  TIM5RST[3]        : 0                             TIM5 reset
  TIM4RST[2]        : 0                             TIM4 reset
  TIM3RST[1]        : 0                             TIM3 reset
  TIM2RST[0]        : 0                             TIM2 reset
APB2RSTR            : 40023824[31:0] = 0            APB2 peripheral reset register
  TIM11RST[18]      : 0                             TIM11 reset
  TIM10RST[17]      : 0                             TIM10 reset
  TIM9RST[16]       : 0                             TIM9 reset
  SYSCFGRST[14]     : 0                             System configuration controller reset
  SPI1RST[12]       : 0                             SPI 1 reset
  SDIORST[11]       : 0                             SDIO reset
  ADCRST[8]         : 0                             ADC interface reset (common to all ADCs)
  USART6RST[5]      : 0                             USART6 reset
  USART1RST[4]      : 0                             USART1 reset
  TIM8RST[1]        : 0                             TIM8 reset
  TIM1RST[0]        : 0                             TIM1 reset
AHB1ENR             : 40023830[31:0] = 0x0030000f   AHB1 peripheral clock register
  OTGHSULPIEN[30]   : 0                             USB OTG HSULPI clock enable
  OTGHSEN[29]       : 0                             USB OTG HS clock enable
  ETHMACPTPEN[28]   : 0                             Ethernet PTP clock enable
  ETHMACRXEN[27]    : 0                             Ethernet Reception clock enable
  ETHMACTXEN[26]    : 0                             Ethernet Transmission clock enable
  ETHMACEN[25]      : 0                             Ethernet MAC clock enable
  DMA2EN[22]        : 0                             DMA2 clock enable
  DMA1EN[21]        : 1                             DMA1 clock enable
  BKPSRAMEN[18]     : 0                             Backup SRAM interface clock enable
  CRCEN[12]         : 0                             CRC clock enable
  GPIOIEN[8]        : 0                             IO port I clock enable
  GPIOHEN[7]        : 0                             IO port H clock enable
  GPIOGEN[6]        : 0                             IO port G clock enable
  GPIOFEN[5]        : 0                             IO port F clock enable
  GPIOEEN[4]        : 0                             IO port E clock enable
  GPIODEN[3]        : 1                             IO port D clock enable
  GPIOCEN[2]        : 1                             IO port C clock enable
  GPIOBEN[1]        : 1                             IO port B clock enable
  GPIOAEN[0]        : 1                             IO port A clock enable
AHB2ENR             : 40023834[31:0] = 0x00000040   AHB2 peripheral clock enable register
  OTGFSEN[7]        : 0                             USB OTG FS clock enable
  RNGEN[6]          : 1                             Random number generator clock enable
  DCMIEN[0]         : 0                             Camera interface enable
AHB3ENR             : 40023838[31:0] = 0            AHB3 peripheral clock enable register
  FSMCEN[0]         : 0                             Flexible static memory controller module clock enable
APB1ENR             : 40023840[31:0] = 0x10208000   APB1 peripheral clock enable register
  DACEN[29]         : 0                             DAC interface clock enable
  PWREN[28]         : 1                             Power interface clock enable
  CAN2EN[26]        : 0                             CAN 2 clock enable
  CAN1EN[25]        : 0                             CAN 1 clock enable
  I2C3EN[23]        : 0                             I2C3 clock enable
  I2C2EN[22]        : 0                             I2C2 clock enable
  I2C1EN[21]        : 1                             I2C1 clock enable
  UART5EN[20]       : 0                             UART5 clock enable
  UART4EN[19]       : 0                             UART4 clock enable
  USART3EN[18]      : 0                             USART3 clock enable
  USART2EN[17]      : 0                             USART 2 clock enable
  SPI3EN[15]        : 1                             SPI3 clock enable
  SPI2EN[14]        : 0                             SPI2 clock enable
  WWDGEN[11]        : 0                             Window watchdog clock enable
  TIM14EN[8]        : 0                             TIM14 clock enable
  TIM13EN[7]        : 0                             TIM13 clock enable
  TIM12EN[6]        : 0                             TIM12 clock enable
  TIM7EN[5]         : 0                             TIM7 clock enable
  TIM6EN[4]         : 0                             TIM6 clock enable
  TIM5EN[3]         : 0                             TIM5 clock enable
  TIM4EN[2]         : 0                             TIM4 clock enable
  TIM3EN[1]         : 0                             TIM3 clock enable
  TIM2EN[0]         : 0                             TIM2 clock enable
APB2ENR             : 40023844[31:0] = 0x00004000   APB2 peripheral clock enable register
  TIM11EN[18]       : 0                             TIM11 clock enable
  TIM10EN[17]       : 0                             TIM10 clock enable
  TIM9EN[16]        : 0                             TIM9 clock enable
  SYSCFGEN[14]      : 1                             System configuration controller clock enable
  SPI1EN[12]        : 0                             SPI1 clock enable
  SDIOEN[11]        : 0                             SDIO clock enable
  ADC3EN[10]        : 0                             ADC3 clock enable
  ADC2EN[9]         : 0                             ADC2 clock enable
  ADC1EN[8]         : 0                             ADC1 clock enable
  USART6EN[5]       : 0                             USART6 clock enable
  USART1EN[4]       : 0                             USART1 clock enable
  TIM8EN[1]         : 0                             TIM8 clock enable
  TIM1EN[0]         : 0                             TIM1 clock enable
AHB1LPENR           : 40023850[31:0] = 0x7e6791ff   AHB1 peripheral clock enable in low power mode register
  OTGHSULPILPEN[30] : 1                             USB OTG HS ULPI clock enable during Sleep mode
  OTGHSLPEN[29]     : 1                             USB OTG HS clock enable during Sleep mode
  ETHMACPTPLPEN[28] : 1                             Ethernet PTP clock enable during Sleep mode
  ETHMACRXLPEN[27]  : 1                             Ethernet reception clock enable during Sleep mode
  ETHMACTXLPEN[26]  : 1                             Ethernet transmission clock enable during Sleep mode
  ETHMACLPEN[25]    : 1                             Ethernet MAC clock enable during Sleep mode
  DMA2LPEN[22]      : 1                             DMA2 clock enable during Sleep mode
  DMA1LPEN[21]      : 1                             DMA1 clock enable during Sleep mode
  BKPSRAMLPEN[18]   : 1                             Backup SRAM interface clock enable during Sleep mode
  SRAM2LPEN[17]     : 1                             SRAM 2 interface clock enable during Sleep mode
  SRAM1LPEN[16]     : 1                             SRAM 1interface clock enable during Sleep mode
  FLITFLPEN[15]     : 1                             Flash interface clock enable during Sleep mode
  CRCLPEN[12]       : 1                             CRC clock enable during Sleep mode
  GPIOILPEN[8]      : 1                             IO port I clock enable during Sleep mode
  GPIOHLPEN[7]      : 1                             IO port H clock enable during Sleep mode
  GPIOGLPEN[6]      : 1                             IO port G clock enable during Sleep mode
  GPIOFLPEN[5]      : 1                             IO port F clock enable during Sleep mode
  GPIOELPEN[4]      : 1                             IO port E clock enable during Sleep mode
  GPIODLPEN[3]      : 1                             IO port D clock enable during Sleep mode
  GPIOCLPEN[2]      : 1                             IO port C clock enable during Sleep mode
  GPIOBLPEN[1]      : 1                             IO port B clock enable during Sleep mode
  GPIOALPEN[0]      : 1                             IO port A clock enable during sleep mode
AHB2LPENR           : 40023854[31:0] = 0x000000f1   AHB2 peripheral clock enable in low power mode register
  OTGFSLPEN[7]      : 1                             USB OTG FS clock enable during Sleep mode
  RNGLPEN[6]        : 1                             Random number generator clock enable during Sleep mode
  DCMILPEN[0]       : 1                             Camera interface enable during Sleep mode
AHB3LPENR           : 40023858[31:0] = 0x00000001   AHB3 peripheral clock enable in low power mode register
  FSMCLPEN[0]       : 1                             Flexible static memory controller module clock enable during Sleep mode
APB1LPENR           : 40023860[31:0] = 0x36fec9ff   APB1 peripheral clock enable in low power mode register
  DACLPEN[29]       : 1                             DAC interface clock enable during Sleep mode
  PWRLPEN[28]       : 1                             Power interface clock enable during Sleep mode
  CAN2LPEN[26]      : 1                             CAN 2 clock enable during Sleep mode
  CAN1LPEN[25]      : 1                             CAN 1 clock enable during Sleep mode
  I2C3LPEN[23]      : 1                             I2C3 clock enable during Sleep mode
  I2C2LPEN[22]      : 1                             I2C2 clock enable during Sleep mode
  I2C1LPEN[21]      : 1                             I2C1 clock enable during Sleep mode
  UART5LPEN[20]     : 1                             UART5 clock enable during Sleep mode
  UART4LPEN[19]     : 1                             UART4 clock enable during Sleep mode
  USART3LPEN[18]    : 1                             USART3 clock enable during Sleep mode
  USART2LPEN[17]    : 1                             USART2 clock enable during Sleep mode
  SPI3LPEN[15]      : 1                             SPI3 clock enable during Sleep mode
  SPI2LPEN[14]      : 1                             SPI2 clock enable during Sleep mode
  WWDGLPEN[11]      : 1                             Window watchdog clock enable during Sleep mode
  TIM14LPEN[8]      : 1                             TIM14 clock enable during Sleep mode
  TIM13LPEN[7]      : 1                             TIM13 clock enable during Sleep mode
  TIM12LPEN[6]      : 1                             TIM12 clock enable during Sleep mode
  TIM7LPEN[5]       : 1                             TIM7 clock enable during Sleep mode
  TIM6LPEN[4]       : 1                             TIM6 clock enable during Sleep mode
  TIM5LPEN[3]       : 1                             TIM5 clock enable during Sleep mode
  TIM4LPEN[2]       : 1                             TIM4 clock enable during Sleep mode
  TIM3LPEN[1]       : 1                             TIM3 clock enable during Sleep mode
  TIM2LPEN[0]       : 1                             TIM2 clock enable during Sleep mode
APB2LPENR           : 40023864[31:0] = 0x00075f33   APB2 peripheral clock enabled in low power mode register
  TIM11LPEN[18]     : 1                             TIM11 clock enable during Sleep mode
  TIM10LPEN[17]     : 1                             TIM10 clock enable during Sleep mode
  TIM9LPEN[16]      : 1                             TIM9 clock enable during sleep mode
  SYSCFGLPEN[14]    : 1                             System configuration controller clock enable during Sleep mode
  SPI1LPEN[12]      : 1                             SPI 1 clock enable during Sleep mode
  SDIOLPEN[11]      : 1                             SDIO clock enable during Sleep mode
  ADC3LPEN[10]      : 1                             ADC 3 clock enable during Sleep mode
  ADC2LPEN[9]       : 1                             ADC2 clock enable during Sleep mode
  ADC1LPEN[8]       : 1                             ADC1 clock enable during Sleep mode
  USART6LPEN[5]     : 1                             USART6 clock enable during Sleep mode
  USART1LPEN[4]     : 1                             USART1 clock enable during Sleep mode
  TIM8LPEN[1]       : 1                             TIM8 clock enable during Sleep mode
  TIM1LPEN[0]       : 1                             TIM1 clock enable during Sleep mode
BDCR                : 40023870[31:0] = 0            Backup domain control register
  BDRST[16]         : 0                             Backup domain software reset
  RTCEN[15]         : 0                             RTC clock enable
  RTCSEL1[9]        : 0                             RTC clock source selection
  RTCSEL0[8]        : 0                             RTC clock source selection
  LSEBYP[2]         : 0                             External low-speed oscillator bypass
  LSERDY[1]         : 0                             External low-speed oscillator ready
  LSEON[0]          : 0                             External low-speed oscillator enable
CSR                 : 40023874[31:0] = 0x0e000000   clock control & status register
  LPWRRSTF[31]      : 0                             Low-power reset flag
  WWDGRSTF[30]      : 0                             Window watchdog reset flag
  WDGRSTF[29]       : 0                             Independent watchdog reset flag
  SFTRSTF[28]       : 0                             Software reset flag
  PORRSTF[27]       : 1                             POR/PDR reset flag
  PADRSTF[26]       : 1                             PIN reset flag
  BORRSTF[25]       : 1                             BOR reset flag
  RMVF[24]          : 0                             Remove reset flag
  LSIRDY[1]         : 0                             Internal low-speed oscillator ready
  LSION[0]          : 0                             Internal low-speed oscillator enable
SSCGR               : 40023880[31:0] = 0            spread spectrum clock generation register
  SSCGEN[31]        : 0                             Spread spectrum modulation enable
  SPREADSEL[30]     : 0                             Spread Select
  INCSTEP[27:13]    : 0                             Incrementation step
  MODPER[12:0]      : 0                             Modulation period
PLLI2SCFGR          : 40023884[31:0] = 0x20004880   PLLI2S configuration register
  PLLI2SRx[30:28]   : 2                             PLLI2S division factor for I2S clocks
  PLLI2SNx[14:6]    : 0x122                         PLLI2S multiplication factor for VCO

mb997c*> regs SPI3 *
CR1             : 40003c00[31:0] = 0            control register 1
  BIDIMODE[15]  : 0                             Bidirectional data mode enable
  BIDIOE[14]    : 0                             Output enable in bidirectional mode
  CRCEN[13]     : 0                             Hardware CRC calculation enable
  CRCNEXT[12]   : 0                             CRC transfer next
  DFF[11]       : 0                             Data frame format
  RXONLY[10]    : 0                             Receive only
  SSM[9]        : 0                             Software slave management
  SSI[8]        : 0                             Internal slave select
  LSBFIRST[7]   : 0                             Frame format
  SPE[6]        : 0                             SPI enable
  BR[5:3]       : 0                             Baud rate control
  MSTR[2]       : 0                             Master selection
  CPOL[1]       : 0                             Clock polarity
  CPHA[0]       : 0                             Clock phase
CR2             : 40003c04[31:0] = 0x00000002   control register 2
  TXEIE[7]      : 0                             Tx buffer empty interrupt enable
  RXNEIE[6]     : 0                             RX buffer not empty interrupt enable
  ERRIE[5]      : 0                             Error interrupt enable
  FRF[4]        : 0                             Frame format
  SSOE[2]       : 0                             SS output enable
  TXDMAEN[1]    : 1                             Tx buffer DMA enable
  RXDMAEN[0]    : 0                             Rx buffer DMA enable
SR              : 40003c08[31:0] = 0x00000084 * status register
  TIFRFE[8]     : 0                             TI frame format error
  BSY[7]        : 1                             Busy flag
  OVR[6]        : 0                             Overrun flag
  MODF[5]       : 0                             Mode fault
  CRCERR[4]     : 0                             CRC error flag
  UDR[3]        : 0                             Underrun flag
  CHSIDE[2]     : 1                             Channel side
  TXE[1]        : 0                             Transmit buffer empty
  RXNE[0]       : 0                             Receive buffer not empty
DR              : 40003c0c[31:0] = 0x00000133 * data register
  DR[15:0]      : 0x133                         Data register
CRCPR           : 40003c10[31:0] = 0x00000007   CRC polynomial register
  CRCPOLY[15:0] : 7                             CRC polynomial register
RXCRCR          : 40003c14[31:0] = 0            RX CRC register
  RxCRC[15:0]   : 0                             Rx CRC register
TXCRCR          : 40003c18[31:0] = 0            TX CRC register
  TxCRC[15:0]   : 0                             Tx CRC register
I2SCFGR         : 40003c1c[31:0] = 0x00000e00   I2S configuration register
  I2SMOD[11]    : 1                             I2S mode selection
  I2SE[10]      : 1                             I2S Enable
  I2SCFG[9:8]   : 2                             I2S configuration mode
  PCMSYNC[7]    : 0                             PCM frame synchronization
  I2SSTD[5:4]   : 0                             I2S standard selection
  CKPOL[3]      : 0                             Steady state clock polarity
  DATLEN[2:1]   : 0                             Data length to be transferred
  CHLEN[0]      : 0                             Channel length (number of bits per audio channel)
I2SPR           : 40003c20[31:0] = 0x00000306   I2S prescaler register
  MCKOE[9]      : 1                             Master clock output enable
  ODD[8]        : 1                             Odd factor for the prescaler
  I2SDIV[7:0]   : 6                             I2S Linear prescaler

mb997c*> regs I2S3ext *
CR1             : 40004000[31:0] = 0            control register 1
  BIDIMODE[15]  : 0                             Bidirectional data mode enable
  BIDIOE[14]    : 0                             Output enable in bidirectional mode
  CRCEN[13]     : 0                             Hardware CRC calculation enable
  CRCNEXT[12]   : 0                             CRC transfer next
  DFF[11]       : 0                             Data frame format
  RXONLY[10]    : 0                             Receive only
  SSM[9]        : 0                             Software slave management
  SSI[8]        : 0                             Internal slave select
  LSBFIRST[7]   : 0                             Frame format
  SPE[6]        : 0                             SPI enable
  BR[5:3]       : 0                             Baud rate control
  MSTR[2]       : 0                             Master selection
  CPOL[1]       : 0                             Clock polarity
  CPHA[0]       : 0                             Clock phase
CR2             : 40004004[31:0] = 0            control register 2
  TXEIE[7]      : 0                             Tx buffer empty interrupt enable
  RXNEIE[6]     : 0                             RX buffer not empty interrupt enable
  ERRIE[5]      : 0                             Error interrupt enable
  FRF[4]        : 0                             Frame format
  SSOE[2]       : 0                             SS output enable
  TXDMAEN[1]    : 0                             Tx buffer DMA enable
  RXDMAEN[0]    : 0                             Rx buffer DMA enable
SR              : 40004008[31:0] = 0x00000002   status register
  TIFRFE[8]     : 0                             TI frame format error
  BSY[7]        : 0                             Busy flag
  OVR[6]        : 0                             Overrun flag
  MODF[5]       : 0                             Mode fault
  CRCERR[4]     : 0                             CRC error flag
  UDR[3]        : 0                             Underrun flag
  CHSIDE[2]     : 0                             Channel side
  TXE[1]        : 1                             Transmit buffer empty
  RXNE[0]       : 0                             Receive buffer not empty
DR              : 4000400c[31:0] = 0            data register
  DR[15:0]      : 0                             Data register
CRCPR           : 40004010[31:0] = 0x00000007   CRC polynomial register
  CRCPOLY[15:0] : 7                             CRC polynomial register
RXCRCR          : 40004014[31:0] = 0            RX CRC register
  RxCRC[15:0]   : 0                             Rx CRC register
TXCRCR          : 40004018[31:0] = 0            TX CRC register
  TxCRC[15:0]   : 0                             Tx CRC register
I2SCFGR         : 4000401c[31:0] = 0            I2S configuration register
  I2SMOD[11]    : 0                             I2S mode selection
  I2SE[10]      : 0                             I2S Enable
  I2SCFG[9:8]   : 0                             I2S configuration mode
  PCMSYNC[7]    : 0                             PCM frame synchronization
  I2SSTD[5:4]   : 0                             I2S standard selection
  CKPOL[3]      : 0                             Steady state clock polarity
  DATLEN[2:1]   : 0                             Data length to be transferred
  CHLEN[0]      : 0                             Channel length (number of bits per audio channel)
I2SPR           : 40004020[31:0] = 0x00000002   I2S prescaler register
  MCKOE[9]      : 0                             Master clock output enable
  ODD[8]        : 0                             Odd factor for the prescaler
  I2SDIV[7:0]   : 2                             I2S Linear prescaler

0x01 : 0xe3 ID
0x02 : 0x9e Power Ctl 1
0x04 : 0x05 Power Ctl 2
0x05 : 0x81 Clocking Ctl
0x06 : 0x04 Interface Ctl 1
0x07 : 0x00 Interface Ctl 2
0x08 : 0x81 Passthrough A Select
0x09 : 0x81 Passthrough B Select
0x0a : 0x00 Analog ZC and SR Settings
0x0c : 0x00 Passthrough Gang Control
0x0d : 0x60 Playback Ctl 1
0x0e : 0x04 Misc. Ctl
0x0f : 0x06 Playback Ctl 2
0x14 : 0x00 Passthrough A Vol
0x15 : 0x00 Passthrough B Vol
0x1a : 0x0a PCMA Vol
0x1b : 0x0a PCMB Vol
0x1c : 0x00 BEEP Freq On Time
0x1d : 0x00 BEEP Vol Off Time
0x1e : 0x00 BEEP Tone Cfg
0x1f : 0x0f Tone Ctl
0x20 : 0xcb Master A Vol
0x21 : 0xcb Master B Vol
0x22 : 0x00 Headphone A Volume
0x23 : 0x00 Headphone B Volume
0x24 : 0x00 Speaker A Volume
0x25 : 0x00 Speaker B Volume
0x26 : 0x00 Channel Mixer & Swap
0x27 : 0x00 Limit Ctl 1 Thresholds
0x28 : 0x7f Limit Ctl 2 Release Rate
0x29 : 0xc0 Limiter Attack Rate
0x2e : 0x0c Overflow & Clock Status
0x2f : 0x00 Battery Compensation
0x30 : 0x00 VP Battery Level
0x31 : 0x80 Speaker Status
0x34 : 0x5f Charge Pump Frequency
