#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Dec 19 14:45:33 2018
# Process ID: 9104
# Log file: C:/Users/chenwei/Desktop/SingleCPU/project_4.runs/synth_1/SingleScycleCPU.vds
# Journal file: C:/Users/chenwei/Desktop/SingleCPU/project_4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SingleScycleCPU.tcl -notrace
Command: synth_design -top SingleScycleCPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v:49]
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v:50]
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v:51]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 251.270 ; gain = 75.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SingleScycleCPU' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:22]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 3'b000 is unreachable [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v:44]
WARNING: [Synth 8-151] case item 3'b001 is unreachable [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v:44]
WARNING: [Synth 8-151] case item 3'b010 is unreachable [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v:44]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'data_RAM' [C:/Users/chenwei/Desktop/SingleCPU/project_4.runs/synth_1/.Xil/Vivado-9104-LAPTOP-6V6JU18H/realtime/data_RAM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'data_RAM' (3#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.runs/synth_1/.Xil/Vivado-9104-LAPTOP-6V6JU18H/realtime/data_RAM_stub.v:7]
WARNING: [Synth 8-689] width (5) of port connection 'addra' does not match port width (10) of module 'data_RAM' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/DataMemory.v:33]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (4#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'InsructionMemory' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/InsructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'Ins_ROM' [C:/Users/chenwei/Desktop/SingleCPU/project_4.runs/synth_1/.Xil/Vivado-9104-LAPTOP-6V6JU18H/realtime/Ins_ROM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'Ins_ROM' (5#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.runs/synth_1/.Xil/Vivado-9104-LAPTOP-6V6JU18H/realtime/Ins_ROM_stub.v:7]
WARNING: [Synth 8-689] width (30) of port connection 'addra' does not match port width (10) of module 'Ins_ROM' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/InsructionMemory.v:42]
INFO: [Synth 8-256] done synthesizing module 'InsructionMemory' (6#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/InsructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-4512] found unpartitioned construct node [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/controller.v:49]
INFO: [Synth 8-4512] found unpartitioned construct node [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/controller.v:49]
INFO: [Synth 8-256] done synthesizing module 'controller' (7#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-638] synthesizing module 'reg_stack' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/reg_stack.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg_stack' (8#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/reg_stack.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'AD' does not match port width (5) of module 'reg_stack' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:81]
INFO: [Synth 8-638] synthesizing module 'Address_decode' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/Address_decode.v:23]
INFO: [Synth 8-256] done synthesizing module 'Address_decode' (9#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/Address_decode.v:23]
INFO: [Synth 8-638] synthesizing module 'IOport' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/IOport.v:23]
WARNING: [Synth 8-567] referenced signal 'portwritedata' should be on the sensitivity list [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/IOport.v:49]
INFO: [Synth 8-256] done synthesizing module 'IOport' (10#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/IOport.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'IOoutput' does not match port width (32) of module 'IOport' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:85]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/display.v:22]
INFO: [Synth 8-638] synthesizing module 'led7' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/display.v:109]
INFO: [Synth 8-226] default block is never used [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/display.v:114]
INFO: [Synth 8-256] done synthesizing module 'led7' (11#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/display.v:109]
INFO: [Synth 8-256] done synthesizing module 'display' (12#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/display.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'seg' does not match port width (7) of module 'display' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-689] width (1) of port connection 'an' does not match port width (8) of module 'display' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (13#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-638] synthesizing module 'addr_selector' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/selector.v:23]
INFO: [Synth 8-256] done synthesizing module 'addr_selector' (14#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/selector.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'F' does not match port width (5) of module 'addr_selector' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:90]
INFO: [Synth 8-638] synthesizing module 'data_selector' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/data_selector.v:23]
INFO: [Synth 8-256] done synthesizing module 'data_selector' (15#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/data_selector.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'A1' does not match port width (32) of module 'data_selector' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:93]
WARNING: [Synth 8-3848] Net portwritedata in module/entity SingleScycleCPU does not have driver. [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:63]
INFO: [Synth 8-256] done synthesizing module 'SingleScycleCPU' (16#1) [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 269.180 ; gain = 93.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin display:result[31] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[30] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[29] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[28] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[27] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[26] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[25] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[24] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[23] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[22] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[21] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[20] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[19] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[18] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[17] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[16] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[15] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[14] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[13] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[12] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[11] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[10] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[9] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[8] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[7] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[6] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[5] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[4] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[3] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[2] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[1] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [Synth 8-3295] tying undriven pin display:result[0] to constant 0 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 269.180 ; gain = 93.477
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/constrs_1/new/CPU.xdc]
Finished Parsing XDC File [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/constrs_1/new/CPU.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 578.797 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v:37]
INFO: [Synth 8-5545] ROM "Z" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Halt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "J" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lui" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bne" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Beq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Addi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ori" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Andi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "flag" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
WARNING: [Synth 8-327] inferring latch for variable 'S_reg' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'IOoutput_reg' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/IOport.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'portreaddata_reg' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/IOport.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/display.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/display.v:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module led7 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
Module addr_selector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module data_selector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "alu/Z" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "display/count" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "display/flag" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 578.797 ; gain = 403.094

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+----------------+--------------------+-----------+----------------------+---------------+------------------------+
|Module Name     | RTL Object         | Inference | Size (Depth x Width) | Primitives    | Hierarchical Name      | 
+----------------+--------------------+-----------+----------------------+---------------+------------------------+
|SingleScycleCPU | stack/register_reg | Implied   | 32 x 32              | RAM32M x 12   | SingleScycleCPU/ram__2 | 
+----------------+--------------------+-----------+----------------------+---------------+------------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[31] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[30] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[29] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[28] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[27] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[26] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[25] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[24] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[23] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[22] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[21] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[20] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[19] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[18] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[17] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[16] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[15] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[14] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[13] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/curPC_reg[12] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/seg_reg[6] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/seg_reg[5] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/seg_reg[4] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/seg_reg[3] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/seg_reg[2] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/seg_reg[1] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/seg_reg[0] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/an_reg[7] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/an_reg[6] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/an_reg[5] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/an_reg[4] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/an_reg[3] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/an_reg[2] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/an_reg[1] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/an_reg[0] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[0] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[1] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[2] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[3] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[4] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[5] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[6] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[7] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[8] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[9] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[10] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[11] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[12] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[13] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[14] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[15] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[16] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[17] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[18] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[19] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[20] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[21] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[22] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[23] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[24] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[25] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[26] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[27] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[28] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[29] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[30] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/count_reg[31] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[0] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[1] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[2] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[3] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[4] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[5] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[6] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[7] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[8] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[9] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[10] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[11] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[12] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[13] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[14] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[15] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[16] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[17] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[18] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[19] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[20] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[21] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[22] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[23] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[24] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[25] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[26] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[27] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[28] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[29] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[30] ) is unused and will be removed from module SingleScycleCPU.
WARNING: [Synth 8-3332] Sequential element (\display/flag_reg[31] ) is unused and will be removed from module SingleScycleCPU.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 578.797 ; gain = 403.094

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Ins_ROM       |         1|
|2     |data_RAM      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |Ins_ROM  |     1|
|2     |data_RAM |     1|
|3     |BUFG     |     2|
|4     |CARRY4   |    17|
|5     |LUT1     |    17|
|6     |LUT2     |    21|
|7     |LUT3     |    55|
|8     |LUT4     |    11|
|9     |LUT5     |    64|
|10    |LUT6     |   101|
|11    |RAM32M   |    12|
|12    |FDRE     |    12|
|13    |LD       |    64|
|14    |IBUF     |    18|
|15    |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   474|
|2     |  InsMem      |InsructionMemory |   252|
|3     |  alu         |ALU              |    57|
|4     |  datamemeory |DataMemory       |    32|
|5     |  ioport      |IOport           |    32|
|6     |  pc          |PC               |    53|
|7     |  stack       |reg_stack        |    12|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 578.797 ; gain = 403.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 104 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 578.797 ; gain = 69.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 578.797 ; gain = 403.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  LD => LDCE: 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 578.797 ; gain = 383.691
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 578.797 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 19 14:46:39 2018...
