0.7
2020.2
Nov 18 2020
09:20:35
/home/yonn/vivado_project/20240522_32bit_register_systemverilog_verification/20240522_32bit_register_systemverilog_verification.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
/home/yonn/vivado_project/20240522_32bit_register_systemverilog_verification/20240522_32bit_register_systemverilog_verification.srcs/sim_1/new/tb_register.sv,1716354152,systemVerilog,,,,$unit_tb_register_sv;reg_interface;tb_register,,uvm,,,,,,
/home/yonn/vivado_project/20240522_32bit_register_systemverilog_verification/20240522_32bit_register_systemverilog_verification.srcs/sources_1/new/register.v,1716339207,verilog,,,,register,,uvm,,,,,,
