//flip flop JK
module flip_flop_jk(
    input wire J,
    input wire K,
    input wire clk,
    input wire rst,   // reset as√≠ncrono activo en alto
    output reg Q
);
    always @(posedge clk or posedge rst) begin
        if (rst)
            Q <= 1'b0;
        else begin
            case ({J, K})
                2'b00: Q <= Q;         // No cambia
                2'b01: Q <= 1'b0;      // Reset
                2'b10: Q <= 1'b1;      // Set
                2'b11: Q <= ~Q;        // Toggle
            endcase
        end
    end
endmodule