Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Aug 27 17:39:35 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file msrv32_top_control_sets_placed.rpt
| Design       : msrv32_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    33 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             169 |           78 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1088 |          415 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------------------------+---------------------------+------------------+----------------+--------------+
|           Clock Signal          |              Enable Signal             |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+----------------------------------------+---------------------------+------------------+----------------+--------------+
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[27][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |               13 |             32 |         2.46 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[5][31]_i_1_n_0  | ms_riscv32_mp_rst_in_IBUF |                7 |             32 |         4.57 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[17][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |               11 |             32 |         2.91 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[19][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |               12 |             32 |         2.67 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[13][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |               12 |             32 |         2.67 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[1][31]_i_1_n_0  | ms_riscv32_mp_rst_in_IBUF |                9 |             32 |         3.56 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[20][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |                8 |             32 |         4.00 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[24][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |                8 |             32 |         4.00 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[14][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |               15 |             32 |         2.13 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[18][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |               11 |             32 |         2.91 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[25][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |                8 |             32 |         4.00 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[22][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |               20 |             32 |         1.60 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[21][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |               11 |             32 |         2.91 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[12][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |                6 |             32 |         5.33 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[29][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |                9 |             32 |         3.56 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[23][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |               23 |             32 |         1.39 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[11][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |                8 |             32 |         4.00 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[2][31]_i_1_n_0  | ms_riscv32_mp_rst_in_IBUF |                8 |             32 |         4.00 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[28][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |                9 |             32 |         3.56 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[30][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |               20 |             32 |         1.60 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[3][31]_i_1_n_0  | ms_riscv32_mp_rst_in_IBUF |                8 |             32 |         4.00 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[4][31]_i_1_n_0  | ms_riscv32_mp_rst_in_IBUF |                8 |             32 |         4.00 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[16][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |               11 |             32 |         2.91 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[6][31]_i_1_n_0  | ms_riscv32_mp_rst_in_IBUF |               20 |             32 |         1.60 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[7][31]_i_1_n_0  | ms_riscv32_mp_rst_in_IBUF |               24 |             32 |         1.33 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[15][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |               13 |             32 |         2.46 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[31][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |               23 |             32 |         1.39 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[8][31]_i_1_n_0  | ms_riscv32_mp_rst_in_IBUF |               15 |             32 |         2.13 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[9][31]_i_1_n_0  | ms_riscv32_mp_rst_in_IBUF |               16 |             32 |         2.00 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[10][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |                9 |             32 |         3.56 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | register_file/reg_file[26][31]_i_1_n_0 | ms_riscv32_mp_rst_in_IBUF |               11 |             32 |         2.91 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG | ms_riscv32_mp_instr_hready_in_IBUF     | ms_riscv32_mp_rst_in_IBUF |               29 |             96 |         3.31 |
|  ms_riscv32_mp_clk_in_IBUF_BUFG |                                        | ms_riscv32_mp_rst_in_IBUF |               78 |            169 |         2.17 |
+---------------------------------+----------------------------------------+---------------------------+------------------+----------------+--------------+


