/dts-v1/;

#include <dt-bindings/iio/frequency/ad9528.h>

/ {
	model = "ALTR,system_bd";
	compatible = "ALTR,system_bd";
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		a10gx_base_sys_cpu: cpu@0x0 {
			device_type = "cpu";
			compatible = "altr,nios2-16.0", "altr,nios2-1.1";
			reg = <0x00000000>;
			interrupt-controller;
			#interrupt-cells = <1>;
			altr,exception-addr = <3221225504>;
			altr,fast-tlb-miss-addr = <3491762176>;
			altr,has-initda = <1>;
			altr,has-mmu = <1>;
			altr,has-mul = <1>;
			altr,implementation = "fast";
			altr,pid-num-bits = <8>;
			altr,reset-addr = <3221225472>;
			altr,tlb-num-entries = <128>;
			altr,tlb-num-ways = <16>;
			altr,tlb-ptr-sz = <7>;
			clock-frequency = <100000000>;
			dcache-line-size = <32>;
			dcache-size = <32768>;
			icache-line-size = <32>;
			icache-size = <32768>;
		};
	};

	memory {
		device_type = "memory";
		reg = <0x00000000 0x10000000>,
			<0x10140000 0x00028000>,
			<0x10200000 0x00028000>;
	};

	sopc0: sopc@0 {
		device_type = "soc";
		ranges;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "ALTR,avalon", "simple-bus";
		bus-frequency = <100000000>;

		a10gx_base_sys_uart: serial@0x101814f0 {
			compatible = "altr,juart-15.1", "altr,juart-1.0";
			reg = <0x101814f0 0x00000008>;
			interrupt-parent = <&a10gx_base_sys_cpu>;
			interrupts = <2>;
		};

		a10gx_base_sys_ethernet: ethernet@0x10181000 {
			compatible = "altr,tse-msgdma-15.1", "altr,tse-msgdma-1.0", "altr,tse-1.0";
			reg = <0x10181000 0x00000400>,
				<0x101814a0 0x00000020>,
				<0x10181440 0x00000020>,
				<0x101814e0 0x00000008>,
				<0x10181480 0x00000020>,
				<0x10181460 0x00000020>;
			reg-names = "control_port", "rx_csr", "rx_desc", "rx_resp", "tx_csr", "tx_desc";
			interrupt-parent = <&a10gx_base_sys_cpu>;
			interrupts = <0 1>;
			interrupt-names = "rx_irq", "tx_irq";
			ALTR,rx-fifo-depth = <4096>;
			ALTR,tx-fifo-depth = <4096>;
			rx-fifo-depth = <16384>;
			tx-fifo-depth = <16384>;
			address-bits = <48>;
			max-frame-size = <1518>;
			local-mac-address = [B2 94 3D 6E 11 8F];
			altr,enable-sup-addr = <0>;
			altr,enable-hash = <0>;
			phy-mode = "sgmii";

			a10gx_base_sys_ethernet_mdio: mdio {
				compatible = "altr,tse-mdio";
				#address-cells = <1>;
				#size-cells = <0>;
				phy0: ethernet-phy@0 {
					reg = <0>;
					device_type = "ethernet-phy";
				};
			};
		};

		a10gx_base_sys_timer: timer@0x10181420 {
			compatible = "altr,timer-15.1", "altr,timer-1.0";
			reg = <0x10181420 0x00000020>;
			interrupt-parent = <&a10gx_base_sys_cpu>;
			interrupts = <4>;
			clock-frequency = <100000000>;
		};

		a10gx_base_sys_timer_2nd: timer@0x10181520 {
			compatible = "altr,timer-15.1", "altr,timer-1.0";
			reg = <0x10181520 0x00000020>;
			interrupt-parent = <&a10gx_base_sys_cpu>;
			interrupts = <3>;
			clock-frequency = <100000000>;
		};

		sys_gpio_out: gpio@0x10181500 {
			compatible = "altr,pio-16.0", "altr,pio-1.0";
			reg = <0x10181500 0x00000010>;
			altr,gpio-bank-width = <32>;
			resetvalue = <0>;
			#gpio-cells = <2>;
			gpio-controller;
		};

		clocks {
			ad9371_clkin: clock@0 {
				#clock-cells = <0>;
				compatible = "fixed-clock";
				clock-frequency = <12288000>;
				clock-output-names = "ad9371_ext_refclk";
			};

			axi_ad9371_rx_jesd: clock@1 {
				#clock-cells = <0>;
				compatible = "fixed-clock";
				clock-frequency = <4915200>;
				clock-output-names = "axi_ad9371_rx_jesd";
			};

			axi_ad9371_tx_jesd: clock@2 {
				#clock-cells = <0>;
				compatible = "fixed-clock";
				clock-frequency = <4915200>;
				clock-output-names = "axi_ad9371_tx_jesd";
			};

			axi_ad9371_rx_os_jesd: clock@3 {
				#clock-cells = <0>;
				compatible = "fixed-clock";
				clock-frequency = <4915200>;
				clock-output-names = "axi_ad9371_rx_os_jesd";
			};

			axi_dmac_clk: axi_dmac_clk@4 {
				#clock-cells = <0x0>;
				compatible = "fixed-clock";
				clock-frequency = <250000000>;
				clock-output-names = "axi_dmac_clkin";
			};
		};

		sys_spi: spi@0x10181400 {
			compatible = "altr,spi-16.0", "altr,spi-1.0";
			reg = <0x10181400 0x00000020>;
			interrupt-parent = <&a10gx_base_sys_cpu>;
			interrupts = <7>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			clk0_ad9528: ad9528-1@0 {
				#address-cells = <1>;
				#size-cells = <0>;
				#clock-cells = <1>;
				compatible = "ad9528";

				reset-gpios = <&sys_gpio_out 16 0>;

				//spi-cpol;
				//spi-cpha;
				spi-max-frequency = <10000000>;
				//adi,spi-3wire-enable;
				reg = <1>;

				clock-output-names = "ad9528-1_out0", "ad9528-1_out1", "ad9528-1_out2", "ad9528-1_out3", "ad9528-1_out4", "ad9528-1_out5", "ad9528-1_out6", "ad9528-1_out7", "ad9528-1_out8", "ad9528-1_out9", "ad9528-1_out10", "ad9528-1_out11", "ad9528-1_out12", "ad9528-1_out13";
				adi,vcxo-freq = <122880000>;

				adi,refa-enable;
				adi,refa-diff-rcv-enable;
				adi,refa-r-div = <1>;
				adi,osc-in-cmos-neg-inp-enable;

				/* PLL1 config */
				adi,pll1-feedback-div = <4>;
				adi,pll1-charge-pump-current-nA = <5000>;

				/* PLL2 config */
				adi,pll2-ndiv-a-cnt = <2>; /* N = 30 */
				adi,pll2-ndiv-b-cnt = <7>;
				adi,pll2-vco-diff-m1 = <3>; /* use 5 for 184320000 output device clock */
				adi,pll2-n2-div = <10>; /* N / M1 */
				adi,pll2-r1-div = <1>;
				adi,pll2-charge-pump-current-nA = <805000>;

				/* SYSREF config */
				adi,sysref-src = <SYSREF_SRC_INTERNAL>;
				adi,sysref-pattern-mode = <SYSREF_PATTERN_CONTINUOUS>;
				adi,sysref-k-div = <512>;
				adi,sysref-request-enable;
				adi,sysref-nshot-mode = <SYSREF_NSHOT_4_PULSES>;
				adi,sysref-request-trigger-mode = <SYSREF_LEVEL_HIGH>;

				adi,rpole2 = <RPOLE2_900_OHM>;
				adi,rzero = <RZERO_1850_OHM>;
				adi,cpole1 = <CPOLE1_16_PF>;

				adi,status-mon-pin0-function-select = <1>; /* PLL1 & PLL2 Locked */
				adi,status-mon-pin1-function-select = <7>; /* REFA Correct */

				ad9528_0_c13: channel@13 {
					reg = <13>;
					adi,extended-name = "DEV_CLK";
					adi,driver-mode = <DRIVER_MODE_LVDS>;
					adi,divider-phase = <0>;
					adi,channel-divider = <10>;
					adi,signal-source = <SOURCE_VCO>;
				};

				ad9528_0_c1: channel@1 {
					reg = <1>;
					adi,extended-name = "FMC_CLK";
					adi,driver-mode = <DRIVER_MODE_LVDS>;
					adi,divider-phase = <0>;
					adi,channel-divider = <10>;
					adi,signal-source = <SOURCE_VCO>;
				};

				ad9528_0_c12: channel@12 {
					reg = <12>;
					adi,extended-name = "DEV_SYSREF";
					adi,driver-mode = <DRIVER_MODE_LVDS>;
					adi,divider-phase = <0>;
					adi,channel-divider = <10>;
					adi,signal-source = <SOURCE_SYSREF_VCO>;
				};

				ad9528_0_c3: channel@3 {
					reg = <3>;
					adi,extended-name = "FMC_SYSREF";
					adi,driver-mode = <DRIVER_MODE_LVDS>;
					adi,divider-phase = <0>;
					adi,channel-divider = <10>;
					adi,signal-source = <SOURCE_SYSREF_VCO>;
				};
			};

			trx0_ad9371: ad9371-phy@1 {
				#address-cells = <1>;
				#size-cells = <0>;
				#clock-cells = <1>;
				compatible = "ad9371";

				reset-gpios = <&sys_gpio_out 18 0>;
				test-gpios = <&sys_gpio_out 19 0>;
				sysref_req-gpios = <&sys_gpio_out 17 0>;
				rx2_enable-gpios = <&sys_gpio_out 20 0>;
				rx1_enable-gpios = <&sys_gpio_out 21 0>;
				tx2_enable-gpios = <&sys_gpio_out 22 0>;
				tx1_enable-gpios = <&sys_gpio_out 23 0>;

				/* SPI Setup */
				reg = <0>;
				spi-max-frequency = <25000000>;

				/* Clocks */
				clocks = <&axi_ad9371_rx_jesd>, <&axi_ad9371_tx_jesd>, <&axi_ad9371_rx_os_jesd>, <&clk0_ad9528 13>;
				clock-names = "jesd_rx_clk", "jesd_tx_clk", "jesd_rx_os_clk", "dev_clk";
				clock-output-names = "rx_sampl_clk", "rx_os_sampl_clk", "tx_sampl_clk";
			};
		};

		rx_dma: rx-dmac@0x10060000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x10060000 0x00004000>;
			#dma-cells = <1>;
			interrupt-parent = <&a10gx_base_sys_cpu>;
			interrupts = <12>;
			clocks = <&axi_dmac_clk>;
			clock-names = "axi_dmac_clkin";

			dma-channel {
				adi,source-bus-width = <64>;
				adi,destination-bus-width = <256>;
				adi,type = <0>;
			};
		};

		axi_ad9371_core_rx: axi-ad9371-rx-hpc@0x10080000 {
			compatible = "adi,axi-ad9371-rx-2.0";
			reg = <0x10080000 0x8000>;
			dmas = <&rx_dma 0>;
			dma-names = "rx";
			spibus-connected = <&trx0_ad9371>;
		};


		axi_ad9371_tx_xcvr: axi-ad9371-tx-xcvr@0x10020000 {
			compatible = "adi,altera-adxcvr-1.00.a";
			reg = <0x10020000 0x00010000>,
				<0x1001a000 0x00001000>,
				<0x10010000 0x00001000>,
				<0x10012000 0x00001000>,
				<0x10014000 0x00001000>,
				<0x10016000 0x00001000>;
			reg-names = "adxcvr", "atx-pll", "adxcfg-0", "adxcfg-1", "adxcfg-2", "adxcfg-3";
			adi,delay-work-seconds = <60>;
			adi,tx-enable;
			adi,link-number = <0>;
			adi,lanes-per-link = <4>;
		};

		axi_ad9371_rx_xcvr: axi-ad9371-rx-xcvr@0x10030000 {
			compatible = "adi,altera-adxcvr-1.00.a";
			reg = <0x10030000 0x00010000>,
				<0x10011000 0x00001000>,
				<0x10013000 0x00001000>;
			reg-names = "adxcvr", "adxcfg-0", "adxcfg-1";
			adi,delay-work-seconds = <60>;
			adi,rx-enable;
			adi,link-number = <0>;
			adi,lanes-per-link = <2>;
		};

		axi_ad9371_rx_os_xcvr: axi-ad9371-rx-os-xcvr@0x10040000 {
			compatible = "adi,altera-adxcvr-1.00.a";
			reg = <0x10040000 0x00010000>,
				<0x10015000 0x00001000>,
				<0x10017000 0x00001000>;
			reg-names = "adxcvr", "adxcfg-0", "adxcfg-1";
			adi,delay-work-seconds = <60>;
			adi,rx-enable;
			adi,link-number = <0>;
			adi,lanes-per-link = <2>;
		};

		rx_obs_dma: rx-obs-dmac@0x10070000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x10070000 0x00004000>;
			#dma-cells = <1>;
			interrupt-parent = <&a10gx_base_sys_cpu>;
			interrupts = <13>;
			clocks = <&axi_dmac_clk>;
			clock-names = "axi_dmac_clkin";

			dma-channel {
				adi,source-bus-width = <64>;
				adi,destination-bus-width = <256>;
				adi,type = <0>;
			};

		};

		axi_ad9371_core_rx_obs: axi-ad9371-rx-obs-hpc@0x10088000 {
			compatible = "adi,axi-ad9371-obs-1.0";
			reg = <0x10088000 0x1000>;
			dmas = <&rx_obs_dma 0>;
			dma-names = "rx";
			clocks = <&trx0_ad9371 1>;
			clock-names = "sampl_clk";
		};

		tx_dma: tx-dmac@0x10050000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x10050000 0x00004000>;
			#dma-cells = <1>;
			interrupt-parent = <&a10gx_base_sys_cpu>;
			interrupts = <11>;
			clocks = <&axi_dmac_clk>;
			clock-names = "axi_dmac_clkin";

			dma-channel {
				adi,source-bus-width = <256>;
				adi,destination-bus-width = <128>;
				adi,type = <1>;
				adi,cyclic;
			};
		};

		axi_ad9371_core_tx: axi-ad9371-tx-hpc@0x10084000 {
			compatible = "adi,axi-ad9371-tx-2.0";
			reg = <0x10084000 0x4000>;
			dmas = <&tx_dma 0>;
			dma-names = "tx";
			clocks = <&trx0_ad9371 2>;
			clock-names = "sampl_clk";
			spibus-connected = <&trx0_ad9371>;
			adi,axi-pl-fifo-enable;
		} ;
	};

	chosen {
		bootargs = "debug console=ttyJ0,115200";
	};
};
