Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Sep 16 15:58:09 2020
| Host         : rootage running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file uartrtx_top_control_sets_placed.rpt
| Design       : uartrtx_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              39 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------+--------------------+------------------+----------------+
|      Clock Signal     |    Enable Signal   |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------+--------------------+--------------------+------------------+----------------+
|  clk115k_reg_n_0_BUFG | rxv[0]_i_1_n_0     |                    |                1 |              1 |
|  clk115k_reg_n_0_BUFG | rxv[1]_i_1_n_0     |                    |                1 |              1 |
|  clk115k_reg_n_0_BUFG | rxv[2]_i_1_n_0     |                    |                1 |              1 |
|  clk115k_reg_n_0_BUFG | rxv[3]_i_1_n_0     |                    |                1 |              1 |
|  clk115k_reg_n_0_BUFG | rxv[4]_i_1_n_0     |                    |                1 |              1 |
|  clk115k_reg_n_0_BUFG | rxv[5]_i_1_n_0     |                    |                1 |              1 |
|  clk115k_reg_n_0_BUFG | rxv[6]_i_1_n_0     |                    |                1 |              1 |
|  clk115k_reg_n_0_BUFG | rxv[7]_i_1_n_0     |                    |                1 |              1 |
|  clk115k_reg_n_0_BUFG |                    |                    |                2 |              4 |
|  clk_IBUF_BUFG        | ledval0            |                    |                5 |              7 |
|  clk_IBUF_BUFG        | cnt115k[9]_i_2_n_0 | cnt115k[9]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG        |                    |                    |                5 |             20 |
|  clk115k_reg_n_0_BUFG | datacnt0           |                    |                7 |             24 |
+-----------------------+--------------------+--------------------+------------------+----------------+


