[INF:CM0023] Creating log file ../../build/regression/ComplexVarSelect/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<167> s<166> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<3> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<3> l<1:8> el<1:11>
n<> u<3> t<Module_ansi_header> p<164> c<1> s<39> l<1:1> el<1:12>
n<> u<4> t<IntVec_TypeLogic> p<25> s<14> l<2:4> el<2:9>
n<1> u<5> t<IntConst> p<6> l<2:11> el<2:12>
n<> u<6> t<Primary_literal> p<7> c<5> l<2:11> el<2:12>
n<> u<7> t<Constant_primary> p<8> c<6> l<2:11> el<2:12>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:11> el<2:12>
n<0> u<9> t<IntConst> p<10> l<2:13> el<2:14>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:13> el<2:14>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:13> el<2:14>
n<> u<12> t<Constant_expression> p<13> c<11> l<2:13> el<2:14>
n<> u<13> t<Constant_range> p<14> c<8> l<2:11> el<2:14>
n<> u<14> t<Packed_dimension> p<25> c<13> s<24> l<2:10> el<2:15>
n<5> u<15> t<IntConst> p<16> l<2:16> el<2:17>
n<> u<16> t<Primary_literal> p<17> c<15> l<2:16> el<2:17>
n<> u<17> t<Constant_primary> p<18> c<16> l<2:16> el<2:17>
n<> u<18> t<Constant_expression> p<23> c<17> s<22> l<2:16> el<2:17>
n<0> u<19> t<IntConst> p<20> l<2:18> el<2:19>
n<> u<20> t<Primary_literal> p<21> c<19> l<2:18> el<2:19>
n<> u<21> t<Constant_primary> p<22> c<20> l<2:18> el<2:19>
n<> u<22> t<Constant_expression> p<23> c<21> l<2:18> el<2:19>
n<> u<23> t<Constant_range> p<24> c<18> l<2:16> el<2:19>
n<> u<24> t<Packed_dimension> p<25> c<23> l<2:15> el<2:20>
n<> u<25> t<Data_type> p<33> c<4> s<32> l<2:4> el<2:20>
n<iccm_bank_dout_hi> u<26> t<StringConst> p<31> s<30> l<2:21> el<2:38>
n<12'hABC> u<27> t<IntConst> p<28> l<2:41> el<2:48>
n<> u<28> t<Primary_literal> p<29> c<27> l<2:41> el<2:48>
n<> u<29> t<Primary> p<30> c<28> l<2:41> el<2:48>
n<> u<30> t<Expression> p<31> c<29> l<2:41> el<2:48>
n<> u<31> t<Variable_decl_assignment> p<32> c<26> l<2:21> el<2:48>
n<> u<32> t<List_of_variable_decl_assignments> p<33> c<31> l<2:21> el<2:48>
n<> u<33> t<Variable_declaration> p<34> c<25> l<2:4> el<2:49>
n<> u<34> t<Data_declaration> p<35> c<33> l<2:4> el<2:49>
n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<2:4> el<2:49>
n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<2:4> el<2:49>
n<> u<37> t<Module_common_item> p<38> c<36> l<2:4> el<2:49>
n<> u<38> t<Module_or_generate_item> p<39> c<37> l<2:4> el<2:49>
n<> u<39> t<Non_port_module_item> p<164> c<38> s<65> l<2:4> el<2:49>
n<> u<40> t<IntVec_TypeLogic> p<51> s<50> l<3:4> el<3:9>
n<1> u<41> t<IntConst> p<42> l<3:11> el<3:12>
n<> u<42> t<Primary_literal> p<43> c<41> l<3:11> el<3:12>
n<> u<43> t<Constant_primary> p<44> c<42> l<3:11> el<3:12>
n<> u<44> t<Constant_expression> p<49> c<43> s<48> l<3:11> el<3:12>
n<0> u<45> t<IntConst> p<46> l<3:13> el<3:14>
n<> u<46> t<Primary_literal> p<47> c<45> l<3:13> el<3:14>
n<> u<47> t<Constant_primary> p<48> c<46> l<3:13> el<3:14>
n<> u<48> t<Constant_expression> p<49> c<47> l<3:13> el<3:14>
n<> u<49> t<Constant_range> p<50> c<44> l<3:11> el<3:14>
n<> u<50> t<Packed_dimension> p<51> c<49> l<3:10> el<3:15>
n<> u<51> t<Data_type> p<59> c<40> s<58> l<3:4> el<3:15>
n<iccm_rw_addr_q> u<52> t<StringConst> p<57> s<56> l<3:16> el<3:30>
n<2'b10> u<53> t<IntConst> p<54> l<3:33> el<3:38>
n<> u<54> t<Primary_literal> p<55> c<53> l<3:33> el<3:38>
n<> u<55> t<Primary> p<56> c<54> l<3:33> el<3:38>
n<> u<56> t<Expression> p<57> c<55> l<3:33> el<3:38>
n<> u<57> t<Variable_decl_assignment> p<58> c<52> l<3:16> el<3:38>
n<> u<58> t<List_of_variable_decl_assignments> p<59> c<57> l<3:16> el<3:38>
n<> u<59> t<Variable_declaration> p<60> c<51> l<3:4> el<3:39>
n<> u<60> t<Data_declaration> p<61> c<59> l<3:4> el<3:39>
n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<3:4> el<3:39>
n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<3:4> el<3:39>
n<> u<63> t<Module_common_item> p<64> c<62> l<3:4> el<3:39>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<3:4> el<3:39>
n<> u<65> t<Non_port_module_item> p<164> c<64> s<119> l<3:4> el<3:39>
n<> u<66> t<IntVec_TypeLogic> p<77> s<76> l<5:4> el<5:9>
n<5> u<67> t<IntConst> p<68> l<5:11> el<5:12>
n<> u<68> t<Primary_literal> p<69> c<67> l<5:11> el<5:12>
n<> u<69> t<Constant_primary> p<70> c<68> l<5:11> el<5:12>
n<> u<70> t<Constant_expression> p<75> c<69> s<74> l<5:11> el<5:12>
n<0> u<71> t<IntConst> p<72> l<5:13> el<5:14>
n<> u<72> t<Primary_literal> p<73> c<71> l<5:13> el<5:14>
n<> u<73> t<Constant_primary> p<74> c<72> l<5:13> el<5:14>
n<> u<74> t<Constant_expression> p<75> c<73> l<5:13> el<5:14>
n<> u<75> t<Constant_range> p<76> c<70> l<5:11> el<5:14>
n<> u<76> t<Packed_dimension> p<77> c<75> l<5:10> el<5:15>
n<> u<77> t<Data_type> p<113> c<66> s<112> l<5:4> el<5:15>
n<x> u<78> t<StringConst> p<111> s<110> l<5:16> el<5:17>
n<iccm_bank_dout_hi> u<79> t<StringConst> p<108> s<107> l<5:20> el<5:37>
n<iccm_rw_addr_q> u<80> t<StringConst> p<93> s<92> l<5:38> el<5:52>
n<> u<81> t<Bit_select> p<92> s<91> l<5:52> el<5:52>
n<0> u<82> t<IntConst> p<83> l<5:53> el<5:54>
n<> u<83> t<Primary_literal> p<84> c<82> l<5:53> el<5:54>
n<> u<84> t<Constant_primary> p<85> c<83> l<5:53> el<5:54>
n<> u<85> t<Constant_expression> p<90> c<84> s<89> l<5:53> el<5:54>
n<0> u<86> t<IntConst> p<87> l<5:55> el<5:56>
n<> u<87> t<Primary_literal> p<88> c<86> l<5:55> el<5:56>
n<> u<88> t<Constant_primary> p<89> c<87> l<5:55> el<5:56>
n<> u<89> t<Constant_expression> p<90> c<88> l<5:55> el<5:56>
n<> u<90> t<Constant_range> p<91> c<85> l<5:53> el<5:56>
n<> u<91> t<Part_select_range> p<92> c<90> l<5:53> el<5:56>
n<> u<92> t<Select> p<93> c<81> l<5:52> el<5:57>
n<> u<93> t<Complex_func_call> p<94> c<80> l<5:38> el<5:57>
n<> u<94> t<Primary> p<95> c<93> l<5:38> el<5:57>
n<> u<95> t<Expression> p<96> c<94> l<5:38> el<5:57>
n<> u<96> t<Bit_select> p<107> c<95> s<106> l<5:37> el<5:58>
n<5> u<97> t<IntConst> p<98> l<5:59> el<5:60>
n<> u<98> t<Primary_literal> p<99> c<97> l<5:59> el<5:60>
n<> u<99> t<Constant_primary> p<100> c<98> l<5:59> el<5:60>
n<> u<100> t<Constant_expression> p<105> c<99> s<104> l<5:59> el<5:60>
n<0> u<101> t<IntConst> p<102> l<5:61> el<5:62>
n<> u<102> t<Primary_literal> p<103> c<101> l<5:61> el<5:62>
n<> u<103> t<Constant_primary> p<104> c<102> l<5:61> el<5:62>
n<> u<104> t<Constant_expression> p<105> c<103> l<5:61> el<5:62>
n<> u<105> t<Constant_range> p<106> c<100> l<5:59> el<5:62>
n<> u<106> t<Part_select_range> p<107> c<105> l<5:59> el<5:62>
n<> u<107> t<Select> p<108> c<96> l<5:37> el<5:63>
n<> u<108> t<Complex_func_call> p<109> c<79> l<5:20> el<5:63>
n<> u<109> t<Primary> p<110> c<108> l<5:20> el<5:63>
n<> u<110> t<Expression> p<111> c<109> l<5:20> el<5:63>
n<> u<111> t<Variable_decl_assignment> p<112> c<78> l<5:16> el<5:63>
n<> u<112> t<List_of_variable_decl_assignments> p<113> c<111> l<5:16> el<5:63>
n<> u<113> t<Variable_declaration> p<114> c<77> l<5:4> el<5:64>
n<> u<114> t<Data_declaration> p<115> c<113> l<5:4> el<5:64>
n<> u<115> t<Package_or_generate_item_declaration> p<116> c<114> l<5:4> el<5:64>
n<> u<116> t<Module_or_generate_item_declaration> p<117> c<115> l<5:4> el<5:64>
n<> u<117> t<Module_common_item> p<118> c<116> l<5:4> el<5:64>
n<> u<118> t<Module_or_generate_item> p<119> c<117> l<5:4> el<5:64>
n<> u<119> t<Non_port_module_item> p<164> c<118> s<163> l<5:4> el<5:64>
n<> u<120> t<IntVec_TypeLogic> p<131> s<130> l<6:4> el<6:9>
n<5> u<121> t<IntConst> p<122> l<6:11> el<6:12>
n<> u<122> t<Primary_literal> p<123> c<121> l<6:11> el<6:12>
n<> u<123> t<Constant_primary> p<124> c<122> l<6:11> el<6:12>
n<> u<124> t<Constant_expression> p<129> c<123> s<128> l<6:11> el<6:12>
n<0> u<125> t<IntConst> p<126> l<6:13> el<6:14>
n<> u<126> t<Primary_literal> p<127> c<125> l<6:13> el<6:14>
n<> u<127> t<Constant_primary> p<128> c<126> l<6:13> el<6:14>
n<> u<128> t<Constant_expression> p<129> c<127> l<6:13> el<6:14>
n<> u<129> t<Constant_range> p<130> c<124> l<6:11> el<6:14>
n<> u<130> t<Packed_dimension> p<131> c<129> l<6:10> el<6:15>
n<> u<131> t<Data_type> p<157> c<120> s<156> l<6:4> el<6:15>
n<y> u<132> t<StringConst> p<155> s<154> l<6:16> el<6:17>
n<iccm_bank_dout_hi> u<133> t<StringConst> p<152> s<151> l<6:20> el<6:37>
n<iccm_rw_addr_q> u<134> t<StringConst> p<147> s<146> l<6:38> el<6:52>
n<> u<135> t<Bit_select> p<146> s<145> l<6:52> el<6:52>
n<0> u<136> t<IntConst> p<137> l<6:53> el<6:54>
n<> u<137> t<Primary_literal> p<138> c<136> l<6:53> el<6:54>
n<> u<138> t<Constant_primary> p<139> c<137> l<6:53> el<6:54>
n<> u<139> t<Constant_expression> p<144> c<138> s<143> l<6:53> el<6:54>
n<0> u<140> t<IntConst> p<141> l<6:55> el<6:56>
n<> u<141> t<Primary_literal> p<142> c<140> l<6:55> el<6:56>
n<> u<142> t<Constant_primary> p<143> c<141> l<6:55> el<6:56>
n<> u<143> t<Constant_expression> p<144> c<142> l<6:55> el<6:56>
n<> u<144> t<Constant_range> p<145> c<139> l<6:53> el<6:56>
n<> u<145> t<Part_select_range> p<146> c<144> l<6:53> el<6:56>
n<> u<146> t<Select> p<147> c<135> l<6:52> el<6:57>
n<> u<147> t<Complex_func_call> p<148> c<134> l<6:38> el<6:57>
n<> u<148> t<Primary> p<149> c<147> l<6:38> el<6:57>
n<> u<149> t<Expression> p<150> c<148> l<6:38> el<6:57>
n<> u<150> t<Bit_select> p<151> c<149> l<6:37> el<6:58>
n<> u<151> t<Select> p<152> c<150> l<6:37> el<6:58>
n<> u<152> t<Complex_func_call> p<153> c<133> l<6:20> el<6:58>
n<> u<153> t<Primary> p<154> c<152> l<6:20> el<6:58>
n<> u<154> t<Expression> p<155> c<153> l<6:20> el<6:58>
n<> u<155> t<Variable_decl_assignment> p<156> c<132> l<6:16> el<6:58>
n<> u<156> t<List_of_variable_decl_assignments> p<157> c<155> l<6:16> el<6:58>
n<> u<157> t<Variable_declaration> p<158> c<131> l<6:4> el<6:59>
n<> u<158> t<Data_declaration> p<159> c<157> l<6:4> el<6:59>
n<> u<159> t<Package_or_generate_item_declaration> p<160> c<158> l<6:4> el<6:59>
n<> u<160> t<Module_or_generate_item_declaration> p<161> c<159> l<6:4> el<6:59>
n<> u<161> t<Module_common_item> p<162> c<160> l<6:4> el<6:59>
n<> u<162> t<Module_or_generate_item> p<163> c<161> l<6:4> el<6:59>
n<> u<163> t<Non_port_module_item> p<164> c<162> l<6:4> el<6:59>
n<> u<164> t<Module_declaration> p<165> c<3> l<1:1> el<7:10>
n<> u<165> t<Description> p<166> c<164> l<1:1> el<7:10>
n<> u<166> t<Source_text> p<167> c<165> l<1:1> el<7:10>
n<> u<167> t<Top_level_rule> l<1:1> el<9:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ComplexVarSelect/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ComplexVarSelect/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ComplexVarSelect/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:7:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.iccm_bank_dout_hi), line:2:21, endln:2:38, parent:work@top
    |vpiName:iccm_bank_dout_hi
    |vpiFullName:work@top.iccm_bank_dout_hi
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.iccm_rw_addr_q), line:3:16, endln:3:30, parent:work@top
    |vpiName:iccm_rw_addr_q
    |vpiFullName:work@top.iccm_rw_addr_q
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.x), line:5:16, endln:5:17, parent:work@top
    |vpiName:x
    |vpiFullName:work@top.x
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.y), line:6:16, endln:6:17, parent:work@top
    |vpiName:y
    |vpiFullName:work@top.y
    |vpiNetType:36
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:7:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.iccm_bank_dout_hi), line:2:21, endln:2:48, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:2:4, endln:2:9
      |vpiRange:
      \_range: , line:2:11, endln:2:14
        |vpiLeftRange:
        \_constant: , line:2:11, endln:2:12
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:13, endln:2:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:2:16, endln:2:19
        |vpiLeftRange:
        \_constant: , line:2:16, endln:2:17
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:18, endln:2:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:iccm_bank_dout_hi
    |vpiFullName:work@top.iccm_bank_dout_hi
    |vpiVisibility:1
    |vpiExpr:
    \_constant: , line:2:41, endln:2:48
      |vpiDecompile:12'hABC
      |vpiSize:6
      |HEX:ABC
      |vpiConstType:5
    |vpiRange:
    \_range: , line:2:11, endln:2:14
      |vpiLeftRange:
      \_constant: , line:2:11, endln:2:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:13, endln:2:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:2:16, endln:2:19
      |vpiLeftRange:
      \_constant: , line:2:16, endln:2:17
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:18, endln:2:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@top.iccm_rw_addr_q), line:3:16, endln:3:38, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:3:4, endln:3:9
      |vpiRange:
      \_range: , line:3:11, endln:3:14
        |vpiLeftRange:
        \_constant: , line:3:11, endln:3:12
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:13, endln:3:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:iccm_rw_addr_q
    |vpiFullName:work@top.iccm_rw_addr_q
    |vpiVisibility:1
    |vpiExpr:
    \_constant: , line:3:33, endln:3:38
      |vpiDecompile:2'b10
      |vpiSize:2
      |BIN:10
      |vpiConstType:3
    |vpiRange:
    \_range: , line:3:11, endln:3:14
      |vpiLeftRange:
      \_constant: , line:3:11, endln:3:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:3:13, endln:3:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@top.x), line:5:16, endln:5:63, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:5:4, endln:5:9
      |vpiRange:
      \_range: , line:5:11, endln:5:14
        |vpiLeftRange:
        \_constant: , line:5:11, endln:5:12
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:13, endln:5:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:x
    |vpiFullName:work@top.x
    |vpiVisibility:1
    |vpiExpr:
    \_var_select: (iccm_bank_dout_hi), line:5:20, endln:5:63
      |vpiName:iccm_bank_dout_hi
      |vpiIndex:
      \_part_select: , line:5:53, endln:5:56, parent:iccm_rw_addr_q
        |vpiParent:
        \_ref_obj: iccm_rw_addr_q (iccm_rw_addr_q)
          |vpiName:iccm_rw_addr_q
          |vpiDefName:iccm_rw_addr_q
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:5:53, endln:5:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:55, endln:5:56
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiIndex:
      \_part_select: , line:5:59, endln:5:62, parent:iccm_bank_dout_hi
        |vpiParent:
        \_var_select: (iccm_bank_dout_hi), line:5:20, endln:5:63
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:5:59, endln:5:60
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:61, endln:5:62
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiRange:
    \_range: , line:5:11, endln:5:14
      |vpiLeftRange:
      \_constant: , line:5:11, endln:5:12
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:5:13, endln:5:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@top.y), line:6:16, endln:6:58, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:6:4, endln:6:9
      |vpiRange:
      \_range: , line:6:11, endln:6:14
        |vpiLeftRange:
        \_constant: , line:6:11, endln:6:12
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:13, endln:6:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:y
    |vpiFullName:work@top.y
    |vpiVisibility:1
    |vpiExpr:
    \_bit_select: (iccm_bank_dout_hi), line:6:20, endln:6:58, parent:iccm_bank_dout_hi
      |vpiParent:
      \_ref_obj: (iccm_bank_dout_hi)
        |vpiName:iccm_bank_dout_hi
      |vpiName:iccm_bank_dout_hi
      |vpiIndex:
      \_part_select: , line:6:53, endln:6:56, parent:iccm_rw_addr_q
        |vpiParent:
        \_ref_obj: iccm_rw_addr_q (iccm_rw_addr_q)
          |vpiName:iccm_rw_addr_q
          |vpiDefName:iccm_rw_addr_q
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:6:53, endln:6:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:55, endln:6:56
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiRange:
    \_range: , line:6:11, endln:6:14
      |vpiLeftRange:
      \_constant: , line:6:11, endln:6:12
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:6:13, endln:6:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv | ${SURELOG_DIR}/build/regression/ComplexVarSelect/roundtrip/dut_000.sv | 4 | 7 | 

