//æ­¤æ¨¡å—ç”¨äºå°†16ä½çš„æ•´æ•°è§’åº¦è¾“å…¥è½¬æ¢æˆ0~90
//å…¶ä¸­inforä¿¡å·ç”¨äºè¡¨ç¤ºè½¬æ¢å‰çš„åŸä¿¡å·çš„ä¸€äº›ä¿¡æ¯
//ğ’„ğ’ğ’” ğ“ + ğŸ—ğŸÂ° = âˆ’ğ’”ğ’Šğ’ğ“
//ğ’”ğ’Šğ’ ğ“ + ğŸ—ğŸÂ° = ğ’„ğ’ğ’”ğ“
//ğ’„ğ’ğ’” ğ“ + ğŸğŸ–ğŸÂ° = âˆ’ğ’„ğ’ğ’”ğ“
//ğ’”ğ’Šğ’ ğ“ + ğŸğŸ–ğŸÂ° = âˆ’ğ’”ğ’Šğ’ğ“

//å½“éœ€è¦æ±‚è§£arctanæ—¶ï¼Œéœ€è¦è¾“å…¥xå’Œyï¼Œ
//è¿™æ—¶å€™å°±éœ€è¦ä¸¤ä¸ªè¾“å…¥ï¼Œå…¶ä¸­ç¬¬äºŒä¸ªè¾“å…¥ä¸ºanotherä¿¡å·

module init (
    input clk,
    input  [15:0] in_angle,
    input signed [15:0] another,
    input wire [3:0] select,
    input wire valid,

    output reg [23:0] x,
    output reg [23:0] y,
    output reg [23:0] out_angle,
    output reg valid_init_out
);

always @(posedge clk) begin
    if (valid)
        x <= select[3] ? in_angle : 24'h000100;
end

always @(posedge clk) begin
    if (valid)
        y <= select[3] ? another :24'h000000;
end 

always @(posedge clk) begin
    if (valid)
        out_angle <= select[3] ? 24'h0000: {in_angle,8{0}}};
end

always @(posedge clk) begin
    if (valid)
        valid_init_out <= 1'b1;
    else
        valid_init_out <= 1'b0;
end

endmodule