// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_runTestAfterInit (
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        inputDataInRam,
        taskId,
        outcomeInRam,
        toScheduler_TDATA,
        ap_clk,
        ap_rst,
        outcomeInRam_ap_vld,
        ap_start,
        inputDataInRam_ap_vld,
        taskId_ap_vld,
        toScheduler_TVALID,
        toScheduler_TREADY,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [255:0] m_axi_gmem_WDATA;
output  [31:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [255:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] inputDataInRam;
input  [15:0] taskId;
input  [63:0] outcomeInRam;
output  [7:0] toScheduler_TDATA;
input   ap_clk;
input   ap_rst;
input   outcomeInRam_ap_vld;
input   ap_start;
input   inputDataInRam_ap_vld;
input   taskId_ap_vld;
output   toScheduler_TVALID;
input   toScheduler_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire   [63:0] entry_proc_U0_outcomeInRam_c_din;
wire    entry_proc_U0_outcomeInRam_c_write;
wire    read_test_U0_ap_start;
wire    read_test_U0_ap_done;
wire    read_test_U0_ap_continue;
wire    read_test_U0_ap_idle;
wire    read_test_U0_ap_ready;
wire    read_test_U0_m_axi_gmem_AWVALID;
wire   [63:0] read_test_U0_m_axi_gmem_AWADDR;
wire   [0:0] read_test_U0_m_axi_gmem_AWID;
wire   [31:0] read_test_U0_m_axi_gmem_AWLEN;
wire   [2:0] read_test_U0_m_axi_gmem_AWSIZE;
wire   [1:0] read_test_U0_m_axi_gmem_AWBURST;
wire   [1:0] read_test_U0_m_axi_gmem_AWLOCK;
wire   [3:0] read_test_U0_m_axi_gmem_AWCACHE;
wire   [2:0] read_test_U0_m_axi_gmem_AWPROT;
wire   [3:0] read_test_U0_m_axi_gmem_AWQOS;
wire   [3:0] read_test_U0_m_axi_gmem_AWREGION;
wire   [0:0] read_test_U0_m_axi_gmem_AWUSER;
wire    read_test_U0_m_axi_gmem_WVALID;
wire   [255:0] read_test_U0_m_axi_gmem_WDATA;
wire   [31:0] read_test_U0_m_axi_gmem_WSTRB;
wire    read_test_U0_m_axi_gmem_WLAST;
wire   [0:0] read_test_U0_m_axi_gmem_WID;
wire   [0:0] read_test_U0_m_axi_gmem_WUSER;
wire    read_test_U0_m_axi_gmem_ARVALID;
wire   [63:0] read_test_U0_m_axi_gmem_ARADDR;
wire   [0:0] read_test_U0_m_axi_gmem_ARID;
wire   [31:0] read_test_U0_m_axi_gmem_ARLEN;
wire   [2:0] read_test_U0_m_axi_gmem_ARSIZE;
wire   [1:0] read_test_U0_m_axi_gmem_ARBURST;
wire   [1:0] read_test_U0_m_axi_gmem_ARLOCK;
wire   [3:0] read_test_U0_m_axi_gmem_ARCACHE;
wire   [2:0] read_test_U0_m_axi_gmem_ARPROT;
wire   [3:0] read_test_U0_m_axi_gmem_ARQOS;
wire   [3:0] read_test_U0_m_axi_gmem_ARREGION;
wire   [0:0] read_test_U0_m_axi_gmem_ARUSER;
wire    read_test_U0_m_axi_gmem_RREADY;
wire    read_test_U0_m_axi_gmem_BREADY;
wire   [6:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_address0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_ce0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_we0;
wire   [31:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_d0;
wire   [6:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_address0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_ce0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_we0;
wire   [31:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_d0;
wire   [6:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_address0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_ce0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_we0;
wire   [31:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_d0;
wire   [6:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_address0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_ce0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_we0;
wire   [31:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_d0;
wire   [6:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_address0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_ce0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_we0;
wire   [31:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_d0;
wire   [6:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_address0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_ce0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_we0;
wire   [31:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_d0;
wire   [6:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_address0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_ce0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_we0;
wire   [31:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_d0;
wire   [6:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_address0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_ce0;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_we0;
wire   [31:0] read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_d0;
wire   [15:0] read_test_U0_ap_return;
wire    ap_channel_done_taskId_c12_channel;
wire    taskId_c12_channel_full_n;
reg    ap_sync_reg_channel_write_taskId_c12_channel;
wire    ap_sync_channel_write_taskId_c12_channel;
wire    ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_full_n;
reg    ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data;
wire    ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data;
wire    ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_full_n;
reg    ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1;
wire    ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1;
wire    ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_full_n;
reg    ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2;
wire    ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2;
wire    ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_full_n;
reg    ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3;
wire    ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3;
wire    ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_full_n;
reg    ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4;
wire    ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4;
wire    ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_full_n;
reg    ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5;
wire    ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5;
wire    ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_full_n;
reg    ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6;
wire    ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6;
wire    ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7;
wire    read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_full_n;
reg    ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7;
wire    ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7;
wire    run_test_U0_ap_start;
wire    run_test_U0_ap_done;
wire    run_test_U0_ap_continue;
wire    run_test_U0_ap_idle;
wire    run_test_U0_ap_ready;
wire   [15:0] run_test_U0_taskId_c_din;
wire    run_test_U0_taskId_c_write;
wire   [6:0] run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_address0;
wire    run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_ce0;
wire   [6:0] run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_address0;
wire    run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_ce0;
wire   [6:0] run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_address0;
wire    run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_ce0;
wire   [6:0] run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_address0;
wire    run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_ce0;
wire   [6:0] run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_address0;
wire    run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_ce0;
wire   [6:0] run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_address0;
wire    run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_ce0;
wire   [6:0] run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_address0;
wire    run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_ce0;
wire   [6:0] run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_address0;
wire    run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_ce0;
wire   [0:0] run_test_U0_ap_return;
wire    error_full_n;
wire    writeOutcome_U0_ap_start;
wire    writeOutcome_U0_ap_done;
wire    writeOutcome_U0_ap_continue;
wire    writeOutcome_U0_ap_idle;
wire    writeOutcome_U0_ap_ready;
wire    writeOutcome_U0_m_axi_gmem_AWVALID;
wire   [63:0] writeOutcome_U0_m_axi_gmem_AWADDR;
wire   [0:0] writeOutcome_U0_m_axi_gmem_AWID;
wire   [31:0] writeOutcome_U0_m_axi_gmem_AWLEN;
wire   [2:0] writeOutcome_U0_m_axi_gmem_AWSIZE;
wire   [1:0] writeOutcome_U0_m_axi_gmem_AWBURST;
wire   [1:0] writeOutcome_U0_m_axi_gmem_AWLOCK;
wire   [3:0] writeOutcome_U0_m_axi_gmem_AWCACHE;
wire   [2:0] writeOutcome_U0_m_axi_gmem_AWPROT;
wire   [3:0] writeOutcome_U0_m_axi_gmem_AWQOS;
wire   [3:0] writeOutcome_U0_m_axi_gmem_AWREGION;
wire   [0:0] writeOutcome_U0_m_axi_gmem_AWUSER;
wire    writeOutcome_U0_m_axi_gmem_WVALID;
wire   [255:0] writeOutcome_U0_m_axi_gmem_WDATA;
wire   [31:0] writeOutcome_U0_m_axi_gmem_WSTRB;
wire    writeOutcome_U0_m_axi_gmem_WLAST;
wire   [0:0] writeOutcome_U0_m_axi_gmem_WID;
wire   [0:0] writeOutcome_U0_m_axi_gmem_WUSER;
wire    writeOutcome_U0_m_axi_gmem_ARVALID;
wire   [63:0] writeOutcome_U0_m_axi_gmem_ARADDR;
wire   [0:0] writeOutcome_U0_m_axi_gmem_ARID;
wire   [31:0] writeOutcome_U0_m_axi_gmem_ARLEN;
wire   [2:0] writeOutcome_U0_m_axi_gmem_ARSIZE;
wire   [1:0] writeOutcome_U0_m_axi_gmem_ARBURST;
wire   [1:0] writeOutcome_U0_m_axi_gmem_ARLOCK;
wire   [3:0] writeOutcome_U0_m_axi_gmem_ARCACHE;
wire   [2:0] writeOutcome_U0_m_axi_gmem_ARPROT;
wire   [3:0] writeOutcome_U0_m_axi_gmem_ARQOS;
wire   [3:0] writeOutcome_U0_m_axi_gmem_ARREGION;
wire   [0:0] writeOutcome_U0_m_axi_gmem_ARUSER;
wire    writeOutcome_U0_m_axi_gmem_RREADY;
wire    writeOutcome_U0_m_axi_gmem_BREADY;
wire    writeOutcome_U0_outcomeInRam_read;
wire    writeOutcome_U0_taskId_read;
wire   [7:0] writeOutcome_U0_toScheduler_TDATA;
wire    writeOutcome_U0_toScheduler_TVALID;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_i_q0;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_t_q0;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_i_full_n;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_t_empty_n;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_i_q0;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_t_q0;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_i_full_n;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_t_empty_n;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_i_q0;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_t_q0;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_i_full_n;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_t_empty_n;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_i_q0;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_t_q0;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_i_full_n;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_t_empty_n;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_i_q0;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_t_q0;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_i_full_n;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_t_empty_n;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_i_q0;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_t_q0;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_i_full_n;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_t_empty_n;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_i_q0;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_t_q0;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_i_full_n;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_t_empty_n;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_i_q0;
wire   [31:0] run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_t_q0;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_i_full_n;
wire    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_t_empty_n;
wire    outcomeInRam_c_full_n;
wire   [63:0] outcomeInRam_c_dout;
wire   [4:0] outcomeInRam_c_num_data_valid;
wire   [4:0] outcomeInRam_c_fifo_cap;
wire    outcomeInRam_c_empty_n;
wire   [15:0] taskId_c12_channel_dout;
wire   [1:0] taskId_c12_channel_num_data_valid;
wire   [1:0] taskId_c12_channel_fifo_cap;
wire    taskId_c12_channel_empty_n;
wire    taskId_c_full_n;
wire   [15:0] taskId_c_dout;
wire   [3:0] taskId_c_num_data_valid;
wire   [3:0] taskId_c_fifo_cap;
wire    taskId_c_empty_n;
wire   [0:0] error_dout;
wire   [1:0] error_num_data_valid;
wire   [1:0] error_fifo_cap;
wire    error_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_read_test_U0_ap_ready;
wire    ap_sync_read_test_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_taskId_c12_channel = 1'b0;
#0 ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data = 1'b0;
#0 ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1 = 1'b0;
#0 ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2 = 1'b0;
#0 ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3 = 1'b0;
#0 ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4 = 1'b0;
#0 ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5 = 1'b0;
#0 ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6 = 1'b0;
#0 ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7 = 1'b0;
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_test_U0_ap_ready = 1'b0;
end

run_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(entry_proc_U0_ap_start),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .outcomeInRam(outcomeInRam),
    .outcomeInRam_c_din(entry_proc_U0_outcomeInRam_c_din),
    .outcomeInRam_c_num_data_valid(outcomeInRam_c_num_data_valid),
    .outcomeInRam_c_fifo_cap(outcomeInRam_c_fifo_cap),
    .outcomeInRam_c_full_n(outcomeInRam_c_full_n),
    .outcomeInRam_c_write(entry_proc_U0_outcomeInRam_c_write)
);

run_read_test read_test_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(read_test_U0_ap_start),
    .ap_done(read_test_U0_ap_done),
    .ap_continue(read_test_U0_ap_continue),
    .ap_idle(read_test_U0_ap_idle),
    .ap_ready(read_test_U0_ap_ready),
    .m_axi_gmem_AWVALID(read_test_U0_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(read_test_U0_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(read_test_U0_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(read_test_U0_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(read_test_U0_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(read_test_U0_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(read_test_U0_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(read_test_U0_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(read_test_U0_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(read_test_U0_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(read_test_U0_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(read_test_U0_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(read_test_U0_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(read_test_U0_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(read_test_U0_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(read_test_U0_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(read_test_U0_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(read_test_U0_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(read_test_U0_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(read_test_U0_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(read_test_U0_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(read_test_U0_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(read_test_U0_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(read_test_U0_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(read_test_U0_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(read_test_U0_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(read_test_U0_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(read_test_U0_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(read_test_U0_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(read_test_U0_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(read_test_U0_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(read_test_U0_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .inputDataInRam(inputDataInRam),
    .taskId(taskId),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_address0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_ce0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_we0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_d0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_address0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_ce0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_we0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_d0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_address0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_ce0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_we0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_d0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_address0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_ce0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_we0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_d0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_address0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_ce0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_we0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_d0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_address0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_ce0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_we0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_d0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_address0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_ce0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_we0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_d0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_address0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_ce0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_we0),
    .run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_d0),
    .ap_return(read_test_U0_ap_return)
);

run_run_test run_test_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(run_test_U0_ap_start),
    .ap_done(run_test_U0_ap_done),
    .ap_continue(run_test_U0_ap_continue),
    .ap_idle(run_test_U0_ap_idle),
    .ap_ready(run_test_U0_ap_ready),
    .p_read1(taskId_c12_channel_dout),
    .taskId_c_din(run_test_U0_taskId_c_din),
    .taskId_c_num_data_valid(taskId_c_num_data_valid),
    .taskId_c_fifo_cap(taskId_c_fifo_cap),
    .taskId_c_full_n(taskId_c_full_n),
    .taskId_c_write(run_test_U0_taskId_c_write),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_address0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_ce0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_t_q0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_address0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_ce0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_t_q0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_address0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_ce0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_t_q0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_address0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_ce0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_t_q0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_address0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_ce0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_t_q0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_address0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_ce0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_t_q0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_address0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_ce0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_t_q0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_address0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_ce0),
    .run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_t_q0),
    .ap_return(run_test_U0_ap_return)
);

run_writeOutcome writeOutcome_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(writeOutcome_U0_ap_start),
    .ap_done(writeOutcome_U0_ap_done),
    .ap_continue(writeOutcome_U0_ap_continue),
    .ap_idle(writeOutcome_U0_ap_idle),
    .ap_ready(writeOutcome_U0_ap_ready),
    .m_axi_gmem_AWVALID(writeOutcome_U0_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
    .m_axi_gmem_AWADDR(writeOutcome_U0_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(writeOutcome_U0_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(writeOutcome_U0_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(writeOutcome_U0_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(writeOutcome_U0_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(writeOutcome_U0_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(writeOutcome_U0_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(writeOutcome_U0_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(writeOutcome_U0_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(writeOutcome_U0_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(writeOutcome_U0_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(writeOutcome_U0_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
    .m_axi_gmem_WDATA(writeOutcome_U0_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(writeOutcome_U0_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(writeOutcome_U0_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(writeOutcome_U0_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(writeOutcome_U0_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(writeOutcome_U0_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(writeOutcome_U0_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(writeOutcome_U0_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(writeOutcome_U0_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(writeOutcome_U0_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(writeOutcome_U0_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(writeOutcome_U0_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(writeOutcome_U0_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(writeOutcome_U0_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(writeOutcome_U0_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(writeOutcome_U0_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(writeOutcome_U0_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(writeOutcome_U0_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(256'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
    .m_axi_gmem_BREADY(writeOutcome_U0_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
    .m_axi_gmem_BID(m_axi_gmem_BID),
    .m_axi_gmem_BUSER(m_axi_gmem_BUSER),
    .outcomeInRam_dout(outcomeInRam_c_dout),
    .outcomeInRam_num_data_valid(outcomeInRam_c_num_data_valid),
    .outcomeInRam_fifo_cap(outcomeInRam_c_fifo_cap),
    .outcomeInRam_empty_n(outcomeInRam_c_empty_n),
    .outcomeInRam_read(writeOutcome_U0_outcomeInRam_read),
    .taskId_dout(taskId_c_dout),
    .taskId_num_data_valid(taskId_c_num_data_valid),
    .taskId_fifo_cap(taskId_c_fifo_cap),
    .taskId_empty_n(taskId_c_empty_n),
    .taskId_read(writeOutcome_U0_taskId_read),
    .p_read(error_dout),
    .toScheduler_TDATA(writeOutcome_U0_toScheduler_TDATA),
    .toScheduler_TVALID(writeOutcome_U0_toScheduler_TVALID),
    .toScheduler_TREADY(toScheduler_TREADY)
);

run_runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_address0),
    .i_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_ce0),
    .i_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_we0),
    .i_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_d0),
    .i_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_i_q0),
    .t_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_address0),
    .t_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_i_full_n),
    .i_write(ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7),
    .t_empty_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_t_empty_n),
    .t_read(run_test_U0_ap_ready)
);

run_runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_address0),
    .i_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_ce0),
    .i_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_we0),
    .i_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_d0),
    .i_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_i_q0),
    .t_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_address0),
    .t_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_i_full_n),
    .i_write(ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6),
    .t_empty_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_t_empty_n),
    .t_read(run_test_U0_ap_ready)
);

run_runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_address0),
    .i_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_ce0),
    .i_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_we0),
    .i_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_d0),
    .i_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_i_q0),
    .t_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_address0),
    .t_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_i_full_n),
    .i_write(ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5),
    .t_empty_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_t_empty_n),
    .t_read(run_test_U0_ap_ready)
);

run_runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_address0),
    .i_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_ce0),
    .i_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_we0),
    .i_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_d0),
    .i_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_i_q0),
    .t_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_address0),
    .t_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_i_full_n),
    .i_write(ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4),
    .t_empty_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_t_empty_n),
    .t_read(run_test_U0_ap_ready)
);

run_runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_address0),
    .i_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_ce0),
    .i_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_we0),
    .i_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_d0),
    .i_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_i_q0),
    .t_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_address0),
    .t_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_i_full_n),
    .i_write(ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3),
    .t_empty_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_t_empty_n),
    .t_read(run_test_U0_ap_ready)
);

run_runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_address0),
    .i_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_ce0),
    .i_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_we0),
    .i_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_d0),
    .i_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_i_q0),
    .t_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_address0),
    .t_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_i_full_n),
    .i_write(ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2),
    .t_empty_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_t_empty_n),
    .t_read(run_test_U0_ap_ready)
);

run_runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_address0),
    .i_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_ce0),
    .i_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_we0),
    .i_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_d0),
    .i_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_i_q0),
    .t_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_address0),
    .t_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_i_full_n),
    .i_write(ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1),
    .t_empty_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_t_empty_n),
    .t_read(run_test_U0_ap_ready)
);

run_runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_address0),
    .i_ce0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_ce0),
    .i_we0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_we0),
    .i_d0(read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_d0),
    .i_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_i_q0),
    .t_address0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_address0),
    .t_ce0(run_test_U0_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_i_full_n),
    .i_write(ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data),
    .t_empty_n(run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_t_empty_n),
    .t_read(run_test_U0_ap_ready)
);

run_fifo_w64_d14_S outcomeInRam_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_outcomeInRam_c_din),
    .if_full_n(outcomeInRam_c_full_n),
    .if_write(entry_proc_U0_outcomeInRam_c_write),
    .if_dout(outcomeInRam_c_dout),
    .if_num_data_valid(outcomeInRam_c_num_data_valid),
    .if_fifo_cap(outcomeInRam_c_fifo_cap),
    .if_empty_n(outcomeInRam_c_empty_n),
    .if_read(writeOutcome_U0_outcomeInRam_read)
);

run_fifo_w16_d2_S taskId_c12_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_test_U0_ap_return),
    .if_full_n(taskId_c12_channel_full_n),
    .if_write(ap_channel_done_taskId_c12_channel),
    .if_dout(taskId_c12_channel_dout),
    .if_num_data_valid(taskId_c12_channel_num_data_valid),
    .if_fifo_cap(taskId_c12_channel_fifo_cap),
    .if_empty_n(taskId_c12_channel_empty_n),
    .if_read(run_test_U0_ap_ready)
);

run_fifo_w16_d5_S taskId_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_test_U0_taskId_c_din),
    .if_full_n(taskId_c_full_n),
    .if_write(run_test_U0_taskId_c_write),
    .if_dout(taskId_c_dout),
    .if_num_data_valid(taskId_c_num_data_valid),
    .if_fifo_cap(taskId_c_fifo_cap),
    .if_empty_n(taskId_c_empty_n),
    .if_read(writeOutcome_U0_taskId_read)
);

run_fifo_w1_d2_S error_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(run_test_U0_ap_return),
    .if_full_n(error_full_n),
    .if_write(run_test_U0_ap_done),
    .if_dout(error_dout),
    .if_num_data_valid(error_num_data_valid),
    .if_fifo_cap(error_fifo_cap),
    .if_empty_n(error_empty_n),
    .if_read(writeOutcome_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data <= 1'b0;
    end else begin
        if (((read_test_U0_ap_done & read_test_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data <= ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1 <= 1'b0;
    end else begin
        if (((read_test_U0_ap_done & read_test_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1 <= ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2 <= 1'b0;
    end else begin
        if (((read_test_U0_ap_done & read_test_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2 <= ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3 <= 1'b0;
    end else begin
        if (((read_test_U0_ap_done & read_test_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3 <= ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4 <= 1'b0;
    end else begin
        if (((read_test_U0_ap_done & read_test_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4 <= ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5 <= 1'b0;
    end else begin
        if (((read_test_U0_ap_done & read_test_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5 <= ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6 <= 1'b0;
    end else begin
        if (((read_test_U0_ap_done & read_test_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6 <= ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7 <= 1'b0;
    end else begin
        if (((read_test_U0_ap_done & read_test_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7 <= ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_taskId_c12_channel <= 1'b0;
    end else begin
        if (((read_test_U0_ap_done & read_test_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_taskId_c12_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_taskId_c12_channel <= ap_sync_channel_write_taskId_c12_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_read_test_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_test_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_test_U0_ap_ready <= ap_sync_read_test_U0_ap_ready;
        end
    end
end

assign ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data = (read_test_U0_ap_done & (ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data ^ 1'b1));

assign ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1 = (read_test_U0_ap_done & (ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1 ^ 1'b1));

assign ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2 = (read_test_U0_ap_done & (ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2 ^ 1'b1));

assign ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3 = (read_test_U0_ap_done & (ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3 ^ 1'b1));

assign ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4 = (read_test_U0_ap_done & (ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4 ^ 1'b1));

assign ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5 = (read_test_U0_ap_done & (ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5 ^ 1'b1));

assign ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6 = (read_test_U0_ap_done & (ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6 ^ 1'b1));

assign ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7 = (read_test_U0_ap_done & (ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7 ^ 1'b1));

assign ap_channel_done_taskId_c12_channel = (read_test_U0_ap_done & (ap_sync_reg_channel_write_taskId_c12_channel ^ 1'b1));

assign ap_done = writeOutcome_U0_ap_done;

assign ap_idle = (writeOutcome_U0_ap_idle & run_test_U0_ap_idle & read_test_U0_ap_idle & (error_empty_n ^ 1'b1) & (taskId_c12_channel_empty_n ^ 1'b1) & (run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_t_empty_n ^ 1'b1) & (run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_t_empty_n ^ 1'b1) & (run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_t_empty_n ^ 1'b1) & (run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_t_empty_n ^ 1'b1) & (run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_t_empty_n ^ 1'b1) & (run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_t_empty_n ^ 1'b1) & (run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_t_empty_n ^ 1'b1) & (run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_t_empty_n ^ 1'b1) & entry_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data = ((read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_full_n & ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data) | ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data);

assign ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1 = ((read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_full_n & ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1) | ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1);

assign ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2 = ((read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_full_n & ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2) | ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2);

assign ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3 = ((read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_full_n & ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3) | ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3);

assign ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4 = ((read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_full_n & ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4) | ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4);

assign ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5 = ((read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_full_n & ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5) | ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5);

assign ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6 = ((read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_full_n & ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6) | ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6);

assign ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7 = ((read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_full_n & ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7) | ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7);

assign ap_sync_channel_write_taskId_c12_channel = ((taskId_c12_channel_full_n & ap_channel_done_taskId_c12_channel) | ap_sync_reg_channel_write_taskId_c12_channel);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_read_test_U0_ap_ready = (read_test_U0_ap_ready | ap_sync_reg_read_test_U0_ap_ready);

assign ap_sync_ready = (ap_sync_read_test_U0_ap_ready & ap_sync_entry_proc_U0_ap_ready);

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign m_axi_gmem_ARADDR = read_test_U0_m_axi_gmem_ARADDR;

assign m_axi_gmem_ARBURST = read_test_U0_m_axi_gmem_ARBURST;

assign m_axi_gmem_ARCACHE = read_test_U0_m_axi_gmem_ARCACHE;

assign m_axi_gmem_ARID = read_test_U0_m_axi_gmem_ARID;

assign m_axi_gmem_ARLEN = read_test_U0_m_axi_gmem_ARLEN;

assign m_axi_gmem_ARLOCK = read_test_U0_m_axi_gmem_ARLOCK;

assign m_axi_gmem_ARPROT = read_test_U0_m_axi_gmem_ARPROT;

assign m_axi_gmem_ARQOS = read_test_U0_m_axi_gmem_ARQOS;

assign m_axi_gmem_ARREGION = read_test_U0_m_axi_gmem_ARREGION;

assign m_axi_gmem_ARSIZE = read_test_U0_m_axi_gmem_ARSIZE;

assign m_axi_gmem_ARUSER = read_test_U0_m_axi_gmem_ARUSER;

assign m_axi_gmem_ARVALID = read_test_U0_m_axi_gmem_ARVALID;

assign m_axi_gmem_AWADDR = writeOutcome_U0_m_axi_gmem_AWADDR;

assign m_axi_gmem_AWBURST = writeOutcome_U0_m_axi_gmem_AWBURST;

assign m_axi_gmem_AWCACHE = writeOutcome_U0_m_axi_gmem_AWCACHE;

assign m_axi_gmem_AWID = writeOutcome_U0_m_axi_gmem_AWID;

assign m_axi_gmem_AWLEN = writeOutcome_U0_m_axi_gmem_AWLEN;

assign m_axi_gmem_AWLOCK = writeOutcome_U0_m_axi_gmem_AWLOCK;

assign m_axi_gmem_AWPROT = writeOutcome_U0_m_axi_gmem_AWPROT;

assign m_axi_gmem_AWQOS = writeOutcome_U0_m_axi_gmem_AWQOS;

assign m_axi_gmem_AWREGION = writeOutcome_U0_m_axi_gmem_AWREGION;

assign m_axi_gmem_AWSIZE = writeOutcome_U0_m_axi_gmem_AWSIZE;

assign m_axi_gmem_AWUSER = writeOutcome_U0_m_axi_gmem_AWUSER;

assign m_axi_gmem_AWVALID = writeOutcome_U0_m_axi_gmem_AWVALID;

assign m_axi_gmem_BREADY = writeOutcome_U0_m_axi_gmem_BREADY;

assign m_axi_gmem_RREADY = read_test_U0_m_axi_gmem_RREADY;

assign m_axi_gmem_WDATA = writeOutcome_U0_m_axi_gmem_WDATA;

assign m_axi_gmem_WID = writeOutcome_U0_m_axi_gmem_WID;

assign m_axi_gmem_WLAST = writeOutcome_U0_m_axi_gmem_WLAST;

assign m_axi_gmem_WSTRB = writeOutcome_U0_m_axi_gmem_WSTRB;

assign m_axi_gmem_WUSER = writeOutcome_U0_m_axi_gmem_WUSER;

assign m_axi_gmem_WVALID = writeOutcome_U0_m_axi_gmem_WVALID;

assign read_test_U0_ap_continue = (ap_sync_channel_write_taskId_c12_channel & ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7 & ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6 & ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5 & ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4 & ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3 & ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2 & ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1 & ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data);

assign read_test_U0_ap_start = ((ap_sync_reg_read_test_U0_ap_ready ^ 1'b1) & ap_start);

assign read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_1_full_n = run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_i_full_n;

assign read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_2_full_n = run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_i_full_n;

assign read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_3_full_n = run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_i_full_n;

assign read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_4_full_n = run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_i_full_n;

assign read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_5_full_n = run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_i_full_n;

assign read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_6_full_n = run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_i_full_n;

assign read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_7_full_n = run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_i_full_n;

assign read_test_U0_run_controlStr_REGION_T_16_ap_int_8_ap_int_16_ap_int_32_stream_ap_int_8_0_data_full_n = run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_i_full_n;

assign run_test_U0_ap_continue = error_full_n;

assign run_test_U0_ap_start = (taskId_c12_channel_empty_n & run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_t_empty_n & run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_t_empty_n & run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_t_empty_n & run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_t_empty_n & run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_t_empty_n & run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_t_empty_n & run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_t_empty_n & run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_t_empty_n);

assign toScheduler_TDATA = writeOutcome_U0_toScheduler_TDATA;

assign toScheduler_TVALID = writeOutcome_U0_toScheduler_TVALID;

assign writeOutcome_U0_ap_continue = ap_continue;

assign writeOutcome_U0_ap_start = error_empty_n;

endmodule //run_runTestAfterInit
