$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module object_registry_testbench $end
  $var wire 32 # test_object_registry__Vstatic__handle1 [31:0] $end
  $var wire 32 $ test_object_registry__Vstatic__handle2 [31:0] $end
  $var wire 32 % test_object_registry__Vstatic__handle3 [31:0] $end
  $var wire 32 & test_object_registry__Vstatic__handle4 [31:0] $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000001 #
b00000000000000000000000000000010 $
b00000000000000000000000000000011 %
b00000000000000000000000000000100 &
