{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671972845682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671972845682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 25 16:24:04 2022 " "Processing started: Sun Dec 25 16:24:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671972845682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671972845682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_sim -c quartus_sim " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_sim -c quartus_sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671972845682 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  f02300000000\" SN=28994724 SIGN2=0 License path:  C:\\flexlm\\LICENSE.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  f02300000000\" SN=28994724 SIGN2=0 License path:  C:\\flexlm\\LICENSE.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1671972846152 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_talkback License text:  f02300000000\" SN=28994724 SIGN2=0 License path:  C:\\flexlm\\LICENSE.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_talkback License text:  f02300000000\" SN=28994724 SIGN2=0 License path:  C:\\flexlm\\LICENSE.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1671972846235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1671972846235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/reciprocal.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/reciprocal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reciprocal " "Found entity 1: Reciprocal" {  } { { "../Reciprocal.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Reciprocal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/wave_gen_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/wave_gen_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_core " "Found entity 1: wave_gen_core" {  } { { "../wave_gen_core.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/wave_gen_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/wave_form_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/wave_form_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_form_gen " "Found entity 1: wave_form_gen" {  } { { "../wave_form_gen.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/wave_form_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/triangle.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/triangle.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle " "Found entity 1: triangle" {  } { { "../triangle.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/triangle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "../subtractor.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/square.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/square.v" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "../square.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/sine.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine " "Found entity 1: sine" {  } { { "../sine.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/sine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Register.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "../Mux2to1.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/half_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/half_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_wave " "Found entity 1: half_wave" {  } { { "../half_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/half_wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/full_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/full_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_wave " "Found entity 1: full_wave" {  } { { "../full_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/full_wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/frequency_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/frequency_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_selector " "Found entity 1: Frequency_selector" {  } { { "../Frequency_selector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Frequency_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "../DDS.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC " "Found entity 1: DAC" {  } { { "../DAC.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/counter_with_ld.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/counter_with_ld.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_with_ld " "Found entity 1: counter_with_ld" {  } { { "../counter_with_ld.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/counter_with_ld.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Counter.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/amplitude_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/amplitude_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Amplitude_selector " "Found entity 1: Amplitude_selector" {  } { { "../Amplitude_selector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Amplitude_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Adder.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinrom.v 1 1 " "Found 1 design units, including 1 entities, in source file sinrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinROM " "Found entity 1: sinROM" {  } { { "sinROM.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/sinROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/dldlab/lab3new/quartus_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/quartus_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 quartus_sim " "Found entity 1: quartus_sim" {  } { { "../quartus_sim.bdf" "" { Schematic "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quartus_sim " "Elaborating entity \"quartus_sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671972846341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC DAC:inst4 " "Elaborating entity \"DAC\" for hierarchy \"DAC:inst4\"" {  } { { "../quartus_sim.bdf" "inst4" { Schematic "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim.bdf" { { 160 960 1144 272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter DAC:inst4\|Counter:cnt " "Elaborating entity \"Counter\" for hierarchy \"DAC:inst4\|Counter:cnt\"" {  } { { "../DAC.v" "cnt" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/DAC.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846350 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counter.v(17) " "Verilog HDL assignment warning at Counter.v(17): truncated value with size 32 to match size of target (8)" {  } { { "../Counter.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671972846350 "|quartus_sim|DAC:inst4|Counter:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Amplitude_selector Amplitude_selector:inst3 " "Elaborating entity \"Amplitude_selector\" for hierarchy \"Amplitude_selector:inst3\"" {  } { { "../quartus_sim.bdf" "inst3" { Schematic "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim.bdf" { { 288 696 904 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_core wave_gen_core:inst " "Elaborating entity \"wave_gen_core\" for hierarchy \"wave_gen_core:inst\"" {  } { { "../quartus_sim.bdf" "inst" { Schematic "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim.bdf" { { 120 472 672 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reciprocal wave_gen_core:inst\|Reciprocal:reciprocal_wave " "Elaborating entity \"Reciprocal\" for hierarchy \"wave_gen_core:inst\|Reciprocal:reciprocal_wave\"" {  } { { "../wave_gen_core.v" "reciprocal_wave" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/wave_gen_core.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square wave_gen_core:inst\|square:square_wave " "Elaborating entity \"square\" for hierarchy \"wave_gen_core:inst\|square:square_wave\"" {  } { { "../wave_gen_core.v" "square_wave" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/wave_gen_core.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle wave_gen_core:inst\|triangle:triangle_wave " "Elaborating entity \"triangle\" for hierarchy \"wave_gen_core:inst\|triangle:triangle_wave\"" {  } { { "../wave_gen_core.v" "triangle_wave" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/wave_gen_core.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine wave_gen_core:inst\|sine:sine_wave " "Elaborating entity \"sine\" for hierarchy \"wave_gen_core:inst\|sine:sine_wave\"" {  } { { "../wave_gen_core.v" "sine_wave" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/wave_gen_core.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register wave_gen_core:inst\|sine:sine_wave\|Register:sine " "Elaborating entity \"Register\" for hierarchy \"wave_gen_core:inst\|sine:sine_wave\|Register:sine\"" {  } { { "../sine.v" "sine" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/sine.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder wave_gen_core:inst\|sine:sine_wave\|Adder:adder_sine " "Elaborating entity \"Adder\" for hierarchy \"wave_gen_core:inst\|sine:sine_wave\|Adder:adder_sine\"" {  } { { "../sine.v" "adder_sine" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/sine.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor wave_gen_core:inst\|sine:sine_wave\|subtractor:subtractor_cos " "Elaborating entity \"subtractor\" for hierarchy \"wave_gen_core:inst\|sine:sine_wave\|subtractor:subtractor_cos\"" {  } { { "../sine.v" "subtractor_cos" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/sine.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_wave wave_gen_core:inst\|full_wave:full_sine_wave " "Elaborating entity \"full_wave\" for hierarchy \"wave_gen_core:inst\|full_wave:full_sine_wave\"" {  } { { "../wave_gen_core.v" "full_sine_wave" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/wave_gen_core.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846371 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_wave_out full_wave.v(8) " "Verilog HDL Always Construct warning at full_wave.v(8): inferring latch(es) for variable \"full_wave_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../full_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/full_wave.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671972846372 "|quartus_sim|wave_gen_core:inst|full_wave:full_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_wave_out\[0\] full_wave.v(8) " "Inferred latch for \"full_wave_out\[0\]\" at full_wave.v(8)" {  } { { "../full_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/full_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846372 "|quartus_sim|wave_gen_core:inst|full_wave:full_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_wave_out\[1\] full_wave.v(8) " "Inferred latch for \"full_wave_out\[1\]\" at full_wave.v(8)" {  } { { "../full_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/full_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846372 "|quartus_sim|wave_gen_core:inst|full_wave:full_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_wave_out\[2\] full_wave.v(8) " "Inferred latch for \"full_wave_out\[2\]\" at full_wave.v(8)" {  } { { "../full_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/full_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846372 "|quartus_sim|wave_gen_core:inst|full_wave:full_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_wave_out\[3\] full_wave.v(8) " "Inferred latch for \"full_wave_out\[3\]\" at full_wave.v(8)" {  } { { "../full_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/full_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846372 "|quartus_sim|wave_gen_core:inst|full_wave:full_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_wave_out\[4\] full_wave.v(8) " "Inferred latch for \"full_wave_out\[4\]\" at full_wave.v(8)" {  } { { "../full_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/full_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846372 "|quartus_sim|wave_gen_core:inst|full_wave:full_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_wave_out\[5\] full_wave.v(8) " "Inferred latch for \"full_wave_out\[5\]\" at full_wave.v(8)" {  } { { "../full_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/full_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846372 "|quartus_sim|wave_gen_core:inst|full_wave:full_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_wave_out\[6\] full_wave.v(8) " "Inferred latch for \"full_wave_out\[6\]\" at full_wave.v(8)" {  } { { "../full_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/full_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846372 "|quartus_sim|wave_gen_core:inst|full_wave:full_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_wave_out\[7\] full_wave.v(8) " "Inferred latch for \"full_wave_out\[7\]\" at full_wave.v(8)" {  } { { "../full_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/full_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846372 "|quartus_sim|wave_gen_core:inst|full_wave:full_sine_wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_wave wave_gen_core:inst\|half_wave:half_sine_wave " "Elaborating entity \"half_wave\" for hierarchy \"wave_gen_core:inst\|half_wave:half_sine_wave\"" {  } { { "../wave_gen_core.v" "half_sine_wave" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/wave_gen_core.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846373 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "half_wave_out half_wave.v(8) " "Verilog HDL Always Construct warning at half_wave.v(8): inferring latch(es) for variable \"half_wave_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../half_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/half_wave.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671972846374 "|quartus_sim|wave_gen_core:inst|half_wave:half_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_wave_out\[0\] half_wave.v(8) " "Inferred latch for \"half_wave_out\[0\]\" at half_wave.v(8)" {  } { { "../half_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/half_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846374 "|quartus_sim|wave_gen_core:inst|half_wave:half_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_wave_out\[1\] half_wave.v(8) " "Inferred latch for \"half_wave_out\[1\]\" at half_wave.v(8)" {  } { { "../half_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/half_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846374 "|quartus_sim|wave_gen_core:inst|half_wave:half_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_wave_out\[2\] half_wave.v(8) " "Inferred latch for \"half_wave_out\[2\]\" at half_wave.v(8)" {  } { { "../half_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/half_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846374 "|quartus_sim|wave_gen_core:inst|half_wave:half_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_wave_out\[3\] half_wave.v(8) " "Inferred latch for \"half_wave_out\[3\]\" at half_wave.v(8)" {  } { { "../half_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/half_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846374 "|quartus_sim|wave_gen_core:inst|half_wave:half_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_wave_out\[4\] half_wave.v(8) " "Inferred latch for \"half_wave_out\[4\]\" at half_wave.v(8)" {  } { { "../half_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/half_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846374 "|quartus_sim|wave_gen_core:inst|half_wave:half_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_wave_out\[5\] half_wave.v(8) " "Inferred latch for \"half_wave_out\[5\]\" at half_wave.v(8)" {  } { { "../half_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/half_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846374 "|quartus_sim|wave_gen_core:inst|half_wave:half_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_wave_out\[6\] half_wave.v(8) " "Inferred latch for \"half_wave_out\[6\]\" at half_wave.v(8)" {  } { { "../half_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/half_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846374 "|quartus_sim|wave_gen_core:inst|half_wave:half_sine_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_wave_out\[7\] half_wave.v(8) " "Inferred latch for \"half_wave_out\[7\]\" at half_wave.v(8)" {  } { { "../half_wave.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/half_wave.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671972846374 "|quartus_sim|wave_gen_core:inst|half_wave:half_sine_wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS wave_gen_core:inst\|DDS:DDS_wave " "Elaborating entity \"DDS\" for hierarchy \"wave_gen_core:inst\|DDS:DDS_wave\"" {  } { { "../wave_gen_core.v" "DDS_wave" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/wave_gen_core.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder wave_gen_core:inst\|DDS:DDS_wave\|Adder:adder_reg " "Elaborating entity \"Adder\" for hierarchy \"wave_gen_core:inst\|DDS:DDS_wave\|Adder:adder_reg\"" {  } { { "../DDS.v" "adder_reg" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/DDS.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register wave_gen_core:inst\|DDS:DDS_wave\|Register:adr_reg " "Elaborating entity \"Register\" for hierarchy \"wave_gen_core:inst\|DDS:DDS_wave\|Register:adr_reg\"" {  } { { "../DDS.v" "adr_reg" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/DDS.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Register.v(16) " "Verilog HDL assignment warning at Register.v(16): truncated value with size 16 to match size of target (8)" {  } { { "../Register.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Register.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671972846379 "|quartus_sim|wave_gen_core:inst|DDS:DDS_wave|Register:adr_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinROM wave_gen_core:inst\|DDS:DDS_wave\|sinROM:sine_ROM " "Elaborating entity \"sinROM\" for hierarchy \"wave_gen_core:inst\|DDS:DDS_wave\|sinROM:sine_ROM\"" {  } { { "../DDS.v" "sine_ROM" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/DDS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave_gen_core:inst\|DDS:DDS_wave\|sinROM:sine_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave_gen_core:inst\|DDS:DDS_wave\|sinROM:sine_ROM\|altsyncram:altsyncram_component\"" {  } { { "sinROM.v" "altsyncram_component" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/sinROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_gen_core:inst\|DDS:DDS_wave\|sinROM:sine_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave_gen_core:inst\|DDS:DDS_wave\|sinROM:sine_ROM\|altsyncram:altsyncram_component\"" {  } { { "sinROM.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/sinROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671972846419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_gen_core:inst\|DDS:DDS_wave\|sinROM:sine_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave_gen_core:inst\|DDS:DDS_wave\|sinROM:sine_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine.mif " "Parameter \"init_file\" = \"sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846420 ""}  } { { "sinROM.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/sinROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671972846420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_if91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_if91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_if91 " "Found entity 1: altsyncram_if91" {  } { { "db/altsyncram_if91.tdf" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/db/altsyncram_if91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_if91 wave_gen_core:inst\|DDS:DDS_wave\|sinROM:sine_ROM\|altsyncram:altsyncram_component\|altsyncram_if91:auto_generated " "Elaborating entity \"altsyncram_if91\" for hierarchy \"wave_gen_core:inst\|DDS:DDS_wave\|sinROM:sine_ROM\|altsyncram:altsyncram_component\|altsyncram_if91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_selector Frequency_selector:inst2 " "Elaborating entity \"Frequency_selector\" for hierarchy \"Frequency_selector:inst2\"" {  } { { "../quartus_sim.bdf" "inst2" { Schematic "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim.bdf" { { 344 168 360 456 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_with_ld Frequency_selector:inst2\|counter_with_ld:freq_cnt " "Elaborating entity \"counter_with_ld\" for hierarchy \"Frequency_selector:inst2\|counter_with_ld:freq_cnt\"" {  } { { "../Frequency_selector.v" "freq_cnt" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Frequency_selector.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counter_with_ld.v(21) " "Verilog HDL assignment warning at counter_with_ld.v(21): truncated value with size 32 to match size of target (9)" {  } { { "../counter_with_ld.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/counter_with_ld.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671972846496 "|quartus_sim|Frequency_selector:inst2|counter_with_ld:freq_cnt"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wave_gen_core:inst\|Reciprocal:reciprocal_wave\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wave_gen_core:inst\|Reciprocal:reciprocal_wave\|Div0\"" {  } { { "../Reciprocal.v" "Div0" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Reciprocal.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671972846658 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1671972846658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_gen_core:inst\|Reciprocal:reciprocal_wave\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"wave_gen_core:inst\|Reciprocal:reciprocal_wave\|lpm_divide:Div0\"" {  } { { "../Reciprocal.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Reciprocal.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671972846693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_gen_core:inst\|Reciprocal:reciprocal_wave\|lpm_divide:Div0 " "Instantiated megafunction \"wave_gen_core:inst\|Reciprocal:reciprocal_wave\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671972846693 ""}  } { { "../Reciprocal.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Reciprocal.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671972846693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671972846915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671972846915 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Register.v" "" { Text "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Register.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1671972847119 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1671972847119 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671972847537 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671972847537 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../quartus_sim.bdf" "" { Schematic "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim.bdf" { { 424 392 560 440 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671972847595 "|quartus_sim|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../quartus_sim.bdf" "" { Schematic "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim.bdf" { { 424 392 560 440 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671972847595 "|quartus_sim|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../quartus_sim.bdf" "" { Schematic "E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim.bdf" { { 424 392 560 440 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671972847595 "|quartus_sim|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1671972847595 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671972847596 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671972847596 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671972847596 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1671972847596 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671972847596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671972847650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 25 16:24:07 2022 " "Processing ended: Sun Dec 25 16:24:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671972847650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671972847650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671972847650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671972847650 ""}
