//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19856038
// Cuda compilation tools, release 7.5, V7.5.17
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	_Z20convolution2D_kerneliiPfS_

.visible .entry _Z20convolution2D_kerneliiPfS_(
	.param .u32 _Z20convolution2D_kerneliiPfS__param_0,
	.param .u32 _Z20convolution2D_kerneliiPfS__param_1,
	.param .u64 _Z20convolution2D_kerneliiPfS__param_2,
	.param .u64 _Z20convolution2D_kerneliiPfS__param_3
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd1, [_Z20convolution2D_kerneliiPfS__param_2];
	ld.param.u64 	%rd2, [_Z20convolution2D_kerneliiPfS__param_3];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ctaid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r2, %r6, %r7, %r8;
	setp.lt.s32	%p1, %r2, 4095;
	setp.lt.s32	%p2, %r1, 4095;
	and.pred  	%p3, %p1, %p2;
	setp.gt.s32	%p4, %r2, 0;
	and.pred  	%p5, %p3, %p4;
	setp.gt.s32	%p6, %r1, 0;
	and.pred  	%p7, %p5, %p6;
	@!%p7 bra 	BB0_2;
	bra.uni 	BB0_1;

BB0_1:
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	shl.b32 	%r9, %r2, 12;
	add.s32 	%r10, %r9, %r1;
	add.s32 	%r11, %r10, -4097;
	mul.wide.s32 	%rd5, %r11, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.f32 	%f1, [%rd6];
	ld.global.f32 	%f2, [%rd6+4];
	mul.f32 	%f3, %f2, 0f3F000000;
	fma.rn.f32 	%f4, %f1, 0f3E4CCCCD, %f3;
	ld.global.f32 	%f5, [%rd6+8];
	fma.rn.f32 	%f6, %f5, 0fBF4CCCCD, %f4;
	ld.global.f32 	%f7, [%rd6+16384];
	fma.rn.f32 	%f8, %f7, 0fBE99999A, %f6;
	mul.wide.s32 	%rd7, %r10, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.f32 	%f9, [%rd8];
	fma.rn.f32 	%f10, %f9, 0f3F19999A, %f8;
	ld.global.f32 	%f11, [%rd6+16392];
	fma.rn.f32 	%f12, %f11, 0fBF666666, %f10;
	ld.global.f32 	%f13, [%rd6+32768];
	fma.rn.f32 	%f14, %f13, 0f3ECCCCCD, %f12;
	ld.global.f32 	%f15, [%rd6+32772];
	fma.rn.f32 	%f16, %f15, 0f3F333333, %f14;
	ld.global.f32 	%f17, [%rd6+32776];
	fma.rn.f32 	%f18, %f17, 0f3DCCCCCD, %f16;
	add.s64 	%rd9, %rd4, %rd7;
	st.global.f32 	[%rd9], %f18;

BB0_2:
	ret;
}


