#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov 17 13:05:48 2021
# Process ID: 59456
# Current directory: /home/aidin/Documents/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/cmb_clk/cmb_clk.runs/synth_1
# Command line: vivado -log cmb_clk.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cmb_clk.tcl
# Log file: /home/aidin/Documents/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/cmb_clk/cmb_clk.runs/synth_1/cmb_clk.vds
# Journal file: /home/aidin/Documents/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/cmb_clk/cmb_clk.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source cmb_clk.tcl -notrace
