INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pinto/Documentos/SEDR/Task_1/8_bit_multiplier/8_bit_multiplier.srcs/sources_1/new/test_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pinto/Documentos/SEDR/Task_1/8_bit_multiplier/8_bit_multiplier.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
