ARM GAS  /tmp/ccIB6TLq.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_conv_partial_q15.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_conv_partial_q15,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	arm_conv_partial_q15
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	arm_conv_partial_q15:
  27              	.LVL0:
  28              	.LFB145:
  29              		.file 1 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c"
   1:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** /* ----------------------------------------------------------------------
   2:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Project:      CMSIS DSP Library
   3:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Title:        arm_conv_partial_q15.c
   4:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Description:  Partial convolution of Q15 sequences
   5:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  *
   6:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * $Date:        18. March 2019
   7:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * $Revision:    V1.6.0
   8:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  *
   9:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Target Processor: Cortex-M cores
  10:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * -------------------------------------------------------------------- */
  11:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** /*
  12:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  *
  14:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  *
  16:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * not use this file except in compliance with the License.
  18:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * You may obtain a copy of the License at
  19:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  *
  20:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  *
  22:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * See the License for the specific language governing permissions and
  26:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * limitations under the License.
  27:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  */
  28:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  29:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #include "arm_math.h"
ARM GAS  /tmp/ccIB6TLq.s 			page 2


  30:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  31:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** /**
  32:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   @ingroup groupFilters
  33:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  */
  34:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  35:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** /**
  36:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   @addtogroup PartialConv
  37:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   @{
  38:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  */
  39:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  40:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** /**
  41:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   @brief         Partial convolution of Q15 sequences.
  42:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   @param[in]     pSrcA      points to the first input sequence
  43:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   @param[in]     srcALen    length of the first input sequence
  44:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   @param[in]     pSrcB      points to the second input sequence
  45:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   @param[in]     srcBLen    length of the second input sequence
  46:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   @param[out]    pDst       points to the location where the output result is written
  47:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   @param[in]     firstIndex is the first output sample to start with
  48:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   @param[in]     numPoints  is the number of output points to be computed
  49:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   @return        execution status
  50:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  51:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : requested subset is not in the range [0 srcALen
  52:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  53:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   @remark
  54:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****                    Refer to \ref arm_conv_partial_fast_q15() for a faster but less precise version 
  55:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   @remark
  56:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****                    Refer to \ref arm_conv_partial_opt_q15() for a faster implementation of this fun
  57:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  */
  58:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  59:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** arm_status arm_conv_partial_q15(
  60:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   const q15_t * pSrcA,
  61:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         uint32_t srcALen,
  62:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   const q15_t * pSrcB,
  63:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         uint32_t srcBLen,
  64:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         q15_t * pDst,
  65:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         uint32_t firstIndex,
  66:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         uint32_t numPoints)
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** {
  30              		.loc 1 67 1 view -0
  31              		.cfi_startproc
  32              		@ args = 12, pretend = 0, frame = 80
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  69:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #if defined (ARM_MATH_DSP)
  70:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  71:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   const q15_t *pIn1;                                   /* InputA pointer */
  34              		.loc 1 71 3 view .LVU1
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   const q15_t *pIn2;                                   /* InputB pointer */
  35              		.loc 1 72 3 view .LVU2
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         q15_t *pOut = pDst;                            /* Output pointer */
  36              		.loc 1 73 9 view .LVU3
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  37              		.loc 1 67 1 is_stmt 0 view .LVU4
  38 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 36
  41              		.cfi_offset 4, -36
ARM GAS  /tmp/ccIB6TLq.s 			page 3


  42              		.cfi_offset 5, -32
  43              		.cfi_offset 6, -28
  44              		.cfi_offset 7, -24
  45              		.cfi_offset 8, -20
  46              		.cfi_offset 9, -16
  47              		.cfi_offset 10, -12
  48              		.cfi_offset 11, -8
  49              		.cfi_offset 14, -4
  50 0004 0C46     		mov	r4, r1
  51 0006 95B0     		sub	sp, sp, #84
  52              	.LCFI1:
  53              		.cfi_def_cfa_offset 120
  54              	.LVL1:
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         q63_t sum, acc0, acc1, acc2, acc3;             /* Accumulator */
  55              		.loc 1 74 9 is_stmt 1 view .LVU5
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   const q15_t *px;                                     /* Intermediate inputA pointer */
  56              		.loc 1 75 3 view .LVU6
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   const q15_t *py;                                     /* Intermediate inputB pointer */
  57              		.loc 1 76 3 view .LVU7
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   const q15_t *pSrc1, *pSrc2;                          /* Intermediate pointers */
  58              		.loc 1 77 3 view .LVU8
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         q31_t x0, x1, x2, x3, c0;                      /* Temporary input variables to hold state a
  59              		.loc 1 78 9 view .LVU9
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         int32_t blockSize1, blockSize2, blockSize3;    /* Loop counters */
  60              		.loc 1 79 9 view .LVU10
  80:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         uint32_t j, k, count, blkCnt, check;
  61              		.loc 1 80 9 view .LVU11
  81:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         arm_status status;                             /* Status of Partial convolution */
  62              		.loc 1 81 9 view .LVU12
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  83:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   /* Check for range of output samples to be calculated */
  84:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
  63              		.loc 1 84 3 view .LVU13
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  64              		.loc 1 67 1 is_stmt 0 view .LVU14
  65 0008 1E46     		mov	r6, r3
  66 000a 651E     		subs	r5, r4, #1
  67              		.loc 1 84 19 view .LVU15
  68 000c 1F9F     		ldr	r7, [sp, #124]
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  69              		.loc 1 67 1 view .LVU16
  70 000e 0491     		str	r1, [sp, #16]
  71 0010 2099     		ldr	r1, [sp, #128]
  72              	.LVL2:
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  73              		.loc 1 67 1 view .LVU17
  74 0012 0C93     		str	r3, [sp, #48]
  75 0014 0792     		str	r2, [sp, #28]
  76              		.loc 1 84 19 view .LVU18
  77 0016 7B18     		adds	r3, r7, r1
  78              	.LVL3:
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  79              		.loc 1 67 1 view .LVU19
  80 0018 1746     		mov	r7, r2
  81              		.loc 1 84 44 view .LVU20
  82 001a 7219     		adds	r2, r6, r5
  83              	.LVL4:
ARM GAS  /tmp/ccIB6TLq.s 			page 4


  84              		.loc 1 84 44 view .LVU21
  85 001c 0F95     		str	r5, [sp, #60]
  86              		.loc 1 84 6 view .LVU22
  87 001e 9342     		cmp	r3, r2
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  88              		.loc 1 67 1 view .LVU23
  89 0020 0090     		str	r0, [sp]
  90              		.loc 1 84 6 view .LVU24
  91 0022 00F2ED82 		bhi	.L49
  85:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   {
  86:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Set status as ARM_MATH_ARGUMENT_ERROR */
  87:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     status = ARM_MATH_ARGUMENT_ERROR;
  88:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   }
  89:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   else
  90:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   {
  91:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* The algorithm implementation is based on the lengths of the inputs. */
  92:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* srcB is always made to slide across srcA. */
  93:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* So srcBLen is always considered as shorter or equal to srcALen */
  94:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     if (srcALen >= srcBLen)
  92              		.loc 1 94 5 is_stmt 1 view .LVU25
  93              		.loc 1 94 8 is_stmt 0 view .LVU26
  94 0026 A642     		cmp	r6, r4
  95 0028 05D8     		bhi	.L3
  96 002a 751E     		subs	r5, r6, #1
  95:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
  96:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Initialization of inputA pointer */
  97:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       pIn1 = pSrcA;
  97              		.loc 1 97 12 view .LVU27
  98 002c 0790     		str	r0, [sp, #28]
  98:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  99:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Initialization of inputB pointer */
 100:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       pIn2 = pSrcB;
  99              		.loc 1 100 12 view .LVU28
 100 002e 0097     		str	r7, [sp]
 101 0030 0F95     		str	r5, [sp, #60]
  94:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 102              		.loc 1 94 8 view .LVU29
 103 0032 0C94     		str	r4, [sp, #48]
 104 0034 0496     		str	r6, [sp, #16]
 105              	.L3:
 106              	.LVL5:
 101:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     else
 103:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 104:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Initialization of inputA pointer */
 105:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       pIn1 = pSrcB;
 106:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 107:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Initialization of inputB pointer */
 108:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       pIn2 = pSrcA;
 109:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 110:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* srcBLen is always considered as shorter or equal to srcALen */
 111:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       j = srcBLen;
 112:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       srcBLen = srcALen;
 113:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       srcALen = j;
 114:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 115:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 116:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Conditions to check which loopCounter holds
ARM GAS  /tmp/ccIB6TLq.s 			page 5


 117:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * the first and last indices of the output samples to be calculated. */
 118:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     check = firstIndex + numPoints;
 107              		.loc 1 118 5 is_stmt 1 view .LVU30
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize3 = ((int32_t)check > (int32_t)srcALen) ? (int32_t)check - (int32_t)srcALen : 0;
 108              		.loc 1 119 5 view .LVU31
 109              		.loc 1 119 90 is_stmt 0 view .LVU32
 110 0036 0C9A     		ldr	r2, [sp, #48]
 120:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize3 = ((int32_t)firstIndex > (int32_t)srcALen - 1) ? blockSize3 - (int32_t)firstIndex + 
 111              		.loc 1 120 117 view .LVU33
 112 0038 0C98     		ldr	r0, [sp, #48]
 113              	.LVL6:
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize3 = ((int32_t)check > (int32_t)srcALen) ? (int32_t)check - (int32_t)srcALen : 0;
 114              		.loc 1 119 90 view .LVU34
 115 003a 9342     		cmp	r3, r2
 116              		.loc 1 120 117 view .LVU35
 117 003c 1F9C     		ldr	r4, [sp, #124]
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize3 = ((int32_t)check > (int32_t)srcALen) ? (int32_t)check - (int32_t)srcALen : 0;
 118              		.loc 1 119 90 view .LVU36
 119 003e CCBF     		ite	gt
 120 0040 9A1A     		subgt	r2, r3, r2
 121 0042 0022     		movle	r2, #0
 122              		.loc 1 120 117 view .LVU37
 123 0044 A042     		cmp	r0, r4
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize3 = ((int32_t)check > (int32_t)srcALen) ? (int32_t)check - (int32_t)srcALen : 0;
 124              		.loc 1 119 90 view .LVU38
 125 0046 0692     		str	r2, [sp, #24]
 126              	.LVL7:
 127              		.loc 1 120 5 is_stmt 1 view .LVU39
 128              		.loc 1 120 117 is_stmt 0 view .LVU40
 129 0048 40F38682 		ble	.L116
 130              	.LVL8:
 131              	.L5:
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize1 = ((int32_t) srcBLen - 1) - (int32_t) firstIndex;
 132              		.loc 1 121 5 is_stmt 1 discriminator 4 view .LVU41
 133              		.loc 1 121 42 is_stmt 0 discriminator 4 view .LVU42
 134 004c 1F9A     		ldr	r2, [sp, #124]
 135 004e 6FEA020E 		mvn	lr, r2
 136 0052 049A     		ldr	r2, [sp, #16]
 137 0054 9644     		add	lr, lr, r2
 138              	.LVL9:
 122:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 : (int32_t) numPoints) :
 139              		.loc 1 122 5 is_stmt 1 discriminator 4 view .LVU43
 140              		.loc 1 122 99 is_stmt 0 discriminator 4 view .LVU44
 141 0056 BEF1000F 		cmp	lr, #0
 142 005a 40F3B682 		ble	.L6
 143              		.loc 1 122 76 discriminator 1 view .LVU45
 144 005e 0F9A     		ldr	r2, [sp, #60]
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize2 = (int32_t) check - ((blockSize3 + blockSize1) + (int32_t) firstIndex);
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
 125:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 126:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
 127:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* The function is internally
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * divided into three stages according to the number of multiplications that has to be
 129:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * taken place between inputA samples and inputB samples. In the first stage of the
 130:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * algorithm, the multiplications increase by one for every iteration.
 131:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * In the second stage of the algorithm, srcBLen number of multiplications are done.
 132:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * In the third stage of the algorithm, the multiplications decrease by one
ARM GAS  /tmp/ccIB6TLq.s 			page 6


 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * for every iteration. */
 134:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 135:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Set the output pointer to point to the firstIndex
 136:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * of the output sample to be calculated. */
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     pOut = pDst + firstIndex;
 138:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 139:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* --------------------------
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * Initializations of stage1
 141:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * -------------------------*/
 142:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 143:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* sum = x[0] * y[0]
 144:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * sum = x[0] * y[1] + x[1] * y[0]
 145:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * ....
 146:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
 147:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      */
 148:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 149:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* In this stage the MAC operations are increased by 1 for every iteration.
 150:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        The count variable holds the number of MAC operations performed.
 151:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        Since the partial convolution starts from firstIndex
 152:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        Number of Macs to be performed is firstIndex + 1 */
 153:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     count = 1U + firstIndex;
 154:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 155:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Working pointer of inputA */
 156:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     px = pIn1;
 157:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 158:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Working pointer of inputB */
 159:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     pSrc2 = pIn2 + firstIndex;
 145              		.loc 1 159 11 discriminator 1 view .LVU46
 146 0060 1F9D     		ldr	r5, [sp, #124]
 122:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 : (int32_t) numPoints) :
 147              		.loc 1 122 76 discriminator 1 view .LVU47
 148 0062 9342     		cmp	r3, r2
 149 0064 98BF     		it	ls
 150 0066 8E46     		movls	lr, r1
 151              	.LVL10:
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize2 = (int32_t) check - ((blockSize3 + blockSize1) + (int32_t) firstIndex);
 152              		.loc 1 123 5 is_stmt 1 discriminator 1 view .LVU48
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize2 = (int32_t) check - ((blockSize3 + blockSize1) + (int32_t) firstIndex);
 153              		.loc 1 123 49 is_stmt 0 discriminator 1 view .LVU49
 154 0068 0699     		ldr	r1, [sp, #24]
 153:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 155              		.loc 1 153 11 discriminator 1 view .LVU50
 156 006a 1F9A     		ldr	r2, [sp, #124]
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize2 = (int32_t) check - ((blockSize3 + blockSize1) + (int32_t) firstIndex);
 157              		.loc 1 123 49 discriminator 1 view .LVU51
 158 006c 7144     		add	r1, r1, lr
 153:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 159              		.loc 1 153 11 discriminator 1 view .LVU52
 160 006e 571C     		adds	r7, r2, #1
 161              	.LVL11:
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 162              		.loc 1 137 17 discriminator 1 view .LVU53
 163 0070 5200     		lsls	r2, r2, #1
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize2 = (int32_t) check - ((blockSize3 + blockSize1) + (int32_t) firstIndex);
 164              		.loc 1 123 63 discriminator 1 view .LVU54
 165 0072 2944     		add	r1, r1, r5
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pSrc2;
ARM GAS  /tmp/ccIB6TLq.s 			page 7


 161:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 162:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* ------------------------
 163:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * Stage1 process
 164:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * ----------------------*/
 165:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 166:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* For loop unrolling by 4, this stage is divided into two. */
 167:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* First part of this stage computes the MAC operations less than 4 */
 168:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Second part of this stage computes the MAC operations greater than or equal to 4 */
 169:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 170:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* The first part of the stage starts here */
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     while ((count < 4U) && (blockSize1 > 0U))
 166              		.loc 1 171 11 discriminator 1 view .LVU55
 167 0074 032F     		cmp	r7, #3
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
 168              		.loc 1 123 16 discriminator 1 view .LVU56
 169 0076 A3EB0101 		sub	r1, r3, r1
 170              	.LVL12:
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 171              		.loc 1 124 5 is_stmt 1 discriminator 1 view .LVU57
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 172              		.loc 1 137 17 is_stmt 0 discriminator 1 view .LVU58
 173 007a DDE91E04 		ldrd	r0, r4, [sp, #120]
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 174              		.loc 1 124 16 discriminator 1 view .LVU59
 175 007e 21EAE173 		bic	r3, r1, r1, asr #31
 176              	.LVL13:
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 177              		.loc 1 137 17 discriminator 1 view .LVU60
 178 0082 00EB4400 		add	r0, r0, r4, lsl #1
 159:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pSrc2;
 179              		.loc 1 159 11 discriminator 1 view .LVU61
 180 0086 009C     		ldr	r4, [sp]
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 181              		.loc 1 124 16 discriminator 1 view .LVU62
 182 0088 1193     		str	r3, [sp, #68]
 183              	.LVL14:
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 184              		.loc 1 137 5 is_stmt 1 discriminator 1 view .LVU63
 153:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 185              		.loc 1 153 5 discriminator 1 view .LVU64
 156:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 186              		.loc 1 156 5 discriminator 1 view .LVU65
 159:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pSrc2;
 187              		.loc 1 159 5 discriminator 1 view .LVU66
 159:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pSrc2;
 188              		.loc 1 159 11 is_stmt 0 discriminator 1 view .LVU67
 189 008a 04EB4506 		add	r6, r4, r5, lsl #1
 190              	.LVL15:
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 191              		.loc 1 160 5 is_stmt 1 discriminator 1 view .LVU68
 192              		.loc 1 171 5 discriminator 1 view .LVU69
 193              		.loc 1 171 11 discriminator 1 view .LVU70
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 194              		.loc 1 137 17 is_stmt 0 discriminator 1 view .LVU71
 195 008e 0190     		str	r0, [sp, #4]
 196              		.loc 1 171 11 discriminator 1 view .LVU72
 197 0090 00F2B982 		bhi	.L8
ARM GAS  /tmp/ccIB6TLq.s 			page 8


 198              		.loc 1 171 11 discriminator 8 view .LVU73
 199 0094 BEF1000F 		cmp	lr, #0
 200 0098 00F0B582 		beq	.L8
 201 009c 079B     		ldr	r3, [sp, #28]
 202              	.LVL16:
 203              		.loc 1 171 11 discriminator 8 view .LVU74
 204 009e 0232     		adds	r2, r2, #2
 205 00a0 7446     		mov	r4, lr
 206 00a2 8646     		mov	lr, r0
 207              	.LVL17:
 172:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 173:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Accumulator is made zero for every iteration */
 174:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       sum = 0;
 175:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 176:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Loop over number of MAC operations between
 177:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        * inputA samples and inputB samples */
 178:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       k = count;
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (k > 0U)
 208              		.loc 1 180 13 is_stmt 1 view .LVU75
 209 00a4 9D18     		adds	r5, r3, r2
 210 00a6 9846     		mov	r8, r3
 211 00a8 F7B1     		cbz	r7, .L117
 212              	.LVL18:
 213              	.L51:
 174:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 214              		.loc 1 174 11 is_stmt 0 view .LVU76
 215 00aa 0023     		movs	r3, #0
 216              		.loc 1 180 13 view .LVU77
 217 00ac B146     		mov	r9, r6
 218 00ae 4046     		mov	r0, r8
 174:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 219              		.loc 1 174 11 view .LVU78
 220 00b0 1946     		mov	r1, r3
 221              	.LVL19:
 222              	.L10:
 181:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Perform the multiply-accumulates */
 183:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALD(*px++, *py--, sum);
 223              		.loc 1 183 9 is_stmt 1 view .LVU79
 224              		.loc 1 183 15 is_stmt 0 view .LVU80
 225 00b2 30F9022B 		ldrsh	r2, [r0], #2
 226              	.LVL20:
 227              		.loc 1 183 15 view .LVU81
 228 00b6 39F902C9 		ldrsh	ip, [r9], #-2
 229              	.LVL21:
 230              	.LBB128:
 231              	.LBI128:
 232              		.file 2 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
ARM GAS  /tmp/ccIB6TLq.s 			page 9


   9:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
ARM GAS  /tmp/ccIB6TLq.s 			page 10


  66:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
ARM GAS  /tmp/ccIB6TLq.s 			page 11


 123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccIB6TLq.s 			page 12


 180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccIB6TLq.s 			page 13


 237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccIB6TLq.s 			page 14


 294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/ccIB6TLq.s 			page 15


 351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
ARM GAS  /tmp/ccIB6TLq.s 			page 16


 408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
ARM GAS  /tmp/ccIB6TLq.s 			page 17


 465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccIB6TLq.s 			page 18


 522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
ARM GAS  /tmp/ccIB6TLq.s 			page 19


 579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccIB6TLq.s 			page 20


 636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccIB6TLq.s 			page 21


 693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
ARM GAS  /tmp/ccIB6TLq.s 			page 22


 750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
ARM GAS  /tmp/ccIB6TLq.s 			page 23


 807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
ARM GAS  /tmp/ccIB6TLq.s 			page 24


 864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccIB6TLq.s 			page 25


 921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccIB6TLq.s 			page 26


 978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
ARM GAS  /tmp/ccIB6TLq.s 			page 27


1035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
ARM GAS  /tmp/ccIB6TLq.s 			page 28


1092:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
ARM GAS  /tmp/ccIB6TLq.s 			page 29


1149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccIB6TLq.s 			page 30


1206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
ARM GAS  /tmp/ccIB6TLq.s 			page 31


1263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccIB6TLq.s 			page 32


1320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
ARM GAS  /tmp/ccIB6TLq.s 			page 33


1377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
ARM GAS  /tmp/ccIB6TLq.s 			page 34


1434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
ARM GAS  /tmp/ccIB6TLq.s 			page 35


1491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccIB6TLq.s 			page 36


1548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
ARM GAS  /tmp/ccIB6TLq.s 			page 37


1605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
ARM GAS  /tmp/ccIB6TLq.s 			page 38


1662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccIB6TLq.s 			page 39


1719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
ARM GAS  /tmp/ccIB6TLq.s 			page 40


1776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccIB6TLq.s 			page 41


1833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccIB6TLq.s 			page 42


1890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccIB6TLq.s 			page 43


1947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
1990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
1998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
2003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccIB6TLq.s 			page 44


2004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
 233              		.loc 2 2005 31 is_stmt 1 view .LVU82
 234              	.LBB129:
2006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
 235              		.loc 2 2007 3 view .LVU83
2008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
 236              		.loc 2 2011 3 view .LVU84
2012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
 237              		.loc 2 2014 3 view .LVU85
 238              		.syntax unified
 239              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 240 00ba C2FBCC31 		smlald r3, r1, r2, ip
 241              	@ 0 "" 2
 242              	.LVL22:
2015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
 243              		.loc 2 2019 3 view .LVU86
 244              		.loc 2 2019 3 is_stmt 0 view .LVU87
 245              		.thumb
 246              		.syntax unified
 247              	.LBE129:
 248              	.LBE128:
 184:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 185:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement loop counter */
 186:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k--;
 249              		.loc 1 186 9 is_stmt 1 view .LVU88
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 250              		.loc 1 180 13 view .LVU89
 251 00be A842     		cmp	r0, r5
 252 00c0 F7D1     		bne	.L10
 253 00c2 DA0B     		lsrs	r2, r3, #15
 254 00c4 42EA4143 		orr	r3, r2, r1, lsl #17
 255              	.LVL23:
 256              	.L12:
 187:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 188:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 190:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 257              		.loc 1 190 7 view .LVU90
 258              	.LBB130:
 259              		.loc 1 190 26 view .LVU91
 260              		.loc 1 190 26 view .LVU92
 261              	.LBE130:
 191:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 192:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 193:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = ++pSrc2;
 194:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = pIn1;
ARM GAS  /tmp/ccIB6TLq.s 			page 45


 195:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 196:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Increment MAC count */
 197:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       count++;
 262              		.loc 1 197 12 is_stmt 0 view .LVU93
 263 00c8 0137     		adds	r7, r7, #1
 264              	.LVL24:
 198:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Decrement loop counter */
 200:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       blockSize1--;
 265              		.loc 1 200 17 view .LVU94
 266 00ca 013C     		subs	r4, r4, #1
 267              	.LVL25:
 268              	.LBB131:
 190:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 269              		.loc 1 190 26 view .LVU95
 270              		.syntax unified
 271              	@ 190 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 272 00cc 03F30F03 		ssat r3, #16, r3
 273              	@ 0 "" 2
 274              	.LVL26:
 190:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 275              		.loc 1 190 26 is_stmt 1 view .LVU96
 190:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 276              		.loc 1 190 26 is_stmt 0 view .LVU97
 277              		.thumb
 278              		.syntax unified
 279              	.LBE131:
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 280              		.loc 1 171 11 view .LVU98
 281 00d0 032F     		cmp	r7, #3
 282 00d2 05F10205 		add	r5, r5, #2
 193:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = pIn1;
 283              		.loc 1 193 10 view .LVU99
 284 00d6 06F1020C 		add	ip, r6, #2
 190:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 285              		.loc 1 190 17 view .LVU100
 286 00da 2EF8023B 		strh	r3, [lr], #2	@ movhi
 287              	.LVL27:
 193:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = pIn1;
 288              		.loc 1 193 7 is_stmt 1 view .LVU101
 194:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 289              		.loc 1 194 7 view .LVU102
 197:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 290              		.loc 1 197 7 view .LVU103
 291              		.loc 1 200 7 view .LVU104
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 292              		.loc 1 171 11 view .LVU105
 293 00de 05D8     		bhi	.L112
 294 00e0 24B1     		cbz	r4, .L112
 193:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = pIn1;
 295              		.loc 1 193 10 is_stmt 0 view .LVU106
 296 00e2 6646     		mov	r6, ip
 297              	.LVL28:
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 298              		.loc 1 180 13 is_stmt 1 view .LVU107
 299 00e4 002F     		cmp	r7, #0
 300 00e6 E0D1     		bne	.L51
ARM GAS  /tmp/ccIB6TLq.s 			page 46


 301              	.LVL29:
 302              	.L117:
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 303              		.loc 1 180 13 is_stmt 0 view .LVU108
 304 00e8 3B46     		mov	r3, r7
 305 00ea EDE7     		b	.L12
 306              	.LVL30:
 307              	.L112:
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 308              		.loc 1 180 13 view .LVU109
 309 00ec CDF804E0 		str	lr, [sp, #4]
 310 00f0 A646     		mov	lr, r4
 311              	.LVL31:
 312              	.L11:
 201:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 202:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 203:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* The second part of the stage starts here */
 204:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* The internal loop, over count, is unrolled by 4 */
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* To, read the last two inputB samples using SIMD:
 206:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * y[srcBLen] and y[srcBLen-1] coefficients, py is decremented by 1 */
 207:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = py - 1;
 313              		.loc 1 207 5 is_stmt 1 view .LVU110
 208:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     while (blockSize1 > 0U)
 314              		.loc 1 209 5 view .LVU111
 315              		.loc 1 209 11 view .LVU112
 316 00f2 BEF1000F 		cmp	lr, #0
 317 00f6 4BD0     		beq	.L13
 318              	.LVL32:
 210:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 211:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Accumulator is made zero for every iteration */
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       sum = 0;
 213:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 214:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 215:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       k = count >> 2U;
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 217:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 218:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****          a second loop below computes MACs for the remaining 1 to 3 samples. */
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (k > 0U)
 319              		.loc 1 219 13 is_stmt 0 view .LVU113
 320 00f8 BD08     		lsrs	r5, r7, #2
 321 00fa 0EEB070B 		add	fp, lr, r7
 322 00fe CDF808E0 		str	lr, [sp, #8]
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 323              		.loc 1 209 11 view .LVU114
 324 0102 DDF80480 		ldr	r8, [sp, #4]
 325              	.LVL33:
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 326              		.loc 1 212 7 is_stmt 1 view .LVU115
 215:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 327              		.loc 1 215 7 view .LVU116
 328              		.loc 1 219 7 view .LVU117
 329              		.loc 1 219 13 view .LVU118
 330 0106 DDF81CE0 		ldr	lr, [sp, #28]
 331 010a 38D0     		beq	.L52
 332              	.LVL34:
 333              	.L119:
ARM GAS  /tmp/ccIB6TLq.s 			page 47


 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 334              		.loc 1 212 11 is_stmt 0 view .LVU119
 335 010c 0023     		movs	r3, #0
 336              		.loc 1 219 13 view .LVU120
 337 010e 3046     		mov	r0, r6
 338 0110 7146     		mov	r1, lr
 339 0112 2C46     		mov	r4, r5
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 340              		.loc 1 212 11 view .LVU121
 341 0114 1A46     		mov	r2, r3
 342              	.LVL35:
 343              	.L15:
 220:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 221:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Perform the multiply-accumulate */
 222:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* x[0], x[1] are multiplied with y[srcBLen - 1], y[srcBLen - 2] respectively */
 223:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 344              		.loc 1 223 9 is_stmt 1 view .LVU122
 345              		.file 3 "./Libraries/CMSIS/DSP/Include/arm_math.h"
   1:./Libraries/CMSIS/DSP/Include/arm_math.h **** /******************************************************************************
   2:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @file     arm_math.h
   3:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @brief    Public header file for CMSIS DSP Library
   4:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @version  V1.6.0
   5:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @date     18. March 2019
   6:./Libraries/CMSIS/DSP/Include/arm_math.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/DSP/Include/arm_math.h **** /*
   8:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
   9:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  10:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  12:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  16:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  18:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * limitations under the License.
  23:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
  24:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
  25:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
  26:./Libraries/CMSIS/DSP/Include/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  28:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Introduction
  29:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  30:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  31:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  34:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Basic math functions
  36:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Fast math functions
  37:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Complex math functions
  38:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Filters
  39:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Matrix functions
ARM GAS  /tmp/ccIB6TLq.s 			page 48


  40:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Transform functions
  41:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Motor control functions
  42:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Statistical functions
  43:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Support functions
  44:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Interpolation functions
  45:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  46:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  49:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Using the Library
  50:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  51:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  52:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
  61:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  73:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  77:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  78:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Examples
  79:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * --------
  80:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  81:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  82:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  83:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Toolchain Support
  84:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  85:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  86:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  87:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  88:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  89:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Building the Library
  90:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  91:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  92:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  93:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM_math.uvprojx
  94:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  95:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  96:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
ARM GAS  /tmp/ccIB6TLq.s 			page 49


  97:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  98:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Preprocessor Macros
  99:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 100:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 101:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Each library project have different preprocessor macros.
 102:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 103:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 104:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 105:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 106:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 107:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 108:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 109:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 110:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 111:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_ROUNDING:
 112:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 113:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 114:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 115:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_LOOPUNROLL:
 116:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 117:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
 118:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 119:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON:
 120:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 121:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
 122:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * It is not enabled by default when Neon is available because performances are 
 123:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * dependent on the compiler and target architecture.
 124:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 125:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON_EXPERIMENTAL:
 126:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 127:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
 128:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * of some DSP functions. Experimental Neon versions currently do not have better
 129:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * performances than the scalar versions.
 130:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 131:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 132:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 133:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * -----------------------------
 134:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 135:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 136:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |File/Folder                      |Content                                                    
 137:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |---------------------------------|-----------------------------------------------------------
 138:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP     | This documentation                                        
 139:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                        
 140:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library fu
 141:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                     
 142:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                          
 143:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                      
 144:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                      
 145:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 146:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 147:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Revision History of CMSIS-DSP
 148:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 149:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 150:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 151:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 152:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 153:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
ARM GAS  /tmp/ccIB6TLq.s 			page 50


 154:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 155:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 156:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 157:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 158:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 159:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 160:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 161:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * operate on individual values and not arrays.
 162:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 163:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 164:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 165:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 166:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 167:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 168:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions operates on complex data vectors.
 169:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 170:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * (real, imag, real, imag, ...).
 171:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 172:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 173:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * real values.
 174:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 175:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 176:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 177:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 178:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 179:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 180:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 181:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 182:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 183:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides basic matrix math operations.
 184:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 185:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * the type
 186:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * definition for the floating-point matrix structure is shown
 187:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * below:
 188:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 189:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     typedef struct
 190:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     {
 191:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 192:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 193:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 194:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     } arm_matrix_instance_f32;
 195:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 196:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 197:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 198:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 199:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 200:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and the values are arranged in row order.  That is, the
 201:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * matrix element (i, j) is stored at:
 202:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 203:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     pData[i*numCols + j]
 204:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 205:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 206:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Init Functions
 207:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is an associated initialization function for each type of matrix
 208:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data structure.
 209:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 210:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
ARM GAS  /tmp/ccIB6TLq.s 			page 51


 211:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * for floating-point, Q31 and Q15 types,  respectively.
 212:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 213:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par
 214:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 215:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 216:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * To place the instance structure in a const data
 217:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * section, manually initialize the data structure.  For example:
 218:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 219:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 220:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 221:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 222:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 223:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 224:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 225:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data array.
 226:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 227:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Size Checking
 228:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 229:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 230:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 231:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * columns. If the size check fails the functions return:
 232:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 233:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 234:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 235:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Otherwise the functions return
 236:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 237:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SUCCESS
 238:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 239:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 240:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The matrix size checking is enabled via the \#define
 241:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 242:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 243:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 244:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * within the library project settings.  By default this macro is defined
 245:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 246:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 247:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 248:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 249:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 250:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 251:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 252:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 253:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 254:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 255:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 256:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupController Controller Functions
 257:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 258:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 259:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 260:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupStats Statistics Functions
 261:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 262:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 263:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 264:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupSupport Support Functions
 265:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 266:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 267:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
ARM GAS  /tmp/ccIB6TLq.s 			page 52


 268:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 269:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 270:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 271:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 272:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 273:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 275:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupExamples Examples
 276:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 277:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 278:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 279:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef _ARM_MATH_H
 280:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _ARM_MATH_H
 281:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Compiler specific diagnostic adjustment */
 283:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 284:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 285:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 286:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 288:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic push
 289:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wsign-conversion"
 290:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wconversion"
 291:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wunused-parameter"
 292:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 293:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 294:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 295:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 296:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 297:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 298:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 300:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( _MSC_VER )
 302:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 303:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 304:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 305:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 306:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 308:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Included for instrinsics definitions */
 309:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if !defined ( _MSC_VER )
 310:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "cmsis_compiler.h"
 311:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 312:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <stdint.h>
 313:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __STATIC_FORCEINLINE static __forceinline
 314:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __ALIGNED(x) __declspec(align(x))
 315:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_ENTER
 316:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_EXIT
 317:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
 318:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 319:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 320:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 321:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "string.h"
 322:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "math.h"
 323:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "float.h"
 324:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/ccIB6TLq.s 			page 53


 325:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* evaluate ARM DSP feature */
 326:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 327:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define ARM_MATH_DSP                   1
 328:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 329:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 330:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined(__ARM_NEON)
 331:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <arm_neon.h>
 332:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 333:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 334:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 335:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifdef   __cplusplus
 336:./Libraries/CMSIS/DSP/Include/arm_math.h **** extern "C"
 337:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 338:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 339:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 340:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 341:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 342:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 343:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 344:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 345:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q31          (0x100)
 346:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q15          0x5
 347:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INDEX_MASK         0x0000003F
 348:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef PI
 349:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define PI               3.14159265358979f
 350:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 351:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 352:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 353:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 354:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 355:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 356:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
 357:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 358:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 359:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 360:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 361:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 362:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 363:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 364:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 365:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 366:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 367:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 368:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INPUT_SPACING         0xB60B61
 369:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 371:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 372:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Error status returned by some functions in the library.
 373:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 374:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 375:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef enum
 376:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 377:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SUCCESS        =  0,        /**< No error */
 378:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 379:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
 380:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation
 381:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
ARM GAS  /tmp/ccIB6TLq.s 			page 54


 382:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
 383:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
 384:./Libraries/CMSIS/DSP/Include/arm_math.h ****   } arm_status;
 385:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 386:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 387:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 388:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 389:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int8_t q7_t;
 390:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 391:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 392:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 393:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 394:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int16_t q15_t;
 395:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 396:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 397:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 398:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 399:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int32_t q31_t;
 400:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 402:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 403:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 404:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int64_t q63_t;
 405:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 406:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 407:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit floating-point type definition.
 408:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 409:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef float float32_t;
 410:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 411:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 412:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit floating-point type definition.
 413:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 414:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef double float64_t;
 415:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 416:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 418:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief definition to read/write two 16 bit values.
 419:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @deprecated
 420:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 421:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 422:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 423:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 424:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 425:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 426:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 427:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 428:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 429:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 430:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 431:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 432:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 433:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 434:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
 435:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined(_MSC_VER )
 436:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 437:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 438:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
ARM GAS  /tmp/ccIB6TLq.s 			page 55


 439:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 440:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 441:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 442:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
 443:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
 444:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
 445:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 446:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* SIMD replacement */
 447:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 448:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 449:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 450:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer.
 451:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 452:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 453:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 454:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
 455:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 456:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 457:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 458:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 459:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, pQ15, 4);
 460:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 461:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 462:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 463:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 464:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 465:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
 466:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 467:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 468:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 469:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 470:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 471:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 472:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 346              		.loc 3 472 3 view .LVU123
 473:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 347              		.loc 3 474 3 view .LVU124
 348 0116 D1F80090 		ldr	r9, [r1]	@ unaligned
 349              	.LVL36:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 350              		.loc 3 475 3 view .LVU125
 476:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 351              		.loc 3 477 3 view .LVU126
 478:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 479:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 480:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 481:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and decrement pointer afterwards.
 482:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 483:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 484:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 485:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_da (
 486:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 487:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 488:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 352              		.loc 3 488 3 view .LVU127
ARM GAS  /tmp/ccIB6TLq.s 			page 56


 489:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 353              		.loc 3 490 3 view .LVU128
 354 011a D0F800A0 		ldr	r10, [r0]	@ unaligned
 355              	.LVL37:
 491:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 356              		.loc 3 491 3 view .LVU129
 492:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 493:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 357              		.loc 3 493 3 view .LVU130
 358              	.LBB132:
 359              	.LBI132:
2020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
 360              		.loc 2 2022 31 view .LVU131
 361              	.LBB133:
2023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
 362              		.loc 2 2024 3 view .LVU132
2025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
 363              		.loc 2 2028 3 view .LVU133
2029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
 364              		.loc 2 2031 3 view .LVU134
 365              		.syntax unified
 366              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 367 011e C9FBDA32 		smlaldx r3, r2, r9, r10
 368              	@ 0 "" 2
 369              	.LVL38:
2032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
2034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
 370              		.loc 2 2036 3 view .LVU135
 371              		.loc 2 2036 3 is_stmt 0 view .LVU136
 372              		.thumb
 373              		.syntax unified
 374              	.LBE133:
 375              	.LBE132:
 224:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* x[2], x[3] are multiplied with y[srcBLen - 3], y[srcBLen - 4] respectively */
 225:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 376              		.loc 1 225 9 is_stmt 1 view .LVU137
 377              	.LBB134:
 378              	.LBI134:
 469:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 379              		.loc 3 469 28 view .LVU138
 380              	.LBB135:
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 381              		.loc 3 472 3 view .LVU139
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 382              		.loc 3 474 3 view .LVU140
ARM GAS  /tmp/ccIB6TLq.s 			page 57


 383 0122 D1F80490 		ldr	r9, [r1, #4]	@ unaligned
 384              	.LVL39:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 385              		.loc 3 475 3 view .LVU141
 386 0126 0838     		subs	r0, r0, #8
 387              	.LVL40:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 388              		.loc 3 475 3 is_stmt 0 view .LVU142
 389 0128 D0F804A0 		ldr	r10, [r0, #4]	@ unaligned
 390 012c 0831     		adds	r1, r1, #8
 391              	.LVL41:
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 392              		.loc 3 477 3 is_stmt 1 view .LVU143
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 393              		.loc 3 477 3 is_stmt 0 view .LVU144
 394              	.LBE135:
 395              	.LBE134:
 396              	.LBB136:
 397              	.LBI136:
 485:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 398              		.loc 3 485 28 is_stmt 1 view .LVU145
 399              	.LBB137:
 488:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 400              		.loc 3 488 3 view .LVU146
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 401              		.loc 3 490 3 view .LVU147
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 402              		.loc 3 491 3 view .LVU148
 403              		.loc 3 493 3 view .LVU149
 404              		.loc 3 493 3 is_stmt 0 view .LVU150
 405              	.LBE137:
 406              	.LBE136:
 407              	.LBB138:
 408              	.LBI138:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 409              		.loc 2 2022 31 is_stmt 1 view .LVU151
 410              	.LBB139:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 411              		.loc 2 2024 3 view .LVU152
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 412              		.loc 2 2028 3 view .LVU153
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 413              		.loc 2 2031 3 view .LVU154
 414              		.syntax unified
 415              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 416 012e C9FBDA32 		smlaldx r3, r2, r9, r10
 417              	@ 0 "" 2
 418              	.LVL42:
 419              		.loc 2 2036 3 view .LVU155
 420              		.loc 2 2036 3 is_stmt 0 view .LVU156
 421              		.thumb
 422              		.syntax unified
 423              	.LBE139:
 424              	.LBE138:
 226:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement loop counter */
 228:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k--;
ARM GAS  /tmp/ccIB6TLq.s 			page 58


 425              		.loc 1 228 9 is_stmt 1 view .LVU157
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 426              		.loc 1 219 13 view .LVU158
 427 0132 013C     		subs	r4, r4, #1
 428              	.LVL43:
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 429              		.loc 1 219 13 is_stmt 0 view .LVU159
 430 0134 EFD1     		bne	.L15
 431 0136 C5EB4571 		rsb	r1, r5, r5, lsl #29
 432              	.LVL44:
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 433              		.loc 1 219 13 view .LVU160
 434 013a 0EEBC505 		add	r5, lr, r5, lsl #3
 435 013e 06EBC106 		add	r6, r6, r1, lsl #3
 436              	.LVL45:
 437              	.L14:
 229:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 230:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 231:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* For the next MAC operations, the pointer py is used without SIMD
 232:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        * So, py is incremented by 1 */
 233:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = py + 1U;
 438              		.loc 1 233 7 is_stmt 1 view .LVU161
 234:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 235:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* If the count is not a multiple of 4, compute any remaining MACs here.
 236:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****          No loop unrolling is used. */
 237:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       k = count % 0x4U;
 439              		.loc 1 237 7 view .LVU162
 238:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 239:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (k > 0U)
 440              		.loc 1 239 7 view .LVU163
 441              		.loc 1 239 13 view .LVU164
 442 0142 17F00300 		ands	r0, r7, #3
 443              	.LVL46:
 444              		.loc 1 239 13 is_stmt 0 view .LVU165
 445 0146 0AD0     		beq	.L16
 233:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 446              		.loc 1 233 15 view .LVU166
 447 0148 0236     		adds	r6, r6, #2
 448              	.LVL47:
 233:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 449              		.loc 1 233 15 view .LVU167
 450 014a 05EB4000 		add	r0, r5, r0, lsl #1
 451              	.LVL48:
 452              	.L17:
 240:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 241:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Perform the multiply-accumulates */
 242:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALD(*px++, *py--, sum);
 453              		.loc 1 242 9 is_stmt 1 view .LVU168
 454              		.loc 1 242 15 is_stmt 0 view .LVU169
 455 014e 35F9021B 		ldrsh	r1, [r5], #2
 456              	.LVL49:
 457              		.loc 1 242 15 view .LVU170
 458 0152 36F90249 		ldrsh	r4, [r6], #-2
 459              	.LVL50:
 460              	.LBB140:
 461              	.LBI140:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccIB6TLq.s 			page 59


 462              		.loc 2 2005 31 is_stmt 1 view .LVU171
 463              	.LBB141:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 464              		.loc 2 2007 3 view .LVU172
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 465              		.loc 2 2011 3 view .LVU173
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 466              		.loc 2 2014 3 view .LVU174
 467              		.syntax unified
 468              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 469 0156 C1FBC432 		smlald r3, r2, r1, r4
 470              	@ 0 "" 2
 471              	.LVL51:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 472              		.loc 2 2019 3 view .LVU175
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 473              		.loc 2 2019 3 is_stmt 0 view .LVU176
 474              		.thumb
 475              		.syntax unified
 476              	.LBE141:
 477              	.LBE140:
 243:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 244:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement loop counter */
 245:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k--;
 478              		.loc 1 245 9 is_stmt 1 view .LVU177
 239:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 479              		.loc 1 239 13 view .LVU178
 480 015a 8542     		cmp	r5, r0
 481 015c F7D1     		bne	.L17
 482              	.LVL52:
 483              	.L16:
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 247:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 248:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 484              		.loc 1 249 7 view .LVU179
 485              	.LBB142:
 486              		.loc 1 249 26 view .LVU180
 487              		.loc 1 249 26 view .LVU181
 488              	.LBE142:
 250:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 251:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 252:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = ++pSrc2 - 1U;
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = pIn1;
 254:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 255:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Increment MAC count */
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       count++;
 489              		.loc 1 256 12 is_stmt 0 view .LVU182
 490 015e 0137     		adds	r7, r7, #1
 491              	.LVL53:
 492              	.LBB143:
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 493              		.loc 1 249 26 view .LVU183
 494 0160 DB0B     		lsrs	r3, r3, #15
 495              	.LVL54:
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 496              		.loc 1 249 26 view .LVU184
ARM GAS  /tmp/ccIB6TLq.s 			page 60


 497              	.LBE143:
 252:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = pIn1;
 498              		.loc 1 252 10 view .LVU185
 499 0162 0CF10201 		add	r1, ip, #2
 500 0166 6646     		mov	r6, ip
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 501              		.loc 1 209 11 view .LVU186
 502 0168 5F45     		cmp	r7, fp
 503              	.LBB144:
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 504              		.loc 1 249 26 view .LVU187
 505 016a 43EA4243 		orr	r3, r3, r2, lsl #17
 506              		.syntax unified
 507              	@ 249 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 508 016e 03F30F03 		ssat r3, #16, r3
 509              	@ 0 "" 2
 510              	.LVL55:
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 511              		.loc 1 249 26 is_stmt 1 view .LVU188
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 512              		.loc 1 249 26 is_stmt 0 view .LVU189
 513              		.thumb
 514              		.syntax unified
 515              	.LBE144:
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 516              		.loc 1 249 17 view .LVU190
 517 0172 28F8023B 		strh	r3, [r8], #2	@ movhi
 518              	.LVL56:
 252:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = pIn1;
 519              		.loc 1 252 7 is_stmt 1 view .LVU191
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 520              		.loc 1 253 7 view .LVU192
 521              		.loc 1 256 7 view .LVU193
 257:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 258:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Decrement loop counter */
 259:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       blockSize1--;
 522              		.loc 1 259 7 view .LVU194
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 523              		.loc 1 209 11 view .LVU195
 524 0176 06D0     		beq	.L118
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 525              		.loc 1 219 13 is_stmt 0 view .LVU196
 526 0178 BD08     		lsrs	r5, r7, #2
 252:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = pIn1;
 527              		.loc 1 252 10 view .LVU197
 528 017a 8C46     		mov	ip, r1
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 529              		.loc 1 212 7 is_stmt 1 view .LVU198
 530              	.LVL57:
 215:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 531              		.loc 1 215 7 view .LVU199
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 532              		.loc 1 219 7 view .LVU200
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 533              		.loc 1 219 13 view .LVU201
 534 017c C6D1     		bne	.L119
 535              	.LVL58:
ARM GAS  /tmp/ccIB6TLq.s 			page 61


 536              	.L52:
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 537              		.loc 1 212 11 is_stmt 0 view .LVU202
 538 017e 2B46     		mov	r3, r5
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 539              		.loc 1 219 13 view .LVU203
 540 0180 7546     		mov	r5, lr
 541              	.LVL59:
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 542              		.loc 1 212 11 view .LVU204
 543 0182 1A46     		mov	r2, r3
 544 0184 DDE7     		b	.L14
 545              	.LVL60:
 546              	.L118:
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 547              		.loc 1 212 11 view .LVU205
 548 0186 DDE9013E 		ldrd	r3, lr, [sp, #4]
 549              	.LVL61:
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 550              		.loc 1 212 11 view .LVU206
 551 018a 03EB4E03 		add	r3, r3, lr, lsl #1
 552 018e 0193     		str	r3, [sp, #4]
 553              	.LVL62:
 554              	.L13:
 260:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 261:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* --------------------------
 263:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * Initializations of stage2
 264:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * ------------------------*/
 265:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 266:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
 267:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
 268:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * ....
 269:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y
 270:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      */
 271:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 272:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Working pointer of inputA */
 273:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
 555              		.loc 1 273 5 is_stmt 1 view .LVU207
 556              		.loc 1 273 29 is_stmt 0 view .LVU208
 557 0190 1F9B     		ldr	r3, [sp, #124]
 558 0192 049A     		ldr	r2, [sp, #16]
 559 0194 9B1A     		subs	r3, r3, r2
 560              		.loc 1 273 8 view .LVU209
 561 0196 002B     		cmp	r3, #0
 562 0198 C0F21282 		blt	.L54
 274:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 275:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       pSrc1 = pIn1 + firstIndex - srcBLen + 1;
 563              		.loc 1 275 7 is_stmt 1 view .LVU210
 564              		.loc 1 275 43 is_stmt 0 view .LVU211
 565 019c 1F9B     		ldr	r3, [sp, #124]
 566 019e 5C1C     		adds	r4, r3, #1
 567              		.loc 1 275 13 view .LVU212
 568 01a0 079B     		ldr	r3, [sp, #28]
 569              		.loc 1 275 43 view .LVU213
 570 01a2 A41A     		subs	r4, r4, r2
 571              		.loc 1 275 13 view .LVU214
ARM GAS  /tmp/ccIB6TLq.s 			page 62


 572 01a4 03EB4403 		add	r3, r3, r4, lsl #1
 573 01a8 1093     		str	r3, [sp, #64]
 574              	.LVL63:
 575              	.L19:
 276:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 277:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     else
 278:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 279:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       pSrc1 = pIn1;
 280:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 281:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     px = pSrc1;
 576              		.loc 1 281 5 is_stmt 1 view .LVU215
 282:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 283:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Working pointer of inputB */
 284:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     pSrc2 = pIn2 + (srcBLen - 1U);
 577              		.loc 1 284 5 view .LVU216
 578              		.loc 1 284 18 is_stmt 0 view .LVU217
 579 01aa 049A     		ldr	r2, [sp, #16]
 580 01ac 6FF00043 		mvn	r3, #-2147483648
 581              	.LVL64:
 582              		.loc 1 284 11 view .LVU218
 583 01b0 0099     		ldr	r1, [sp]
 584              		.loc 1 284 18 view .LVU219
 585 01b2 1344     		add	r3, r3, r2
 285:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pSrc2;
 286:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 287:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* count is the index by which the pointer pIn1 to be incremented */
 288:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     count = 0U;
 289:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 290:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* -------------------
 291:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * Stage2 process
 292:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * ------------------*/
 293:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 294:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 295:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * So, to loop unroll over blockSize2,
 296:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * srcBLen should be greater than or equal to 4 */
 297:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     if (srcBLen >= 4U)
 586              		.loc 1 297 8 view .LVU220
 587 01b4 032A     		cmp	r2, #3
 284:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pSrc2;
 588              		.loc 1 284 11 view .LVU221
 589 01b6 01EB4301 		add	r1, r1, r3, lsl #1
 284:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pSrc2;
 590              		.loc 1 284 18 view .LVU222
 591 01ba 4FEA4303 		lsl	r3, r3, #1
 284:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pSrc2;
 592              		.loc 1 284 11 view .LVU223
 593 01be 0D91     		str	r1, [sp, #52]
 594              	.LVL65:
 285:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pSrc2;
 595              		.loc 1 285 5 is_stmt 1 view .LVU224
 288:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 596              		.loc 1 288 5 view .LVU225
 597              		.loc 1 297 5 view .LVU226
 598              		.loc 1 297 8 is_stmt 0 view .LVU227
 599 01c0 35D8     		bhi	.L120
 298:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 299:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Loop unrolling: Compute 4 outputs at a time */
ARM GAS  /tmp/ccIB6TLq.s 			page 63


 300:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       blkCnt = ((uint32_t) blockSize2 >> 2U);
 301:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (blkCnt > 0U)
 303:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 304:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         py = py - 1U;
 305:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 306:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Set all accumulators to zero */
 307:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc0 = 0;
 308:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc1 = 0;
 309:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc2 = 0;
 310:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc3 = 0;
 311:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 312:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 313:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* read x[0], x[1] samples */
 314:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         x0 = read_q15x2 ((q15_t *) px);
 315:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* read x[1], x[2] samples */
 316:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         x1 = read_q15x2 ((q15_t *) px + 1);
 317:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         px += 2U;
 318:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 319:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 320:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Apply loop unrolling and compute 4 MACs simultaneously. */
 321:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k = srcBLen >> 2U;
 322:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 323:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 324:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****          ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 325:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         do
 326:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 327:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Read the last two inputB samples using SIMD:
 328:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****            * y[srcBLen - 1] and y[srcBLen - 2] */
 329:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           c0 = read_q15x2_da ((q15_t **) &py);
 330:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 331:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* acc0 +=  x[0] * y[srcBLen - 1] + x[1] * y[srcBLen - 2] */
 332:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc0 = __SMLALDX(x0, c0, acc0);
 333:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 334:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* acc1 +=  x[1] * y[srcBLen - 1] + x[2] * y[srcBLen - 2] */
 335:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc1 = __SMLALDX(x1, c0, acc1);
 336:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 337:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Read x[2], x[3] */
 338:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           x2 = read_q15x2 ((q15_t *) px);
 339:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 340:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Read x[3], x[4] */
 341:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           x3 = read_q15x2 ((q15_t *) px + 1);
 342:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 343:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* acc2 +=  x[2] * y[srcBLen - 1] + x[3] * y[srcBLen - 2] */
 344:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc2 = __SMLALDX(x2, c0, acc2);
 345:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 346:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* acc3 +=  x[3] * y[srcBLen - 1] + x[4] * y[srcBLen - 2] */
 347:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc3 = __SMLALDX(x3, c0, acc3);
 348:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 349:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Read y[srcBLen - 3] and y[srcBLen - 4] */
 350:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           c0 = read_q15x2_da ((q15_t **) &py);
 351:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 352:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* acc0 +=  x[2] * y[srcBLen - 3] + x[3] * y[srcBLen - 4] */
 353:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc0 = __SMLALDX(x2, c0, acc0);
 354:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 355:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* acc1 +=  x[3] * y[srcBLen - 3] + x[4] * y[srcBLen - 4] */
 356:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc1 = __SMLALDX(x3, c0, acc1);
ARM GAS  /tmp/ccIB6TLq.s 			page 64


 357:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 358:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Read x[4], x[5] */
 359:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           x0 = read_q15x2 ((q15_t *) px + 2);
 360:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 361:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Read x[5], x[6] */
 362:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           x1 = read_q15x2 ((q15_t *) px + 3);
 363:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           px += 4U;
 364:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 365:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* acc2 +=  x[4] * y[srcBLen - 3] + x[5] * y[srcBLen - 4] */
 366:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc2 = __SMLALDX(x0, c0, acc2);
 367:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 368:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* acc3 +=  x[5] * y[srcBLen - 3] + x[6] * y[srcBLen - 4] */
 369:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc3 = __SMLALDX(x1, c0, acc3);
 370:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 371:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         } while (--k);
 372:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 373:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* For the next MAC operations, SIMD is not used
 374:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****          * So, the 16 bit pointer if inputB, py is updated */
 375:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 376:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 377:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****          ** No loop unrolling is used. */
 378:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k = srcBLen % 0x4U;
 379:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 380:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         if (k == 1U)
 381:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 382:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Read y[srcBLen - 5] */
 383:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           c0 = *(py+1);
 384:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 385:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           c0 = c0 << 16U;
 386:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 387:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           c0 = c0 & 0x0000FFFF;
 388:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 389:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 390:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Read x[7] */
 391:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           x3 = read_q15x2 ((q15_t *) px);
 392:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           px++;
 393:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 394:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Perform the multiply-accumulate */
 395:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc0 = __SMLALD (x0, c0, acc0);
 396:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc1 = __SMLALD (x1, c0, acc1);
 397:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc2 = __SMLALDX(x1, c0, acc2);
 398:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc3 = __SMLALDX(x3, c0, acc3);
 399:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 400:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 401:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         if (k == 2U)
 402:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 403:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Read y[srcBLen - 5], y[srcBLen - 6] */
 404:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           c0 = read_q15x2 ((q15_t *) py);
 405:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 406:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Read x[7], x[8] */
 407:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           x3 = read_q15x2 ((q15_t *) px);
 408:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 409:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Read x[9] */
 410:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           x2 = read_q15x2 ((q15_t *) px + 1);
 411:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           px += 2U;
 412:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 413:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Perform the multiply-accumulate */
ARM GAS  /tmp/ccIB6TLq.s 			page 65


 414:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc0 = __SMLALDX(x0, c0, acc0);
 415:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc1 = __SMLALDX(x1, c0, acc1);
 416:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc2 = __SMLALDX(x3, c0, acc2);
 417:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc3 = __SMLALDX(x2, c0, acc3);
 418:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 419:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 420:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         if (k == 3U)
 421:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 422:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Read y[srcBLen - 5], y[srcBLen - 6] */
 423:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           c0 = read_q15x2 ((q15_t *) py);
 424:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 425:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Read x[7], x[8] */
 426:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           x3 = read_q15x2 ((q15_t *) px);
 427:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 428:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Read x[9] */
 429:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           x2 = read_q15x2 ((q15_t *) px + 1);
 430:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 431:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Perform the multiply-accumulate */
 432:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc0 = __SMLALDX(x0, c0, acc0);
 433:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc1 = __SMLALDX(x1, c0, acc1);
 434:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc2 = __SMLALDX(x3, c0, acc2);
 435:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc3 = __SMLALDX(x2, c0, acc3);
 436:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 437:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           c0 = *(py-1);
 438:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 439:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           c0 = c0 << 16U;
 440:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 441:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           c0 = c0 & 0x0000FFFF;
 442:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 443:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 444:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Read x[10] */
 445:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           x3 =  read_q15x2 ((q15_t *) px + 2);
 446:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           px += 3U;
 447:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 448:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Perform the multiply-accumulates */
 449:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc0 = __SMLALDX(x1, c0, acc0);
 450:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc1 = __SMLALD (x2, c0, acc1);
 451:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc2 = __SMLALDX(x2, c0, acc2);
 452:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc3 = __SMLALDX(x3, c0, acc3);
 453:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 454:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 455:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Store the results in the accumulators in the destination buffer. */
 456:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16));
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 459:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 460:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc1 >> 15), 16), __SSAT((acc0 >> 15), 16), 16));
 461:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc3 >> 15), 16), __SSAT((acc2 >> 15), 16), 16));
 462:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
 463:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 464:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Increment the pointer pIn1 index, count by 4 */
 465:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         count += 4U;
 466:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 467:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
 468:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         px = pSrc1 + count;
 469:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         py = pSrc2;
 470:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
ARM GAS  /tmp/ccIB6TLq.s 			page 66


 471:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement loop counter */
 472:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         blkCnt--;
 473:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 474:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 475:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
 476:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****          No loop unrolling is used. */
 477:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       blkCnt = (uint32_t) blockSize2 % 0x4U;
 478:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 479:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (blkCnt > 0U)
 480:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 481:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Accumulator is made zero for every iteration */
 482:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = 0;
 483:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 484:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Apply loop unrolling and compute 4 MACs simultaneously. */
 485:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k = srcBLen >> 2U;
 486:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 487:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 488:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****            a second loop below computes MACs for the remaining 1 to 3 samples. */
 489:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         while (k > 0U)
 490:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 491:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Perform the multiply-accumulates */
 492:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 493:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 494:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 495:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 496:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 497:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Decrement loop counter */
 498:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           k--;
 499:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 500:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 501:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 502:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****          ** No loop unrolling is used. */
 503:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k = srcBLen % 0x4U;
 504:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         while (k > 0U)
 506:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 507:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Perform the multiply-accumulate */
 508:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 509:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 510:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Decrement loop counter */
 511:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           k--;
 512:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 513:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 514:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Store the result in the accumulator in the destination buffer. */
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         *pOut++ = (q15_t) (__SSAT(sum >> 15, 16));
 516:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 517:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Increment the pointer pIn1 index, count by 1 */
 518:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         count++;
 519:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 520:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
 521:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         px = pSrc1 + count;
 522:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         py = pSrc2;
 523:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 524:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement loop counter */
 525:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         blkCnt--;
 526:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 527:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
ARM GAS  /tmp/ccIB6TLq.s 			page 67


 528:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     else
 529:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 530:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* If the srcBLen is not a multiple of 4,
 531:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        * the blockSize2 loop cannot be unrolled by 4 */
 532:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       blkCnt = (uint32_t) blockSize2;
 600              		.loc 1 532 7 is_stmt 1 view .LVU228
 601              	.LVL66:
 533:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 534:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (blkCnt > 0U)
 602              		.loc 1 534 7 view .LVU229
 603              		.loc 1 534 13 view .LVU230
 604 01c2 119A     		ldr	r2, [sp, #68]
 605 01c4 002A     		cmp	r2, #0
 606 01c6 00F01682 		beq	.L121
 607 01ca 1198     		ldr	r0, [sp, #68]
 608 01cc 0233     		adds	r3, r3, #2
 609 01ce 019F     		ldr	r7, [sp, #4]
 610 01d0 049A     		ldr	r2, [sp, #16]
 611 01d2 07EB4001 		add	r1, r7, r0, lsl #1
 612              	.LVL67:
 613              		.loc 1 534 13 is_stmt 0 view .LVU231
 614 01d6 1098     		ldr	r0, [sp, #64]
 615 01d8 C2EBC27C 		rsb	ip, r2, r2, lsl #31
 616 01dc DDF83490 		ldr	r9, [sp, #52]
 617 01e0 1844     		add	r0, r0, r3
 618 01e2 8846     		mov	r8, r1
 619 01e4 4FEA4C0C 		lsl	ip, ip, #1
 620 01e8 9646     		mov	lr, r2
 621 01ea 0446     		mov	r4, r0
 622              	.LVL68:
 623              	.L36:
 624              		.loc 1 534 13 view .LVU232
 625 01ec 0CEB0403 		add	r3, ip, r4
 626              	.LVL69:
 535:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 536:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Accumulator is made zero for every iteration */
 537:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = 0;
 538:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 539:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* srcBLen number of MACS should be performed */
 540:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k = srcBLen;
 541:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 542:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         while (k > 0U)
 627              		.loc 1 542 15 is_stmt 1 view .LVU233
 628 01f0 BEF1000F 		cmp	lr, #0
 629 01f4 00F0DB81 		beq	.L122
 630              		.loc 1 542 15 is_stmt 0 view .LVU234
 631 01f8 4A46     		mov	r2, r9
 537:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 632              		.loc 1 537 13 view .LVU235
 633 01fa 0020     		movs	r0, #0
 634 01fc 0021     		movs	r1, #0
 635              	.LVL70:
 636              	.L35:
 543:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 544:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Perform the multiply-accumulate */
 545:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 637              		.loc 1 545 11 is_stmt 1 view .LVU236
ARM GAS  /tmp/ccIB6TLq.s 			page 68


 638              		.loc 1 545 15 is_stmt 0 view .LVU237
 639 01fe 33F8026B 		ldrh	r6, [r3], #2
 640              	.LVL71:
 641              		.loc 1 545 15 view .LVU238
 642 0202 32F80259 		ldrh	r5, [r2], #-2
 643              	.LVL72:
 542:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 644              		.loc 1 542 15 view .LVU239
 645 0206 A342     		cmp	r3, r4
 646              		.loc 1 545 15 view .LVU240
 647 0208 C6FB8501 		smlalbb	r0, r1, r6, r5
 648              	.LVL73:
 546:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 547:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Decrement the loop counter */
 548:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           k--;
 649              		.loc 1 548 11 is_stmt 1 view .LVU241
 542:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 650              		.loc 1 542 15 view .LVU242
 651 020c F7D1     		bne	.L35
 652 020e C30B     		lsrs	r3, r0, #15
 653              	.LVL74:
 542:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 654              		.loc 1 542 15 is_stmt 0 view .LVU243
 655 0210 43EA4143 		orr	r3, r3, r1, lsl #17
 656              	.LVL75:
 657              	.L37:
 549:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 550:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 551:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Store the result in the accumulator in the destination buffer. */
 552:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         *pOut++ = (q15_t) (__SSAT(sum >> 15, 16));
 658              		.loc 1 552 9 is_stmt 1 view .LVU244
 659              	.LBB145:
 660              		.loc 1 552 28 view .LVU245
 661              		.loc 1 552 28 view .LVU246
 662              		.syntax unified
 663              	@ 552 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 664 0214 03F30F03 		ssat r3, #16, r3
 665              	@ 0 "" 2
 666              	.LVL76:
 667              		.loc 1 552 28 view .LVU247
 668              		.loc 1 552 28 is_stmt 0 view .LVU248
 669              		.thumb
 670              		.syntax unified
 671              	.LBE145:
 672              		.loc 1 552 19 view .LVU249
 673 0218 27F8023B 		strh	r3, [r7], #2	@ movhi
 674              	.LVL77:
 553:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 554:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Increment the MAC count */
 555:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         count++;
 675              		.loc 1 555 9 is_stmt 1 view .LVU250
 556:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 557:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         px = pSrc1 + count;
 676              		.loc 1 558 9 view .LVU251
 559:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         py = pSrc2;
 677              		.loc 1 559 9 view .LVU252
ARM GAS  /tmp/ccIB6TLq.s 			page 69


 560:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 561:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement the loop counter */
 562:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         blkCnt--;
 678              		.loc 1 562 9 view .LVU253
 534:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 679              		.loc 1 534 13 view .LVU254
 680 021c 4745     		cmp	r7, r8
 681 021e 04F10204 		add	r4, r4, #2
 682 0222 E3D1     		bne	.L36
 683 0224 0D9B     		ldr	r3, [sp, #52]
 684              	.LVL78:
 534:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 685              		.loc 1 534 13 is_stmt 0 view .LVU255
 686 0226 4146     		mov	r1, r8
 687 0228 023B     		subs	r3, r3, #2
 688 022a 0593     		str	r3, [sp, #20]
 689 022c 18E1     		b	.L29
 690              	.LVL79:
 691              	.L120:
 300:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 692              		.loc 1 300 7 is_stmt 1 view .LVU256
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 693              		.loc 1 302 7 view .LVU257
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 694              		.loc 1 302 13 view .LVU258
 695 022e 119B     		ldr	r3, [sp, #68]
 696 0230 9808     		lsrs	r0, r3, #2
 697              	.LVL80:
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 698              		.loc 1 302 13 is_stmt 0 view .LVU259
 699 0232 1290     		str	r0, [sp, #72]
 700 0234 00F0D881 		beq	.L21
 321:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 701              		.loc 1 321 11 view .LVU260
 702 0238 1346     		mov	r3, r2
 703 023a 9208     		lsrs	r2, r2, #2
 704 023c 8C1E     		subs	r4, r1, #2
 705 023e 0146     		mov	r1, r0
 706              	.LVL81:
 321:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 707              		.loc 1 321 11 view .LVU261
 708 0240 03F00303 		and	r3, r3, #3
 709 0244 0992     		str	r2, [sp, #36]
 710 0246 0594     		str	r4, [sp, #20]
 711 0248 0393     		str	r3, [sp, #12]
 712 024a C300     		lsls	r3, r0, #3
 281:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 713              		.loc 1 281 8 view .LVU262
 714 024c 1098     		ldr	r0, [sp, #64]
 715              	.LVL82:
 281:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 716              		.loc 1 281 8 view .LVU263
 717 024e 1393     		str	r3, [sp, #76]
 718 0250 C2EB4273 		rsb	r3, r2, r2, lsl #29
 719 0254 D200     		lsls	r2, r2, #3
 720 0256 0090     		str	r0, [sp]
 721              	.LVL83:
ARM GAS  /tmp/ccIB6TLq.s 			page 70


 281:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 722              		.loc 1 281 8 view .LVU264
 723 0258 04EBC303 		add	r3, r4, r3, lsl #3
 724 025c 0432     		adds	r2, r2, #4
 725 025e 0833     		adds	r3, r3, #8
 726 0260 0A92     		str	r2, [sp, #40]
 727 0262 019A     		ldr	r2, [sp, #4]
 728 0264 0B93     		str	r3, [sp, #44]
 729 0266 02EBC102 		add	r2, r2, r1, lsl #3
 730 026a 0892     		str	r2, [sp, #32]
 731              	.LVL84:
 732              	.L27:
 304:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 733              		.loc 1 304 9 is_stmt 1 view .LVU265
 307:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc1 = 0;
 734              		.loc 1 307 9 view .LVU266
 308:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc2 = 0;
 735              		.loc 1 308 9 view .LVU267
 309:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc3 = 0;
 736              		.loc 1 309 9 view .LVU268
 310:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 737              		.loc 1 310 9 view .LVU269
 314:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* read x[1], x[2] samples */
 738              		.loc 1 314 9 view .LVU270
 739              	.LBB146:
 740              	.LBI146:
 454:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 741              		.loc 3 454 28 view .LVU271
 742              	.LBB147:
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 743              		.loc 3 457 3 view .LVU272
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 744              		.loc 3 459 3 view .LVU273
 745              	.LBE147:
 746              	.LBE146:
 310:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 747              		.loc 1 310 14 is_stmt 0 view .LVU274
 748 026c 0023     		movs	r3, #0
 749              	.LBB150:
 750              	.LBB148:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 751              		.loc 3 459 3 view .LVU275
 752 026e 009A     		ldr	r2, [sp]
 753              	.LBE148:
 754              	.LBE150:
 304:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 755              		.loc 1 304 12 view .LVU276
 756 0270 DDF81490 		ldr	r9, [sp, #20]
 757              	.LBB151:
 758              	.LBB149:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 759              		.loc 3 459 3 view .LVU277
 760 0274 1468     		ldr	r4, [r2]	@ unaligned
 761              	.LVL85:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 762              		.loc 3 461 3 is_stmt 1 view .LVU278
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
ARM GAS  /tmp/ccIB6TLq.s 			page 71


 763              		.loc 3 461 3 is_stmt 0 view .LVU279
 764              	.LBE149:
 765              	.LBE151:
 316:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         px += 2U;
 766              		.loc 1 316 9 is_stmt 1 view .LVU280
 767              	.LBB152:
 768              	.LBI152:
 454:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 769              		.loc 3 454 28 view .LVU281
 770              	.LBB153:
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 771              		.loc 3 457 3 view .LVU282
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 772              		.loc 3 459 3 view .LVU283
 773 0276 02F1040C 		add	ip, r2, #4
 774 027a D2F802E0 		ldr	lr, [r2, #2]	@ unaligned
 775              	.LVL86:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 776              		.loc 3 461 3 view .LVU284
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 777              		.loc 3 461 3 is_stmt 0 view .LVU285
 778              	.LBE153:
 779              	.LBE152:
 317:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 780              		.loc 1 317 9 is_stmt 1 view .LVU286
 321:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 781              		.loc 1 321 9 view .LVU287
 310:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 782              		.loc 1 310 14 is_stmt 0 view .LVU288
 783 027e 9B46     		mov	fp, r3
 309:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc3 = 0;
 784              		.loc 1 309 14 view .LVU289
 785 0280 1846     		mov	r0, r3
 786 0282 1946     		mov	r1, r3
 308:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc2 = 0;
 787              		.loc 1 308 14 view .LVU290
 788 0284 1D46     		mov	r5, r3
 789 0286 9846     		mov	r8, r3
 307:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc1 = 0;
 790              		.loc 1 307 14 view .LVU291
 791 0288 1A46     		mov	r2, r3
 792 028a 1E46     		mov	r6, r3
 321:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 793              		.loc 1 321 11 view .LVU292
 794 028c DDF824A0 		ldr	r10, [sp, #36]
 795              	.LVL87:
 796              	.L22:
 325:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 797              		.loc 1 325 9 is_stmt 1 discriminator 1 view .LVU293
 329:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 798              		.loc 1 329 11 discriminator 1 view .LVU294
 488:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 799              		.loc 3 488 3 discriminator 1 view .LVU295
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 800              		.loc 3 490 3 discriminator 1 view .LVU296
 801 0290 D9F80070 		ldr	r7, [r9]	@ unaligned
 802              	.LVL88:
ARM GAS  /tmp/ccIB6TLq.s 			page 72


 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 803              		.loc 3 491 3 discriminator 1 view .LVU297
 804              		.loc 3 493 3 discriminator 1 view .LVU298
 332:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 805              		.loc 1 332 11 discriminator 1 view .LVU299
 806              	.LBB154:
 807              	.LBI154:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 808              		.loc 2 2022 31 discriminator 1 view .LVU300
 809              	.LBB155:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 810              		.loc 2 2024 3 discriminator 1 view .LVU301
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 811              		.loc 2 2028 3 discriminator 1 view .LVU302
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 812              		.loc 2 2031 3 discriminator 1 view .LVU303
 813              		.syntax unified
 814              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 815 0294 C4FBD726 		smlaldx r2, r6, r4, r7
 816              	@ 0 "" 2
 817              	.LVL89:
 818              		.loc 2 2036 3 discriminator 1 view .LVU304
 819              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU305
 820              		.thumb
 821              		.syntax unified
 822              	.LBE155:
 823              	.LBE154:
 335:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 824              		.loc 1 335 11 is_stmt 1 discriminator 1 view .LVU306
 825              	.LBB156:
 826              	.LBI156:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 827              		.loc 2 2022 31 discriminator 1 view .LVU307
 828              	.LBB157:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 829              		.loc 2 2024 3 discriminator 1 view .LVU308
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 830              		.loc 2 2028 3 discriminator 1 view .LVU309
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 831              		.loc 2 2031 3 discriminator 1 view .LVU310
 832              		.syntax unified
 833              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 834 0298 CEFBD758 		smlaldx r5, r8, lr, r7
 835              	@ 0 "" 2
 836              	.LVL90:
 837              		.loc 2 2036 3 discriminator 1 view .LVU311
 838              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU312
 839              		.thumb
 840              		.syntax unified
 841              	.LBE157:
 842              	.LBE156:
 338:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 843              		.loc 1 338 11 is_stmt 1 discriminator 1 view .LVU313
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 844              		.loc 3 457 3 discriminator 1 view .LVU314
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 845              		.loc 3 459 3 discriminator 1 view .LVU315
ARM GAS  /tmp/ccIB6TLq.s 			page 73


 846 029c DCF800E0 		ldr	lr, [ip]	@ unaligned
 847              	.LVL91:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 848              		.loc 3 461 3 discriminator 1 view .LVU316
 341:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 849              		.loc 1 341 11 discriminator 1 view .LVU317
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 850              		.loc 3 457 3 discriminator 1 view .LVU318
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 851              		.loc 3 459 3 discriminator 1 view .LVU319
 852 02a0 DCF80240 		ldr	r4, [ip, #2]	@ unaligned
 853              	.LVL92:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 854              		.loc 3 461 3 discriminator 1 view .LVU320
 344:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 855              		.loc 1 344 11 discriminator 1 view .LVU321
 856              	.LBB158:
 857              	.LBI158:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 858              		.loc 2 2022 31 discriminator 1 view .LVU322
 859              	.LBB159:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 860              		.loc 2 2024 3 discriminator 1 view .LVU323
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 861              		.loc 2 2028 3 discriminator 1 view .LVU324
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 862              		.loc 2 2031 3 discriminator 1 view .LVU325
 863              		.syntax unified
 864              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 865 02a4 CEFBD701 		smlaldx r0, r1, lr, r7
 866              	@ 0 "" 2
 867              	.LVL93:
 868              		.loc 2 2036 3 discriminator 1 view .LVU326
 869              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU327
 870              		.thumb
 871              		.syntax unified
 872              	.LBE159:
 873              	.LBE158:
 347:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 874              		.loc 1 347 11 is_stmt 1 discriminator 1 view .LVU328
 875              	.LBB160:
 876              	.LBI160:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 877              		.loc 2 2022 31 discriminator 1 view .LVU329
 878              	.LBB161:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 879              		.loc 2 2024 3 discriminator 1 view .LVU330
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880              		.loc 2 2028 3 discriminator 1 view .LVU331
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 881              		.loc 2 2031 3 discriminator 1 view .LVU332
 882              		.syntax unified
 883              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 884 02a8 C4FBD73B 		smlaldx r3, fp, r4, r7
 885              	@ 0 "" 2
 886              	.LVL94:
 887              		.loc 2 2036 3 discriminator 1 view .LVU333
ARM GAS  /tmp/ccIB6TLq.s 			page 74


 888              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU334
 889              		.thumb
 890              		.syntax unified
 891              	.LBE161:
 892              	.LBE160:
 350:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 893              		.loc 1 350 11 is_stmt 1 discriminator 1 view .LVU335
 894              	.LBB162:
 895              	.LBI162:
 485:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 896              		.loc 3 485 28 discriminator 1 view .LVU336
 897              	.LBB163:
 488:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 898              		.loc 3 488 3 discriminator 1 view .LVU337
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 899              		.loc 3 490 3 discriminator 1 view .LVU338
 900 02ac 59F8047C 		ldr	r7, [r9, #-4]	@ unaligned
 901              	.LVL95:
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 902              		.loc 3 491 3 discriminator 1 view .LVU339
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 903              		.loc 3 491 3 is_stmt 0 discriminator 1 view .LVU340
 904 02b0 A9F10809 		sub	r9, r9, #8
 905              	.LVL96:
 906              		.loc 3 493 3 is_stmt 1 discriminator 1 view .LVU341
 907              		.loc 3 493 3 is_stmt 0 discriminator 1 view .LVU342
 908              	.LBE163:
 909              	.LBE162:
 353:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 910              		.loc 1 353 11 is_stmt 1 discriminator 1 view .LVU343
 911              	.LBB164:
 912              	.LBI164:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 913              		.loc 2 2022 31 discriminator 1 view .LVU344
 914              	.LBB165:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 915              		.loc 2 2024 3 discriminator 1 view .LVU345
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 916              		.loc 2 2028 3 discriminator 1 view .LVU346
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 917              		.loc 2 2031 3 discriminator 1 view .LVU347
 918              		.syntax unified
 919              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 920 02b4 CEFBD726 		smlaldx r2, r6, lr, r7
 921              	@ 0 "" 2
 922              	.LVL97:
 923              		.loc 2 2036 3 discriminator 1 view .LVU348
 924              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU349
 925              		.thumb
 926              		.syntax unified
 927              	.LBE165:
 928              	.LBE164:
 356:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 929              		.loc 1 356 11 is_stmt 1 discriminator 1 view .LVU350
 930              	.LBB166:
 931              	.LBI166:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccIB6TLq.s 			page 75


 932              		.loc 2 2022 31 discriminator 1 view .LVU351
 933              	.LBB167:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 934              		.loc 2 2024 3 discriminator 1 view .LVU352
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 935              		.loc 2 2028 3 discriminator 1 view .LVU353
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 936              		.loc 2 2031 3 discriminator 1 view .LVU354
 937              		.syntax unified
 938              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 939 02b8 C4FBD758 		smlaldx r5, r8, r4, r7
 940              	@ 0 "" 2
 941              	.LVL98:
 942              		.loc 2 2036 3 discriminator 1 view .LVU355
 943              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU356
 944              		.thumb
 945              		.syntax unified
 946              	.LBE167:
 947              	.LBE166:
 359:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 948              		.loc 1 359 11 is_stmt 1 discriminator 1 view .LVU357
 949              	.LBB168:
 950              	.LBI168:
 454:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 951              		.loc 3 454 28 discriminator 1 view .LVU358
 952              	.LBB169:
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 953              		.loc 3 457 3 discriminator 1 view .LVU359
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 954              		.loc 3 459 3 discriminator 1 view .LVU360
 955 02bc DCF80440 		ldr	r4, [ip, #4]	@ unaligned
 956              	.LVL99:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 957              		.loc 3 461 3 discriminator 1 view .LVU361
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 958              		.loc 3 461 3 is_stmt 0 discriminator 1 view .LVU362
 959              	.LBE169:
 960              	.LBE168:
 362:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           px += 4U;
 961              		.loc 1 362 11 is_stmt 1 discriminator 1 view .LVU363
 962              	.LBB170:
 963              	.LBI170:
 454:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 964              		.loc 3 454 28 discriminator 1 view .LVU364
 965              	.LBB171:
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 966              		.loc 3 457 3 discriminator 1 view .LVU365
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 967              		.loc 3 459 3 discriminator 1 view .LVU366
 968              	.LBE171:
 969              	.LBE170:
 363:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 970              		.loc 1 363 14 is_stmt 0 discriminator 1 view .LVU367
 971 02c0 0CF1080C 		add	ip, ip, #8
 972              	.LVL100:
 363:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 973              		.loc 1 363 14 discriminator 1 view .LVU368
ARM GAS  /tmp/ccIB6TLq.s 			page 76


 974 02c4 5CF802EC 		ldr	lr, [ip, #-2]	@ unaligned
 975              	.LVL101:
 976              	.LBB173:
 977              	.LBB172:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 978              		.loc 3 461 3 is_stmt 1 discriminator 1 view .LVU369
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 979              		.loc 3 461 3 is_stmt 0 discriminator 1 view .LVU370
 980              	.LBE172:
 981              	.LBE173:
 363:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 982              		.loc 1 363 11 is_stmt 1 discriminator 1 view .LVU371
 366:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 983              		.loc 1 366 11 discriminator 1 view .LVU372
 984              	.LBB174:
 985              	.LBI174:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 986              		.loc 2 2022 31 discriminator 1 view .LVU373
 987              	.LBB175:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 988              		.loc 2 2024 3 discriminator 1 view .LVU374
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 989              		.loc 2 2028 3 discriminator 1 view .LVU375
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 990              		.loc 2 2031 3 discriminator 1 view .LVU376
 991              		.syntax unified
 992              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 993 02c8 C4FBD701 		smlaldx r0, r1, r4, r7
 994              	@ 0 "" 2
 995              	.LVL102:
 996              		.loc 2 2036 3 discriminator 1 view .LVU377
 997              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU378
 998              		.thumb
 999              		.syntax unified
 1000              	.LBE175:
 1001              	.LBE174:
 369:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1002              		.loc 1 369 11 is_stmt 1 discriminator 1 view .LVU379
 1003              	.LBB176:
 1004              	.LBI176:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1005              		.loc 2 2022 31 discriminator 1 view .LVU380
 1006              	.LBB177:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1007              		.loc 2 2024 3 discriminator 1 view .LVU381
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1008              		.loc 2 2028 3 discriminator 1 view .LVU382
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1009              		.loc 2 2031 3 discriminator 1 view .LVU383
 1010              		.syntax unified
 1011              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1012 02cc CEFBD73B 		smlaldx r3, fp, lr, r7
 1013              	@ 0 "" 2
 1014              	.LVL103:
 1015              		.loc 2 2036 3 discriminator 1 view .LVU384
 1016              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU385
 1017              		.thumb
ARM GAS  /tmp/ccIB6TLq.s 			page 77


 1018              		.syntax unified
 1019              	.LBE177:
 1020              	.LBE176:
 371:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1021              		.loc 1 371 17 is_stmt 1 discriminator 1 view .LVU386
 371:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1022              		.loc 1 371 9 is_stmt 0 discriminator 1 view .LVU387
 1023 02d0 BAF1010A 		subs	r10, r10, #1
 1024              	.LVL104:
 371:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1025              		.loc 1 371 9 discriminator 1 view .LVU388
 1026 02d4 DCD1     		bne	.L22
 1027 02d6 009F     		ldr	r7, [sp]
 1028              	.LVL105:
 371:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1029              		.loc 1 371 9 discriminator 1 view .LVU389
 1030 02d8 0294     		str	r4, [sp, #8]
 1031 02da 0A9C     		ldr	r4, [sp, #40]
 1032              	.LVL106:
 371:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1033              		.loc 1 371 9 discriminator 1 view .LVU390
 1034 02dc 2744     		add	r7, r7, r4
 378:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1035              		.loc 1 378 9 is_stmt 1 view .LVU391
 1036              	.LVL107:
 380:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1037              		.loc 1 380 9 view .LVU392
 380:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1038              		.loc 1 380 12 is_stmt 0 view .LVU393
 1039 02de 039C     		ldr	r4, [sp, #12]
 1040 02e0 012C     		cmp	r4, #1
 1041 02e2 00F05181 		beq	.L123
 1042              	.LVL108:
 401:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1043              		.loc 1 401 9 is_stmt 1 view .LVU394
 401:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1044              		.loc 1 401 12 is_stmt 0 view .LVU395
 1045 02e6 039C     		ldr	r4, [sp, #12]
 1046 02e8 022C     		cmp	r4, #2
 1047 02ea 00F03A81 		beq	.L25
 420:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1048              		.loc 1 420 9 is_stmt 1 view .LVU396
 420:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1049              		.loc 1 420 12 is_stmt 0 view .LVU397
 1050 02ee 032C     		cmp	r4, #3
 1051 02f0 22D1     		bne	.L24
 423:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1052              		.loc 1 423 11 is_stmt 1 view .LVU398
 1053              	.LVL109:
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1054              		.loc 3 457 3 view .LVU399
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1055              		.loc 3 459 3 view .LVU400
 1056 02f2 0B9C     		ldr	r4, [sp, #44]
 1057 02f4 D7F800A0 		ldr	r10, [r7]	@ unaligned
 1058 02f8 54F8089C 		ldr	r9, [r4, #-8]	@ unaligned
 1059              	.LVL110:
ARM GAS  /tmp/ccIB6TLq.s 			page 78


 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1060              		.loc 3 461 3 view .LVU401
 426:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1061              		.loc 1 426 11 view .LVU402
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1062              		.loc 3 457 3 view .LVU403
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1063              		.loc 3 459 3 view .LVU404
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1064              		.loc 3 461 3 view .LVU405
 429:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1065              		.loc 1 429 11 view .LVU406
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1066              		.loc 3 457 3 view .LVU407
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1067              		.loc 3 459 3 view .LVU408
 1068 02fc 0E94     		str	r4, [sp, #56]
 1069 02fe D7F802C0 		ldr	ip, [r7, #2]	@ unaligned
 1070              	.LVL111:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1071              		.loc 3 461 3 view .LVU409
 432:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc1 = __SMLALDX(x1, c0, acc1);
 1072              		.loc 1 432 11 view .LVU410
 1073              	.LBB178:
 1074              	.LBI178:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1075              		.loc 2 2022 31 view .LVU411
 1076              	.LBB179:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1077              		.loc 2 2024 3 view .LVU412
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1078              		.loc 2 2028 3 view .LVU413
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1079              		.loc 2 2031 3 view .LVU414
 1080 0302 029C     		ldr	r4, [sp, #8]
 1081              		.syntax unified
 1082              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1083 0304 C4FBD926 		smlaldx r2, r6, r4, r9
 1084              	@ 0 "" 2
 1085              	.LVL112:
 1086              		.loc 2 2036 3 view .LVU415
 1087              		.loc 2 2036 3 is_stmt 0 view .LVU416
 1088              		.thumb
 1089              		.syntax unified
 1090              	.LBE179:
 1091              	.LBE178:
 433:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc2 = __SMLALDX(x3, c0, acc2);
 1092              		.loc 1 433 11 is_stmt 1 view .LVU417
 1093              	.LBB181:
 1094              	.LBI181:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1095              		.loc 2 2022 31 view .LVU418
 1096              	.LBB182:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1097              		.loc 2 2024 3 view .LVU419
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1098              		.loc 2 2028 3 view .LVU420
ARM GAS  /tmp/ccIB6TLq.s 			page 79


2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1099              		.loc 2 2031 3 view .LVU421
 1100              	.LBE182:
 1101              	.LBE181:
 1102              	.LBB184:
 1103              	.LBB180:
 1104 0308 0292     		str	r2, [sp, #8]
 1105              	.LVL113:
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1106              		.loc 2 2031 3 is_stmt 0 view .LVU422
 1107              	.LBE180:
 1108              	.LBE184:
 1109              	.LBB185:
 1110              	.LBB183:
 1111 030a 4446     		mov	r4, r8
 1112              	.LVL114:
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1113              		.loc 2 2031 3 view .LVU423
 1114              		.syntax unified
 1115              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1116 030c CEFBD954 		smlaldx r5, r4, lr, r9
 1117              	@ 0 "" 2
 1118              	.LVL115:
 1119              		.loc 2 2036 3 is_stmt 1 view .LVU424
 1120              		.loc 2 2036 3 is_stmt 0 view .LVU425
 1121              		.thumb
 1122              		.syntax unified
 1123              	.LBE183:
 1124              	.LBE185:
 434:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc3 = __SMLALDX(x2, c0, acc3);
 1125              		.loc 1 434 11 is_stmt 1 view .LVU426
 1126              	.LBB186:
 1127              	.LBI186:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1128              		.loc 2 2022 31 view .LVU427
 1129              	.LBB187:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1130              		.loc 2 2024 3 view .LVU428
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1131              		.loc 2 2028 3 view .LVU429
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1132              		.loc 2 2031 3 view .LVU430
 1133              		.syntax unified
 1134              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1135 0310 CAFBD901 		smlaldx r0, r1, r10, r9
 1136              	@ 0 "" 2
 1137              	.LVL116:
 1138              		.loc 2 2036 3 view .LVU431
 1139              		.loc 2 2036 3 is_stmt 0 view .LVU432
 1140              		.thumb
 1141              		.syntax unified
 1142              	.LBE187:
 1143              	.LBE186:
 435:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1144              		.loc 1 435 11 is_stmt 1 view .LVU433
 1145              	.LBB188:
 1146              	.LBI188:
ARM GAS  /tmp/ccIB6TLq.s 			page 80


2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1147              		.loc 2 2022 31 view .LVU434
 1148              	.LBB189:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1149              		.loc 2 2024 3 view .LVU435
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1150              		.loc 2 2028 3 view .LVU436
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1151              		.loc 2 2031 3 view .LVU437
 1152              		.syntax unified
 1153              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1154 0314 CCFBD93B 		smlaldx r3, fp, ip, r9
 1155              	@ 0 "" 2
 1156              	.LVL117:
 1157              		.loc 2 2036 3 view .LVU438
 1158              		.loc 2 2036 3 is_stmt 0 view .LVU439
 1159              		.thumb
 1160              		.syntax unified
 1161              	.LBE189:
 1162              	.LBE188:
 437:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 1163              		.loc 1 437 11 is_stmt 1 view .LVU440
 437:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 1164              		.loc 1 437 14 is_stmt 0 view .LVU441
 1165 0318 0E9A     		ldr	r2, [sp, #56]
 1166 031a 7F68     		ldr	r7, [r7, #4]	@ unaligned
 1167              	.LVL118:
 437:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 1168              		.loc 1 437 14 view .LVU442
 1169 031c 32F90A9C 		ldrsh	r9, [r2, #-10]
 1170              	.LVL119:
 441:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 1171              		.loc 1 441 11 is_stmt 1 view .LVU443
 445:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           px += 3U;
 1172              		.loc 1 445 11 view .LVU444
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1173              		.loc 3 457 3 view .LVU445
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1174              		.loc 3 459 3 view .LVU446
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1175              		.loc 3 461 3 view .LVU447
 446:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1176              		.loc 1 446 11 view .LVU448
 449:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc1 = __SMLALD (x2, c0, acc1);
 1177              		.loc 1 449 11 view .LVU449
 1178              	.LBB190:
 1179              	.LBB191:
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1180              		.loc 2 2031 3 is_stmt 0 view .LVU450
 1181 0320 029A     		ldr	r2, [sp, #8]
 1182              	.LBE191:
 1183              	.LBE190:
 441:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 1184              		.loc 1 441 14 view .LVU451
 1185 0322 1FFA89F9 		uxth	r9, r9
 1186              	.LVL120:
 1187              	.LBB193:
ARM GAS  /tmp/ccIB6TLq.s 			page 81


 1188              	.LBI190:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1189              		.loc 2 2022 31 is_stmt 1 view .LVU452
 1190              	.LBB192:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1191              		.loc 2 2024 3 view .LVU453
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1192              		.loc 2 2028 3 view .LVU454
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1193              		.loc 2 2031 3 view .LVU455
 1194              		.syntax unified
 1195              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1196 0326 CEFBD926 		smlaldx r2, r6, lr, r9
 1197              	@ 0 "" 2
 1198              	.LVL121:
 1199              		.loc 2 2036 3 view .LVU456
 1200              		.loc 2 2036 3 is_stmt 0 view .LVU457
 1201              		.thumb
 1202              		.syntax unified
 1203              	.LBE192:
 1204              	.LBE193:
 450:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc2 = __SMLALDX(x2, c0, acc2);
 1205              		.loc 1 450 11 is_stmt 1 view .LVU458
 1206              	.LBB194:
 1207              	.LBI194:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1208              		.loc 2 2005 31 view .LVU459
 1209              	.LBB195:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1210              		.loc 2 2007 3 view .LVU460
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1211              		.loc 2 2011 3 view .LVU461
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1212              		.loc 2 2014 3 view .LVU462
 1213              		.syntax unified
 1214              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1215 032a CCFBC954 		smlald r5, r4, ip, r9
 1216              	@ 0 "" 2
 1217              	.LVL122:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1218              		.loc 2 2019 3 view .LVU463
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1219              		.loc 2 2019 3 is_stmt 0 view .LVU464
 1220              		.thumb
 1221              		.syntax unified
 1222              	.LBE195:
 1223              	.LBE194:
 450:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc2 = __SMLALDX(x2, c0, acc2);
 1224              		.loc 1 450 16 view .LVU465
 1225 032e A046     		mov	r8, r4
 1226              	.LVL123:
 451:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc3 = __SMLALDX(x3, c0, acc3);
 1227              		.loc 1 451 11 is_stmt 1 view .LVU466
 1228              	.LBB196:
 1229              	.LBI196:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1230              		.loc 2 2022 31 view .LVU467
ARM GAS  /tmp/ccIB6TLq.s 			page 82


 1231              	.LBB197:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1232              		.loc 2 2024 3 view .LVU468
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1233              		.loc 2 2028 3 view .LVU469
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1234              		.loc 2 2031 3 view .LVU470
 1235              		.syntax unified
 1236              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1237 0330 CCFBD901 		smlaldx r0, r1, ip, r9
 1238              	@ 0 "" 2
 1239              	.LVL124:
 1240              		.loc 2 2036 3 view .LVU471
 1241              		.loc 2 2036 3 is_stmt 0 view .LVU472
 1242              		.thumb
 1243              		.syntax unified
 1244              	.LBE197:
 1245              	.LBE196:
 452:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 1246              		.loc 1 452 11 is_stmt 1 view .LVU473
 1247              	.LBB198:
 1248              	.LBI198:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1249              		.loc 2 2022 31 view .LVU474
 1250              	.LBB199:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1251              		.loc 2 2024 3 view .LVU475
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1252              		.loc 2 2028 3 view .LVU476
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1253              		.loc 2 2031 3 view .LVU477
 1254              		.syntax unified
 1255              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1256 0334 C7FBD93B 		smlaldx r3, fp, r7, r9
 1257              	@ 0 "" 2
 1258              	.LVL125:
 1259              		.loc 2 2036 3 view .LVU478
 1260              		.thumb
 1261              		.syntax unified
 1262              	.L24:
 1263              		.loc 2 2036 3 is_stmt 0 view .LVU479
 1264              	.LBE199:
 1265              	.LBE198:
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1266              		.loc 1 457 9 is_stmt 1 view .LVU480
 1267              	.LBB200:
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1268              		.loc 1 457 32 view .LVU481
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1269              		.loc 1 457 32 view .LVU482
 1270 0338 D20B     		lsrs	r2, r2, #15
 1271              	.LVL126:
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1272              		.loc 1 457 32 is_stmt 0 view .LVU483
 1273 033a 009C     		ldr	r4, [sp]
 1274              	.LBE200:
 1275              	.LBB201:
ARM GAS  /tmp/ccIB6TLq.s 			page 83


 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1276              		.loc 1 458 32 view .LVU484
 1277 033c C00B     		lsrs	r0, r0, #15
 1278              	.LVL127:
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1279              		.loc 1 458 32 view .LVU485
 1280              	.LBE201:
 1281              	.LBB202:
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1282              		.loc 1 457 32 view .LVU486
 1283 033e 42EA4642 		orr	r2, r2, r6, lsl #17
 1284 0342 0834     		adds	r4, r4, #8
 1285              	.LBE202:
 1286              	.LBB203:
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1287              		.loc 1 458 32 view .LVU487
 1288 0344 40EA4140 		orr	r0, r0, r1, lsl #17
 1289              	.LBE203:
 1290              	.LBB204:
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1291              		.loc 1 457 32 view .LVU488
 1292 0348 ED0B     		lsrs	r5, r5, #15
 1293              	.LVL128:
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1294              		.loc 1 457 32 view .LVU489
 1295 034a 0094     		str	r4, [sp]
 1296              	.LBE204:
 1297              	.LBB205:
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1298              		.loc 1 458 32 view .LVU490
 1299 034c DB0B     		lsrs	r3, r3, #15
 1300              	.LVL129:
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1301              		.loc 1 458 32 view .LVU491
 1302              	.LBE205:
 1303              	.LBB206:
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1304              		.loc 1 457 32 view .LVU492
 1305              		.syntax unified
 1306              	@ 457 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 1307 034e 02F30F02 		ssat r2, #16, r2
 1308              	@ 0 "" 2
 1309              	.LVL130:
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1310              		.loc 1 457 32 is_stmt 1 view .LVU493
 1311              		.thumb
 1312              		.syntax unified
 1313              	.LBE206:
 1314              	.LBB207:
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1315              		.loc 1 457 32 view .LVU494
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1316              		.loc 1 457 32 view .LVU495
 1317              	.LBE207:
 1318              	.LBB208:
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1319              		.loc 1 458 32 is_stmt 0 view .LVU496
ARM GAS  /tmp/ccIB6TLq.s 			page 84


 1320              		.syntax unified
 1321              	@ 458 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 1322 0352 00F30F00 		ssat r0, #16, r0
 1323              	@ 0 "" 2
 1324              		.thumb
 1325              		.syntax unified
 1326              	.LBE208:
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1327              		.loc 1 457 32 view .LVU497
 1328 0356 92B2     		uxth	r2, r2
 1329              	.LVL131:
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1330              		.loc 1 458 32 view .LVU498
 1331 0358 80B2     		uxth	r0, r0
 1332              	.LBB209:
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1333              		.loc 1 457 32 view .LVU499
 1334 035a 45EA4845 		orr	r5, r5, r8, lsl #17
 1335              	.LBE209:
 1336              	.LBB210:
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1337              		.loc 1 458 32 view .LVU500
 1338 035e 43EA4B43 		orr	r3, r3, fp, lsl #17
 1339              	.LBE210:
 1340              	.LBB211:
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1341              		.loc 1 457 32 view .LVU501
 1342              		.syntax unified
 1343              	@ 457 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 1344 0362 05F30F05 		ssat r5, #16, r5
 1345              	@ 0 "" 2
 1346              	.LVL132:
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1347              		.loc 1 457 32 is_stmt 1 view .LVU502
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1348              		.loc 1 457 32 is_stmt 0 view .LVU503
 1349              		.thumb
 1350              		.syntax unified
 1351              	.LBE211:
 1352              	.LBB212:
 1353              	.LBI212:
 494:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 495:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 496:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 497:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer and increment pointer afterwards.
 498:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 499:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 500:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 501:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 502:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2_ia (
 1354              		.loc 3 502 27 is_stmt 1 view .LVU504
 1355              	.LBB213:
 503:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 504:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t    value)
 505:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 506:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 1356              		.loc 3 506 3 view .LVU505
ARM GAS  /tmp/ccIB6TLq.s 			page 85


 507:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (*pQ15, &val, 4);
 1357              		.loc 3 508 3 view .LVU506
 1358              	.LBE213:
 1359              	.LBE212:
 1360              	.LBB215:
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1361              		.loc 1 458 32 is_stmt 0 view .LVU507
 1362              		.syntax unified
 1363              	@ 458 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 1364 0366 03F30F03 		ssat r3, #16, r3
 1365              	@ 0 "" 2
 1366              		.thumb
 1367              		.syntax unified
 1368              	.LBE215:
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1369              		.loc 1 457 32 view .LVU508
 1370 036a 42EA0542 		orr	r2, r2, r5, lsl #16
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1371              		.loc 1 458 32 view .LVU509
 1372 036e 40EA0340 		orr	r0, r0, r3, lsl #16
 1373              	.LBB216:
 1374              	.LBB214:
 1375              		.loc 3 508 3 view .LVU510
 1376 0372 019B     		ldr	r3, [sp, #4]
 1377 0374 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1378              		.loc 3 509 3 is_stmt 1 view .LVU511
 1379              	.LVL133:
 1380              		.loc 3 509 3 is_stmt 0 view .LVU512
 1381              	.LBE214:
 1382              	.LBE216:
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1383              		.loc 1 458 9 is_stmt 1 view .LVU513
 1384              	.LBB217:
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1385              		.loc 1 458 32 view .LVU514
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1386              		.loc 1 458 32 view .LVU515
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1387              		.loc 1 458 32 view .LVU516
 1388              	.LBE217:
 1389              	.LBB218:
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1390              		.loc 1 458 32 view .LVU517
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1391              		.loc 1 458 32 view .LVU518
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1392              		.loc 1 458 32 view .LVU519
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 1393              		.loc 1 458 32 is_stmt 0 view .LVU520
 1394              	.LBE218:
 1395              	.LBB219:
 1396              	.LBI219:
 502:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 1397              		.loc 3 502 27 is_stmt 1 view .LVU521
 1398              	.LBB220:
ARM GAS  /tmp/ccIB6TLq.s 			page 86


 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1399              		.loc 3 506 3 view .LVU522
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1400              		.loc 3 508 3 view .LVU523
 1401 0376 0833     		adds	r3, r3, #8
 1402              	.LVL134:
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1403              		.loc 3 508 3 is_stmt 0 view .LVU524
 1404              	.LBE220:
 1405              	.LBE219:
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1406              		.loc 1 302 13 view .LVU525
 1407 0378 089A     		ldr	r2, [sp, #32]
 1408              	.LBB222:
 1409              	.LBB221:
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1410              		.loc 3 508 3 view .LVU526
 1411 037a 43F8040C 		str	r0, [r3, #-4]	@ unaligned
 1412              		.loc 3 509 3 is_stmt 1 view .LVU527
 1413              	.LBE221:
 1414              	.LBE222:
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1415              		.loc 1 302 13 is_stmt 0 view .LVU528
 1416 037e 9342     		cmp	r3, r2
 1417 0380 0193     		str	r3, [sp, #4]
 1418              	.LVL135:
 465:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1419              		.loc 1 465 9 is_stmt 1 view .LVU529
 468:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         py = pSrc2;
 1420              		.loc 1 468 9 view .LVU530
 469:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1421              		.loc 1 469 9 view .LVU531
 472:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 1422              		.loc 1 472 9 view .LVU532
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1423              		.loc 1 302 13 view .LVU533
 1424 0382 7FF473AF 		bne	.L27
 1425 0386 129B     		ldr	r3, [sp, #72]
 1426              	.LVL136:
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1427              		.loc 1 302 13 is_stmt 0 view .LVU534
 1428 0388 109A     		ldr	r2, [sp, #64]
 1429 038a 9B00     		lsls	r3, r3, #2
 1430 038c 1293     		str	r3, [sp, #72]
 1431 038e 139B     		ldr	r3, [sp, #76]
 1432 0390 1344     		add	r3, r3, r2
 1433 0392 1E46     		mov	r6, r3
 1434              	.LVL137:
 1435              	.L28:
 477:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1436              		.loc 1 477 7 is_stmt 1 view .LVU535
 479:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1437              		.loc 1 479 7 view .LVU536
 479:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1438              		.loc 1 479 13 view .LVU537
 1439 0394 119B     		ldr	r3, [sp, #68]
 1440 0396 13F00301 		ands	r1, r3, #3
ARM GAS  /tmp/ccIB6TLq.s 			page 87


 1441              	.LVL138:
 479:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1442              		.loc 1 479 13 is_stmt 0 view .LVU538
 1443 039a 00F01481 		beq	.L55
 485:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1444              		.loc 1 485 11 view .LVU539
 1445 039e 049B     		ldr	r3, [sp, #16]
 1446 03a0 0D9A     		ldr	r2, [sp, #52]
 1447 03a2 4FEA9309 		lsr	r9, r3, #2
 1448 03a6 03F0030A 		and	r10, r3, #3
 1449 03aa 129F     		ldr	r7, [sp, #72]
 1450 03ac A2F1080B 		sub	fp, r2, #8
 1451 03b0 C9EB4973 		rsb	r3, r9, r9, lsl #29
 1452 03b4 0898     		ldr	r0, [sp, #32]
 1453 03b6 0137     		adds	r7, r7, #1
 1454 03b8 109C     		ldr	r4, [sp, #64]
 1455 03ba 02EBC303 		add	r3, r2, r3, lsl #3
 1456 03be CDF804A0 		str	r10, [sp, #4]
 1457 03c2 00EB4101 		add	r1, r0, r1, lsl #1
 1458              	.LVL139:
 485:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1459              		.loc 1 485 11 view .LVU540
 1460 03c6 4FEAC908 		lsl	r8, r9, #3
 1461 03ca 0293     		str	r3, [sp, #8]
 1462 03cc 04EB4707 		add	r7, r4, r7, lsl #1
 1463 03d0 8C46     		mov	ip, r1
 1464 03d2 4FEA4A03 		lsl	r3, r10, #1
 1465 03d6 CA46     		mov	r10, r9
 1466 03d8 C146     		mov	r9, r8
 1467 03da 0393     		str	r3, [sp, #12]
 1468              	.LVL140:
 1469              	.L33:
 482:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1470              		.loc 1 482 9 is_stmt 1 view .LVU541
 485:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1471              		.loc 1 485 9 view .LVU542
 489:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1472              		.loc 1 489 9 view .LVU543
 489:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1473              		.loc 1 489 15 view .LVU544
 1474 03dc 06F10802 		add	r2, r6, #8
 1475 03e0 5B46     		mov	r3, fp
 485:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1476              		.loc 1 485 11 is_stmt 0 view .LVU545
 1477 03e2 5146     		mov	r1, r10
 482:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1478              		.loc 1 482 13 view .LVU546
 1479 03e4 0024     		movs	r4, #0
 1480 03e6 0025     		movs	r5, #0
 1481 03e8 E046     		mov	r8, ip
 1482 03ea 0090     		str	r0, [sp]
 1483              	.LVL141:
 1484              	.L30:
 492:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 1485              		.loc 1 492 11 is_stmt 1 view .LVU547
 492:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 1486              		.loc 1 492 15 is_stmt 0 view .LVU548
ARM GAS  /tmp/ccIB6TLq.s 			page 88


 1487 03ec 32F808EC 		ldrh	lr, [r2, #-8]
 489:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1488              		.loc 1 489 15 view .LVU549
 1489 03f0 0139     		subs	r1, r1, #1
 1490              	.LVL142:
 492:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 1491              		.loc 1 492 15 view .LVU550
 1492 03f2 B3F808C0 		ldrh	ip, [r3, #8]
 1493 03f6 02F10802 		add	r2, r2, #8
 1494              	.LVL143:
 493:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 1495              		.loc 1 493 15 view .LVU551
 1496 03fa 32F80E0C 		ldrh	r0, [r2, #-14]
 1497 03fe A3F10803 		sub	r3, r3, #8
 1498              	.LVL144:
 492:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 1499              		.loc 1 492 15 view .LVU552
 1500 0402 CEFB8C45 		smlalbb	r4, r5, lr, ip
 1501              	.LVL145:
 493:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 1502              		.loc 1 493 11 is_stmt 1 view .LVU553
 493:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 1503              		.loc 1 493 15 is_stmt 0 view .LVU554
 1504 0406 B3F80EC0 		ldrh	ip, [r3, #14]
 494:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 1505              		.loc 1 494 15 view .LVU555
 1506 040a 32F80CEC 		ldrh	lr, [r2, #-12]
 493:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 1507              		.loc 1 493 15 view .LVU556
 1508 040e C0FB8C45 		smlalbb	r4, r5, r0, ip
 1509              	.LVL146:
 494:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 1510              		.loc 1 494 11 is_stmt 1 view .LVU557
 494:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 1511              		.loc 1 494 15 is_stmt 0 view .LVU558
 1512 0412 9889     		ldrh	r0, [r3, #12]
 495:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1513              		.loc 1 495 15 view .LVU559
 1514 0414 32F80ACC 		ldrh	ip, [r2, #-10]
 494:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) *px++ * *py--);
 1515              		.loc 1 494 15 view .LVU560
 1516 0418 CEFB8045 		smlalbb	r4, r5, lr, r0
 1517              	.LVL147:
 495:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1518              		.loc 1 495 11 is_stmt 1 view .LVU561
 495:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1519              		.loc 1 495 15 is_stmt 0 view .LVU562
 1520 041c B3F80AE0 		ldrh	lr, [r3, #10]
 1521 0420 CCFB8E45 		smlalbb	r4, r5, ip, lr
 1522              	.LVL148:
 498:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 1523              		.loc 1 498 11 is_stmt 1 view .LVU563
 489:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1524              		.loc 1 489 15 view .LVU564
 1525 0424 E2D1     		bne	.L30
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1526              		.loc 1 505 15 is_stmt 0 view .LVU565
ARM GAS  /tmp/ccIB6TLq.s 			page 89


 1527 0426 019B     		ldr	r3, [sp, #4]
 1528 0428 C446     		mov	ip, r8
 1529 042a 0098     		ldr	r0, [sp]
 1530 042c 4E44     		add	r6, r6, r9
 503:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1531              		.loc 1 503 9 is_stmt 1 view .LVU566
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1532              		.loc 1 505 9 view .LVU567
 1533              	.LVL149:
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1534              		.loc 1 505 15 view .LVU568
 1535 042e 5BB1     		cbz	r3, .L31
 1536 0430 039B     		ldr	r3, [sp, #12]
 1537 0432 06EB030E 		add	lr, r6, r3
 495:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1538              		.loc 1 495 46 is_stmt 0 view .LVU569
 1539 0436 029B     		ldr	r3, [sp, #8]
 1540              	.L32:
 1541              	.LVL150:
 508:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1542              		.loc 1 508 11 is_stmt 1 view .LVU570
 508:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1543              		.loc 1 508 15 is_stmt 0 view .LVU571
 1544 0438 36F8021B 		ldrh	r1, [r6], #2
 1545              	.LVL151:
 508:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1546              		.loc 1 508 15 view .LVU572
 1547 043c 33F80229 		ldrh	r2, [r3], #-2
 1548              	.LVL152:
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1549              		.loc 1 505 15 view .LVU573
 1550 0440 7645     		cmp	r6, lr
 508:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1551              		.loc 1 508 15 view .LVU574
 1552 0442 C1FB8245 		smlalbb	r4, r5, r1, r2
 1553              	.LVL153:
 511:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 1554              		.loc 1 511 11 is_stmt 1 view .LVU575
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1555              		.loc 1 505 15 view .LVU576
 1556 0446 F7D1     		bne	.L32
 1557              	.LVL154:
 1558              	.L31:
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1559              		.loc 1 515 9 view .LVU577
 1560              	.LBB223:
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1561              		.loc 1 515 28 view .LVU578
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1562              		.loc 1 515 28 view .LVU579
 1563 0448 E30B     		lsrs	r3, r4, #15
 1564              	.LBE223:
 521:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         py = pSrc2;
 1565              		.loc 1 521 20 is_stmt 0 view .LVU580
 1566 044a 3E46     		mov	r6, r7
 1567              	.LVL155:
 521:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         py = pSrc2;
ARM GAS  /tmp/ccIB6TLq.s 			page 90


 1568              		.loc 1 521 20 view .LVU581
 1569 044c 0237     		adds	r7, r7, #2
 1570              	.LBB224:
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1571              		.loc 1 515 28 view .LVU582
 1572 044e 43EA4543 		orr	r3, r3, r5, lsl #17
 1573              		.syntax unified
 1574              	@ 515 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 1575 0452 03F30F03 		ssat r3, #16, r3
 1576              	@ 0 "" 2
 1577              	.LVL156:
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1578              		.loc 1 515 28 is_stmt 1 view .LVU583
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1579              		.loc 1 515 28 is_stmt 0 view .LVU584
 1580              		.thumb
 1581              		.syntax unified
 1582              	.LBE224:
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1583              		.loc 1 515 19 view .LVU585
 1584 0456 20F8023B 		strh	r3, [r0], #2	@ movhi
 1585              	.LVL157:
 518:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1586              		.loc 1 518 9 is_stmt 1 view .LVU586
 521:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         py = pSrc2;
 1587              		.loc 1 521 9 view .LVU587
 522:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1588              		.loc 1 522 9 view .LVU588
 525:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 1589              		.loc 1 525 9 view .LVU589
 479:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1590              		.loc 1 479 13 view .LVU590
 1591 045a 6045     		cmp	r0, ip
 1592 045c BED1     		bne	.L33
 479:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1593              		.loc 1 479 13 is_stmt 0 view .LVU591
 1594 045e 6146     		mov	r1, ip
 1595              	.LVL158:
 1596              	.L29:
 563:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 564:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 565:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 566:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 567:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* --------------------------
 568:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * Initializations of stage3
 569:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * -------------------------*/
 570:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 571:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[src
 572:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[src
 573:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * ....
 574:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
 575:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * sum +=  x[srcALen-1] * y[srcBLen-1]
 576:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      */
 577:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 578:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* In this stage the MAC operations are decreased by 1 for every iteration.
 579:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        The count variable holds the number of MAC operations performed */
 580:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     count = srcBLen - 1U;
ARM GAS  /tmp/ccIB6TLq.s 			page 91


 1597              		.loc 1 580 5 is_stmt 1 view .LVU592
 581:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 582:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Working pointer of inputA */
 583:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
 1598              		.loc 1 583 5 view .LVU593
 1599              		.loc 1 583 30 is_stmt 0 view .LVU594
 1600 0460 0C9B     		ldr	r3, [sp, #48]
 1601 0462 049A     		ldr	r2, [sp, #16]
 1602 0464 03F1010C 		add	ip, r3, #1
 584:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     px = pSrc1;
 585:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 586:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Working pointer of inputB */
 587:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     pSrc2 = pIn2 + (srcBLen - 1U);
 588:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     pIn2 = pSrc2 - 1U;
 589:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pIn2;
 590:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 591:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* -------------------
 592:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * Stage3 process
 593:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * ------------------*/
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 595:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* For loop unrolling by 4, this stage is divided into two. */
 596:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* First part of this stage computes the MAC operations greater than 4 */
 597:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Second part of this stage computes the MAC operations less than or equal to 4 */
 598:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 599:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* The first part of the stage starts here */
 600:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     j = count >> 2U;
 1603              		.loc 1 600 7 view .LVU595
 1604 0468 0F9F     		ldr	r7, [sp, #60]
 583:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     px = pSrc1;
 1605              		.loc 1 583 30 view .LVU596
 1606 046a ACEB020C 		sub	ip, ip, r2
 583:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     px = pSrc1;
 1607              		.loc 1 583 11 view .LVU597
 1608 046e 079A     		ldr	r2, [sp, #28]
 1609              		.loc 1 600 7 view .LVU598
 1610 0470 BB08     		lsrs	r3, r7, #2
 583:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     px = pSrc1;
 1611              		.loc 1 583 11 view .LVU599
 1612 0472 02EB4C0C 		add	ip, r2, ip, lsl #1
 1613              	.LVL159:
 584:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     px = pSrc1;
 1614              		.loc 1 584 5 is_stmt 1 view .LVU600
 587:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     pIn2 = pSrc2 - 1U;
 1615              		.loc 1 587 5 view .LVU601
 588:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pIn2;
 1616              		.loc 1 588 5 view .LVU602
 589:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1617              		.loc 1 589 5 view .LVU603
 1618              		.loc 1 600 5 view .LVU604
 601:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 602:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     while ((j > 0U) && (blockSize3 > 0U))
 1619              		.loc 1 602 5 view .LVU605
 1620              		.loc 1 602 11 view .LVU606
 1621 0476 069A     		ldr	r2, [sp, #24]
 1622 0478 002A     		cmp	r2, #0
 1623 047a 00F0B380 		beq	.L57
 1624 047e 002B     		cmp	r3, #0
ARM GAS  /tmp/ccIB6TLq.s 			page 92


 1625 0480 00F0B080 		beq	.L57
 1626 0484 8846     		mov	r8, r1
 1627 0486 A3EB070E 		sub	lr, r3, r7
 1628 048a 1146     		mov	r1, r2
 1629              	.LVL160:
 1630              		.loc 1 602 11 is_stmt 0 view .LVU607
 1631 048c DDF81490 		ldr	r9, [sp, #20]
 1632              	.LVL161:
 1633              	.L43:
 603:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 604:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Accumulator is made zero for every iteration */
 605:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       sum = 0;
 1634              		.loc 1 605 7 is_stmt 1 view .LVU608
 606:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 607:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 608:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       k = count >> 2U;
 1635              		.loc 1 608 7 view .LVU609
 609:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 610:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 611:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 612:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (k > 0U)
 1636              		.loc 1 612 7 view .LVU610
 1637              		.loc 1 612 13 view .LVU611
 1638 0490 BE08     		lsrs	r6, r7, #2
 1639              	.LVL162:
 1640              		.loc 1 612 13 is_stmt 0 view .LVU612
 1641 0492 00F09080 		beq	.L58
 605:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1642              		.loc 1 605 11 view .LVU613
 1643 0496 0023     		movs	r3, #0
 1644              		.loc 1 612 13 view .LVU614
 1645 0498 4C46     		mov	r4, r9
 1646 049a 6046     		mov	r0, ip
 1647 049c 3546     		mov	r5, r6
 605:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1648              		.loc 1 605 11 view .LVU615
 1649 049e 1A46     		mov	r2, r3
 1650              	.LVL163:
 1651              	.L40:
 613:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 614:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* x[srcALen - srcBLen + 1], x[srcALen - srcBLen + 2] are multiplied
 615:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****          * with y[srcBLen - 1], y[srcBLen - 2] respectively */
 616:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 1652              		.loc 1 616 9 is_stmt 1 view .LVU616
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1653              		.loc 3 472 3 view .LVU617
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1654              		.loc 3 474 3 view .LVU618
 1655 04a0 D0F800A0 		ldr	r10, [r0]	@ unaligned
 1656              	.LVL164:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1657              		.loc 3 475 3 view .LVU619
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1658              		.loc 3 477 3 view .LVU620
 488:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1659              		.loc 3 488 3 view .LVU621
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
ARM GAS  /tmp/ccIB6TLq.s 			page 93


 1660              		.loc 3 490 3 view .LVU622
 1661 04a4 D4F800B0 		ldr	fp, [r4]	@ unaligned
 1662              	.LVL165:
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1663              		.loc 3 491 3 view .LVU623
 493:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1664              		.loc 3 493 3 view .LVU624
 1665              	.LBB225:
 1666              	.LBI225:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1667              		.loc 2 2022 31 view .LVU625
 1668              	.LBB226:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1669              		.loc 2 2024 3 view .LVU626
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1670              		.loc 2 2028 3 view .LVU627
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1671              		.loc 2 2031 3 view .LVU628
 1672              		.syntax unified
 1673              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1674 04a8 CAFBDB32 		smlaldx r3, r2, r10, fp
 1675              	@ 0 "" 2
 1676              	.LVL166:
 1677              		.loc 2 2036 3 view .LVU629
 1678              		.loc 2 2036 3 is_stmt 0 view .LVU630
 1679              		.thumb
 1680              		.syntax unified
 1681              	.LBE226:
 1682              	.LBE225:
 617:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* x[srcALen - srcBLen + 3], x[srcALen - srcBLen + 4] are multiplied
 618:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****          * with y[srcBLen - 3], y[srcBLen - 4] respectively */
 619:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 1683              		.loc 1 619 9 is_stmt 1 view .LVU631
 1684              	.LBB227:
 1685              	.LBI227:
 469:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 1686              		.loc 3 469 28 view .LVU632
 1687              	.LBB228:
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1688              		.loc 3 472 3 view .LVU633
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1689              		.loc 3 474 3 view .LVU634
 1690 04ac D0F804A0 		ldr	r10, [r0, #4]	@ unaligned
 1691              	.LVL167:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1692              		.loc 3 475 3 view .LVU635
 1693 04b0 083C     		subs	r4, r4, #8
 1694              	.LVL168:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1695              		.loc 3 475 3 is_stmt 0 view .LVU636
 1696 04b2 D4F804B0 		ldr	fp, [r4, #4]	@ unaligned
 1697 04b6 0830     		adds	r0, r0, #8
 1698              	.LVL169:
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1699              		.loc 3 477 3 is_stmt 1 view .LVU637
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1700              		.loc 3 477 3 is_stmt 0 view .LVU638
ARM GAS  /tmp/ccIB6TLq.s 			page 94


 1701              	.LBE228:
 1702              	.LBE227:
 1703              	.LBB229:
 1704              	.LBI229:
 485:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 1705              		.loc 3 485 28 is_stmt 1 view .LVU639
 1706              	.LBB230:
 488:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1707              		.loc 3 488 3 view .LVU640
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 1708              		.loc 3 490 3 view .LVU641
 491:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1709              		.loc 3 491 3 view .LVU642
 493:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1710              		.loc 3 493 3 view .LVU643
 493:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1711              		.loc 3 493 3 is_stmt 0 view .LVU644
 1712              	.LBE230:
 1713              	.LBE229:
 1714              	.LBB231:
 1715              	.LBI231:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1716              		.loc 2 2022 31 is_stmt 1 view .LVU645
 1717              	.LBB232:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1718              		.loc 2 2024 3 view .LVU646
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1719              		.loc 2 2028 3 view .LVU647
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1720              		.loc 2 2031 3 view .LVU648
 1721              		.syntax unified
 1722              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1723 04b8 CAFBDB32 		smlaldx r3, r2, r10, fp
 1724              	@ 0 "" 2
 1725              	.LVL170:
 1726              		.loc 2 2036 3 view .LVU649
 1727              		.loc 2 2036 3 is_stmt 0 view .LVU650
 1728              		.thumb
 1729              		.syntax unified
 1730              	.LBE232:
 1731              	.LBE231:
 620:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 621:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement loop counter */
 622:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k--;
 1732              		.loc 1 622 9 is_stmt 1 view .LVU651
 612:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1733              		.loc 1 612 13 view .LVU652
 1734 04bc 013D     		subs	r5, r5, #1
 1735              	.LVL171:
 612:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1736              		.loc 1 612 13 is_stmt 0 view .LVU653
 1737 04be EFD1     		bne	.L40
 1738 04c0 C6EB4670 		rsb	r0, r6, r6, lsl #29
 1739              	.LVL172:
 612:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1740              		.loc 1 612 13 view .LVU654
 1741 04c4 0CEBC606 		add	r6, ip, r6, lsl #3
ARM GAS  /tmp/ccIB6TLq.s 			page 95


 1742 04c8 09EBC000 		add	r0, r9, r0, lsl #3
 1743 04cc 0230     		adds	r0, r0, #2
 1744              	.LVL173:
 1745              	.L39:
 623:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 624:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 625:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* For the next MAC operations, the pointer py is used without SIMD
 626:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        * So, py is incremented by 1 */
 627:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = py + 1U;
 1746              		.loc 1 627 7 is_stmt 1 view .LVU655
 628:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 629:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* If the count is not a multiple of 4, compute any remaining MACs here.
 630:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        ** No loop unrolling is used. */
 631:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       k = count % 0x4U;
 1747              		.loc 1 631 7 view .LVU656
 632:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 633:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (k > 0U)
 1748              		.loc 1 633 7 view .LVU657
 1749              		.loc 1 633 13 view .LVU658
 1750 04ce 17F00305 		ands	r5, r7, #3
 1751              	.LVL174:
 1752              		.loc 1 633 13 is_stmt 0 view .LVU659
 1753 04d2 09D0     		beq	.L41
 1754 04d4 06EB4505 		add	r5, r6, r5, lsl #1
 1755              	.LVL175:
 1756              	.L42:
 634:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 635:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* sum += x[srcALen - srcBLen + 5] * y[srcBLen - 5] */
 636:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALD(*px++, *py--, sum);
 1757              		.loc 1 636 9 is_stmt 1 view .LVU660
 1758              		.loc 1 636 15 is_stmt 0 view .LVU661
 1759 04d8 36F9024B 		ldrsh	r4, [r6], #2
 1760              	.LVL176:
 1761              		.loc 1 636 15 view .LVU662
 1762 04dc 30F902A9 		ldrsh	r10, [r0], #-2
 1763              	.LVL177:
 1764              	.LBB233:
 1765              	.LBI233:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1766              		.loc 2 2005 31 is_stmt 1 view .LVU663
 1767              	.LBB234:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1768              		.loc 2 2007 3 view .LVU664
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1769              		.loc 2 2011 3 view .LVU665
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1770              		.loc 2 2014 3 view .LVU666
 1771              		.syntax unified
 1772              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1773 04e0 C4FBCA32 		smlald r3, r2, r4, r10
 1774              	@ 0 "" 2
 1775              	.LVL178:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1776              		.loc 2 2019 3 view .LVU667
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1777              		.loc 2 2019 3 is_stmt 0 view .LVU668
 1778              		.thumb
ARM GAS  /tmp/ccIB6TLq.s 			page 96


 1779              		.syntax unified
 1780              	.LBE234:
 1781              	.LBE233:
 637:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 638:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement loop counter */
 639:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k--;
 1782              		.loc 1 639 9 is_stmt 1 view .LVU669
 633:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1783              		.loc 1 633 13 view .LVU670
 1784 04e4 AE42     		cmp	r6, r5
 1785 04e6 F7D1     		bne	.L42
 1786              	.LVL179:
 1787              	.L41:
 640:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 641:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 642:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 643:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 1788              		.loc 1 643 7 view .LVU671
 1789              	.LBB235:
 1790              		.loc 1 643 26 view .LVU672
 1791              		.loc 1 643 26 view .LVU673
 1792              	.LBE235:
 644:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 645:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 646:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = ++pSrc1;
 647:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = pIn2;
 648:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 649:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Decrement MAC count */
 650:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       count--;
 1793              		.loc 1 650 12 is_stmt 0 view .LVU674
 1794 04e8 013F     		subs	r7, r7, #1
 1795              	.LVL180:
 1796              	.LBB236:
 643:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1797              		.loc 1 643 26 view .LVU675
 1798 04ea DB0B     		lsrs	r3, r3, #15
 1799              	.LVL181:
 643:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1800              		.loc 1 643 26 view .LVU676
 1801              	.LBE236:
 646:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = pIn2;
 1802              		.loc 1 646 10 view .LVU677
 1803 04ec 0CF1020C 		add	ip, ip, #2
 1804              	.LVL182:
 651:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 652:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Decrement loop counter */
 653:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       blockSize3--;
 1805              		.loc 1 653 17 view .LVU678
 1806 04f0 0139     		subs	r1, r1, #1
 602:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 1807              		.loc 1 602 11 view .LVU679
 1808 04f2 17EB0E0F 		cmn	r7, lr
 1809              	.LBB237:
 643:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1810              		.loc 1 643 26 view .LVU680
 1811 04f6 43EA4243 		orr	r3, r3, r2, lsl #17
 1812              		.syntax unified
ARM GAS  /tmp/ccIB6TLq.s 			page 97


 1813              	@ 643 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 1814 04fa 03F30F03 		ssat r3, #16, r3
 1815              	@ 0 "" 2
 1816              	.LVL183:
 643:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1817              		.loc 1 643 26 is_stmt 1 view .LVU681
 643:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1818              		.loc 1 643 26 is_stmt 0 view .LVU682
 1819              		.thumb
 1820              		.syntax unified
 1821              	.LBE237:
 643:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1822              		.loc 1 643 17 view .LVU683
 1823 04fe 28F8023B 		strh	r3, [r8], #2	@ movhi
 1824              	.LVL184:
 646:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = pIn2;
 1825              		.loc 1 646 7 is_stmt 1 view .LVU684
 647:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1826              		.loc 1 647 7 view .LVU685
 650:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1827              		.loc 1 650 7 view .LVU686
 1828              		.loc 1 653 7 view .LVU687
 654:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 655:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       j--;
 1829              		.loc 1 655 7 view .LVU688
 602:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 1830              		.loc 1 602 11 view .LVU689
 1831 0502 01D0     		beq	.L113
 1832 0504 0029     		cmp	r1, #0
 1833 0506 C3D1     		bne	.L43
 1834              	.L113:
 1835 0508 0691     		str	r1, [sp, #24]
 1836 050a 4146     		mov	r1, r8
 1837              	.LVL185:
 1838              	.L38:
 656:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 657:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 658:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* The second part of the stage starts here */
 659:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* SIMD is not used for the next MAC operations,
 660:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * so pointer py is updated to read only one sample at a time */
 661:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = py + 1U;
 662:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 663:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     while (blockSize3 > 0U)
 1839              		.loc 1 663 11 view .LVU690
 1840 050c 069B     		ldr	r3, [sp, #24]
 1841 050e FBB1     		cbz	r3, .L45
 1842              		.loc 1 663 11 is_stmt 0 view .LVU691
 1843 0510 0CEB4305 		add	r5, ip, r3, lsl #1
 1844 0514 0D9E     		ldr	r6, [sp, #52]
 1845              	.LVL186:
 1846              	.L46:
 664:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 665:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Accumulator is made zero for every iteration */
 666:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       sum = 0;
 667:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 668:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 669:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       k = count;
ARM GAS  /tmp/ccIB6TLq.s 			page 98


 670:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 671:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (k > 0U)
 1847              		.loc 1 671 13 is_stmt 1 view .LVU692
 1848 0516 002F     		cmp	r7, #0
 1849 0518 4BD0     		beq	.L124
 666:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1850              		.loc 1 666 11 is_stmt 0 view .LVU693
 1851 051a 0023     		movs	r3, #0
 1852              		.loc 1 671 13 view .LVU694
 1853 051c B146     		mov	r9, r6
 1854 051e E046     		mov	r8, ip
 1855 0520 3C46     		mov	r4, r7
 666:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1856              		.loc 1 666 11 view .LVU695
 1857 0522 1846     		mov	r0, r3
 1858              	.LVL187:
 1859              	.L47:
 672:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 673:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Perform the multiply-accumulates */
 674:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* sum +=  x[srcALen-1] * y[srcBLen-1] */
 675:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALD(*px++, *py--, sum);
 1860              		.loc 1 675 9 is_stmt 1 view .LVU696
 1861              	.LBB238:
 1862              	.LBB239:
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1863              		.loc 2 2014 3 is_stmt 0 view .LVU697
 1864 0524 0246     		mov	r2, r0
 1865              	.LBE239:
 1866              	.LBE238:
 1867              		.loc 1 675 15 view .LVU698
 1868 0526 39F902E9 		ldrsh	lr, [r9], #-2
 1869              	.LVL188:
 1870              		.loc 1 675 15 view .LVU699
 1871 052a 38F9020B 		ldrsh	r0, [r8], #2
 1872              	.LVL189:
 1873              	.LBB241:
 1874              	.LBI238:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1875              		.loc 2 2005 31 is_stmt 1 view .LVU700
 1876              	.LBB240:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1877              		.loc 2 2007 3 view .LVU701
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1878              		.loc 2 2011 3 view .LVU702
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1879              		.loc 2 2014 3 view .LVU703
 1880              		.syntax unified
 1881              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1882 052e C0FBCE32 		smlald r3, r2, r0, lr
 1883              	@ 0 "" 2
 1884              	.LVL190:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1885              		.loc 2 2019 3 view .LVU704
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1886              		.loc 2 2019 3 is_stmt 0 view .LVU705
 1887              		.thumb
 1888              		.syntax unified
ARM GAS  /tmp/ccIB6TLq.s 			page 99


 1889              	.LBE240:
 1890              	.LBE241:
 671:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1891              		.loc 1 671 13 view .LVU706
 1892 0532 013C     		subs	r4, r4, #1
 1893              	.LVL191:
 1894              		.loc 1 675 13 view .LVU707
 1895 0534 1046     		mov	r0, r2
 1896              	.LVL192:
 676:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 677:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement loop counter */
 678:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k--;
 1897              		.loc 1 678 9 is_stmt 1 view .LVU708
 671:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1898              		.loc 1 671 13 view .LVU709
 1899 0536 F5D1     		bne	.L47
 1900 0538 DA0B     		lsrs	r2, r3, #15
 1901 053a 42EA4043 		orr	r3, r2, r0, lsl #17
 1902              	.LVL193:
 1903              	.L48:
 679:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 680:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 681:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 682:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 1904              		.loc 1 682 7 view .LVU710
 1905              	.LBB242:
 1906              		.loc 1 682 26 view .LVU711
 1907              		.loc 1 682 26 view .LVU712
 1908              	.LBE242:
 683:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 684:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 685:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = ++pSrc1;
 1909              		.loc 1 685 10 is_stmt 0 view .LVU713
 1910 053e 0CF1020C 		add	ip, ip, #2
 1911              	.LVL194:
 686:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = pSrc2;
 687:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 688:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Decrement MAC count */
 689:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       count--;
 1912              		.loc 1 689 12 view .LVU714
 1913 0542 013F     		subs	r7, r7, #1
 1914              	.LVL195:
 1915              	.LBB243:
 682:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1916              		.loc 1 682 26 view .LVU715
 1917              		.syntax unified
 1918              	@ 682 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 1919 0544 03F30F03 		ssat r3, #16, r3
 1920              	@ 0 "" 2
 1921              	.LVL196:
 682:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1922              		.loc 1 682 26 is_stmt 1 view .LVU716
 682:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1923              		.loc 1 682 26 is_stmt 0 view .LVU717
 1924              		.thumb
 1925              		.syntax unified
 1926              	.LBE243:
ARM GAS  /tmp/ccIB6TLq.s 			page 100


 663:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 1927              		.loc 1 663 11 view .LVU718
 1928 0548 AC45     		cmp	ip, r5
 682:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1929              		.loc 1 682 17 view .LVU719
 1930 054a 21F8023B 		strh	r3, [r1], #2	@ movhi
 1931              	.LVL197:
 685:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = pSrc2;
 1932              		.loc 1 685 7 is_stmt 1 view .LVU720
 686:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1933              		.loc 1 686 7 view .LVU721
 1934              		.loc 1 689 7 view .LVU722
 690:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 691:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Decrement the loop counter */
 692:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       blockSize3--;
 1935              		.loc 1 692 7 view .LVU723
 663:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 1936              		.loc 1 663 11 view .LVU724
 1937 054e E2D1     		bne	.L46
 1938              	.LVL198:
 1939              	.L45:
 693:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 694:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 695:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Set status as ARM_MATH_SUCCESS */
 696:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     status = ARM_MATH_SUCCESS;
 1940              		.loc 1 696 12 is_stmt 0 view .LVU725
 1941 0550 0020     		movs	r0, #0
 1942              	.LVL199:
 1943              	.L110:
 697:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   }
 698:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 699:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   /* Return to application */
 700:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   return (status);
 701:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 702:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 703:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 704:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   const q15_t *pIn1 = pSrcA;                           /* InputA pointer */
 705:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   const q15_t *pIn2 = pSrcB;                           /* InputB pointer */
 706:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         q63_t sum;                                     /* Accumulator */
 707:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         uint32_t i, j;                                 /* Loop counters */
 708:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         arm_status status;                             /* Status of Partial convolution */
 709:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 710:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   /* Check for range of output samples to be calculated */
 711:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
 712:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   {
 713:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Set status as ARM_MATH_ARGUMENT_ERROR */
 714:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 715:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   }
 716:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   else
 717:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   {
 718:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Loop to calculate convolution for output length number of values */
 719:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     for (i = firstIndex; i <= (firstIndex + numPoints - 1); i++)
 720:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 721:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Initialize sum with zero to carry on MAC operations */
 722:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       sum = 0;
 723:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 724:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Loop to perform MAC operations according to convolution equation */
ARM GAS  /tmp/ccIB6TLq.s 			page 101


 725:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       for (j = 0U; j <= i; j++)
 726:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 727:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Check the array limitations */
 728:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         if (((i - j) < srcBLen) && (j < srcALen))
 729:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 730:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* z[i] += x[i-j] * y[j] */
 731:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += ((q31_t) pIn1[j] * pIn2[i - j]);
 732:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 733:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 734:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 735:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Store the output in the destination buffer */
 736:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       pDst[i] = (q15_t) __SSAT((sum >> 15U), 16U);
 737:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 738:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 739:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Set status as ARM_MATH_SUCCESS */
 740:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     status = ARM_MATH_SUCCESS;
 741:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   }
 742:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 743:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   /* Return to application */
 744:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   return (status);
 745:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 746:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 747:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 748:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** }
 1944              		.loc 1 748 1 view .LVU726
 1945 0552 15B0     		add	sp, sp, #84
 1946              	.LCFI2:
 1947              		.cfi_remember_state
 1948              		.cfi_def_cfa_offset 36
 1949              		@ sp needed
 1950 0554 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1951              	.LVL200:
 1952              	.L116:
 1953              	.LCFI3:
 1954              		.cfi_restore_state
 120:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize1 = ((int32_t) srcBLen - 1) - (int32_t) firstIndex;
 1955              		.loc 1 120 76 discriminator 1 view .LVU727
 1956 0558 069A     		ldr	r2, [sp, #24]
 1957 055a 121B     		subs	r2, r2, r4
 1958              	.LVL201:
 120:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize1 = ((int32_t) srcBLen - 1) - (int32_t) firstIndex;
 1959              		.loc 1 120 117 discriminator 1 view .LVU728
 1960 055c 0244     		add	r2, r2, r0
 1961              	.LVL202:
 120:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize1 = ((int32_t) srcBLen - 1) - (int32_t) firstIndex;
 1962              		.loc 1 120 117 discriminator 1 view .LVU729
 1963 055e 0692     		str	r2, [sp, #24]
 1964 0560 74E5     		b	.L5
 1965              	.LVL203:
 1966              	.L25:
 404:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1967              		.loc 1 404 11 is_stmt 1 view .LVU730
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1968              		.loc 3 457 3 view .LVU731
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1969              		.loc 3 459 3 view .LVU732
 1970 0562 0B9C     		ldr	r4, [sp, #44]
ARM GAS  /tmp/ccIB6TLq.s 			page 102


 1971 0564 D7F80090 		ldr	r9, [r7]	@ unaligned
 1972              	.LVL204:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1973              		.loc 3 459 3 is_stmt 0 view .LVU733
 1974 0568 54F808CC 		ldr	ip, [r4, #-8]	@ unaligned
 1975              	.LVL205:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1976              		.loc 3 461 3 is_stmt 1 view .LVU734
 407:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1977              		.loc 1 407 11 view .LVU735
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1978              		.loc 3 457 3 view .LVU736
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1979              		.loc 3 459 3 view .LVU737
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1980              		.loc 3 461 3 view .LVU738
 410:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           px += 2U;
 1981              		.loc 1 410 11 view .LVU739
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1982              		.loc 3 457 3 view .LVU740
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1983              		.loc 3 459 3 view .LVU741
 1984 056c D7F80270 		ldr	r7, [r7, #2]	@ unaligned
 1985              	.LVL206:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1986              		.loc 3 461 3 view .LVU742
 411:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1987              		.loc 1 411 11 view .LVU743
 414:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc1 = __SMLALDX(x1, c0, acc1);
 1988              		.loc 1 414 11 view .LVU744
 1989              	.LBB244:
 1990              	.LBI244:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1991              		.loc 2 2022 31 view .LVU745
 1992              	.LBB245:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1993              		.loc 2 2024 3 view .LVU746
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1994              		.loc 2 2028 3 view .LVU747
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1995              		.loc 2 2031 3 view .LVU748
 1996 0570 029C     		ldr	r4, [sp, #8]
 1997              		.syntax unified
 1998              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1999 0572 C4FBDC26 		smlaldx r2, r6, r4, ip
 2000              	@ 0 "" 2
 2001              	.LVL207:
 2002              		.loc 2 2036 3 view .LVU749
 2003              		.loc 2 2036 3 is_stmt 0 view .LVU750
 2004              		.thumb
 2005              		.syntax unified
 2006              	.LBE245:
 2007              	.LBE244:
 415:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc2 = __SMLALDX(x3, c0, acc2);
 2008              		.loc 1 415 11 is_stmt 1 view .LVU751
 2009              	.LBB246:
 2010              	.LBI246:
ARM GAS  /tmp/ccIB6TLq.s 			page 103


2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2011              		.loc 2 2022 31 view .LVU752
 2012              	.LBB247:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 2013              		.loc 2 2024 3 view .LVU753
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2014              		.loc 2 2028 3 view .LVU754
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2015              		.loc 2 2031 3 view .LVU755
 2016 0576 4446     		mov	r4, r8
 2017              		.syntax unified
 2018              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2019 0578 CEFBDC54 		smlaldx r5, r4, lr, ip
 2020              	@ 0 "" 2
 2021              	.LVL208:
 2022              		.loc 2 2036 3 view .LVU756
 2023              		.loc 2 2036 3 is_stmt 0 view .LVU757
 2024              		.thumb
 2025              		.syntax unified
 2026              	.LBE247:
 2027              	.LBE246:
 415:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc2 = __SMLALDX(x3, c0, acc2);
 2028              		.loc 1 415 16 view .LVU758
 2029 057c A046     		mov	r8, r4
 2030              	.LVL209:
 416:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc3 = __SMLALDX(x2, c0, acc3);
 2031              		.loc 1 416 11 is_stmt 1 view .LVU759
 2032              	.LBB248:
 2033              	.LBI248:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2034              		.loc 2 2022 31 view .LVU760
 2035              	.LBB249:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 2036              		.loc 2 2024 3 view .LVU761
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2037              		.loc 2 2028 3 view .LVU762
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2038              		.loc 2 2031 3 view .LVU763
 2039              		.syntax unified
 2040              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2041 057e C9FBDC01 		smlaldx r0, r1, r9, ip
 2042              	@ 0 "" 2
 2043              	.LVL210:
 2044              		.loc 2 2036 3 view .LVU764
 2045              		.loc 2 2036 3 is_stmt 0 view .LVU765
 2046              		.thumb
 2047              		.syntax unified
 2048              	.LBE249:
 2049              	.LBE248:
 417:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 2050              		.loc 1 417 11 is_stmt 1 view .LVU766
 2051              	.LBB250:
 2052              	.LBI250:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2053              		.loc 2 2022 31 view .LVU767
 2054              	.LBB251:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
ARM GAS  /tmp/ccIB6TLq.s 			page 104


 2055              		.loc 2 2024 3 view .LVU768
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2056              		.loc 2 2028 3 view .LVU769
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2057              		.loc 2 2031 3 view .LVU770
 2058              		.syntax unified
 2059              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2060 0582 C7FBDC3B 		smlaldx r3, fp, r7, ip
 2061              	@ 0 "" 2
 2062              	.LVL211:
 2063              		.loc 2 2036 3 view .LVU771
 2064              		.loc 2 2036 3 is_stmt 0 view .LVU772
 2065              		.thumb
 2066              		.syntax unified
 2067              	.LBE251:
 2068              	.LBE250:
 420:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 2069              		.loc 1 420 9 is_stmt 1 view .LVU773
 2070 0586 D7E6     		b	.L24
 2071              	.LVL212:
 2072              	.L123:
 383:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 2073              		.loc 1 383 11 view .LVU774
 383:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 2074              		.loc 1 383 14 is_stmt 0 view .LVU775
 2075 0588 0B9C     		ldr	r4, [sp, #44]
 2076 058a D7F80090 		ldr	r9, [r7]	@ unaligned
 2077              	.LVL213:
 383:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 2078              		.loc 1 383 14 view .LVU776
 2079 058e 34F906CC 		ldrsh	ip, [r4, #-6]
 2080              	.LVL214:
 387:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 2081              		.loc 1 387 11 is_stmt 1 view .LVU777
 391:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           px++;
 2082              		.loc 1 391 11 view .LVU778
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2083              		.loc 3 457 3 view .LVU779
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2084              		.loc 3 459 3 view .LVU780
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2085              		.loc 3 461 3 view .LVU781
 392:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2086              		.loc 1 392 11 view .LVU782
 395:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc1 = __SMLALD (x1, c0, acc1);
 2087              		.loc 1 395 11 view .LVU783
 2088              	.LBB252:
 2089              	.LBB253:
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2090              		.loc 2 2014 3 is_stmt 0 view .LVU784
 2091 0592 029C     		ldr	r4, [sp, #8]
 2092              	.LBE253:
 2093              	.LBE252:
 387:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 2094              		.loc 1 387 14 view .LVU785
 2095 0594 1FFA8CF7 		uxth	r7, ip
 2096              	.LVL215:
ARM GAS  /tmp/ccIB6TLq.s 			page 105


 2097              	.LBB255:
 2098              	.LBI252:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2099              		.loc 2 2005 31 is_stmt 1 view .LVU786
 2100              	.LBB254:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 2101              		.loc 2 2007 3 view .LVU787
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2102              		.loc 2 2011 3 view .LVU788
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2103              		.loc 2 2014 3 view .LVU789
 2104              		.syntax unified
 2105              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2106 0598 C4FBC726 		smlald r2, r6, r4, r7
 2107              	@ 0 "" 2
 2108              	.LVL216:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2109              		.loc 2 2019 3 view .LVU790
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2110              		.loc 2 2019 3 is_stmt 0 view .LVU791
 2111              		.thumb
 2112              		.syntax unified
 2113              	.LBE254:
 2114              	.LBE255:
 396:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc2 = __SMLALDX(x1, c0, acc2);
 2115              		.loc 1 396 11 is_stmt 1 view .LVU792
 2116              	.LBB256:
 2117              	.LBI256:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2118              		.loc 2 2005 31 view .LVU793
 2119              	.LBB257:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 2120              		.loc 2 2007 3 view .LVU794
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2121              		.loc 2 2011 3 view .LVU795
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2122              		.loc 2 2014 3 view .LVU796
 2123 059c 4446     		mov	r4, r8
 2124              		.syntax unified
 2125              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2126 059e CEFBC754 		smlald r5, r4, lr, r7
 2127              	@ 0 "" 2
 2128              	.LVL217:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2129              		.loc 2 2019 3 view .LVU797
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2130              		.loc 2 2019 3 is_stmt 0 view .LVU798
 2131              		.thumb
 2132              		.syntax unified
 2133              	.LBE257:
 2134              	.LBE256:
 396:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc2 = __SMLALDX(x1, c0, acc2);
 2135              		.loc 1 396 16 view .LVU799
 2136 05a2 A046     		mov	r8, r4
 2137              	.LVL218:
 397:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           acc3 = __SMLALDX(x3, c0, acc3);
 2138              		.loc 1 397 11 is_stmt 1 view .LVU800
ARM GAS  /tmp/ccIB6TLq.s 			page 106


 2139              	.LBB258:
 2140              	.LBI258:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2141              		.loc 2 2022 31 view .LVU801
 2142              	.LBB259:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 2143              		.loc 2 2024 3 view .LVU802
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2144              		.loc 2 2028 3 view .LVU803
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2145              		.loc 2 2031 3 view .LVU804
 2146              		.syntax unified
 2147              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2148 05a4 CEFBD701 		smlaldx r0, r1, lr, r7
 2149              	@ 0 "" 2
 2150              	.LVL219:
 2151              		.loc 2 2036 3 view .LVU805
 2152              		.loc 2 2036 3 is_stmt 0 view .LVU806
 2153              		.thumb
 2154              		.syntax unified
 2155              	.LBE259:
 2156              	.LBE258:
 398:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 2157              		.loc 1 398 11 is_stmt 1 view .LVU807
 2158              	.LBB260:
 2159              	.LBI260:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 2160              		.loc 2 2022 31 view .LVU808
 2161              	.LBB261:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 2162              		.loc 2 2024 3 view .LVU809
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2163              		.loc 2 2028 3 view .LVU810
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2164              		.loc 2 2031 3 view .LVU811
 2165              		.syntax unified
 2166              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2167 05a8 C9FBD73B 		smlaldx r3, fp, r9, r7
 2168              	@ 0 "" 2
 2169              	.LVL220:
 2170              		.loc 2 2036 3 view .LVU812
 2171              		.loc 2 2036 3 is_stmt 0 view .LVU813
 2172              		.thumb
 2173              		.syntax unified
 2174              	.LBE261:
 2175              	.LBE260:
 401:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 2176              		.loc 1 401 9 is_stmt 1 view .LVU814
 420:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 2177              		.loc 1 420 9 view .LVU815
 2178 05ac C4E6     		b	.L24
 2179              	.LVL221:
 2180              	.L122:
 542:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 2181              		.loc 1 542 15 is_stmt 0 view .LVU816
 2182 05ae 7346     		mov	r3, lr
 2183              	.LVL222:
ARM GAS  /tmp/ccIB6TLq.s 			page 107


 542:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 2184              		.loc 1 542 15 view .LVU817
 2185 05b0 30E6     		b	.L37
 2186              	.LVL223:
 2187              	.L124:
 671:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 2188              		.loc 1 671 13 view .LVU818
 2189 05b2 3B46     		mov	r3, r7
 2190 05b4 C3E7     		b	.L48
 2191              	.LVL224:
 2192              	.L58:
 605:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2193              		.loc 1 605 11 view .LVU819
 2194 05b6 3346     		mov	r3, r6
 612:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 2195              		.loc 1 612 13 view .LVU820
 2196 05b8 0D98     		ldr	r0, [sp, #52]
 2197 05ba 6646     		mov	r6, ip
 2198              	.LVL225:
 605:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2199              		.loc 1 605 11 view .LVU821
 2200 05bc 1A46     		mov	r2, r3
 2201 05be 86E7     		b	.L39
 2202              	.LVL226:
 2203              	.L54:
 279:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 2204              		.loc 1 279 13 view .LVU822
 2205 05c0 079B     		ldr	r3, [sp, #28]
 2206 05c2 1093     		str	r3, [sp, #64]
 2207 05c4 F1E5     		b	.L19
 2208              	.LVL227:
 2209              	.L55:
 479:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 2210              		.loc 1 479 13 view .LVU823
 2211 05c6 0899     		ldr	r1, [sp, #32]
 2212              	.LVL228:
 479:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 2213              		.loc 1 479 13 view .LVU824
 2214 05c8 4AE7     		b	.L29
 2215              	.LVL229:
 2216              	.L6:
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
 2217              		.loc 1 123 5 is_stmt 1 view .LVU825
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
 2218              		.loc 1 123 63 is_stmt 0 view .LVU826
 2219 05ca 1F9A     		ldr	r2, [sp, #124]
 2220 05cc 0699     		ldr	r1, [sp, #24]
 2221 05ce 5118     		adds	r1, r2, r1
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2222              		.loc 1 137 17 view .LVU827
 2223 05d0 DDE91E20 		ldrd	r2, r0, [sp, #120]
 2224              	.LVL230:
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
 2225              		.loc 1 123 16 view .LVU828
 2226 05d4 591A     		subs	r1, r3, r1
 2227              	.LVL231:
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
ARM GAS  /tmp/ccIB6TLq.s 			page 108


 2228              		.loc 1 124 5 is_stmt 1 view .LVU829
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2229              		.loc 1 137 17 is_stmt 0 view .LVU830
 2230 05d6 02EB4002 		add	r2, r2, r0, lsl #1
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2231              		.loc 1 124 16 view .LVU831
 2232 05da 21EAE173 		bic	r3, r1, r1, asr #31
 2233              	.LVL232:
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2234              		.loc 1 137 17 view .LVU832
 2235 05de 0192     		str	r2, [sp, #4]
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2236              		.loc 1 124 16 view .LVU833
 2237 05e0 1193     		str	r3, [sp, #68]
 2238              	.LVL233:
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2239              		.loc 1 137 5 is_stmt 1 view .LVU834
 153:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2240              		.loc 1 153 5 view .LVU835
 156:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2241              		.loc 1 156 5 view .LVU836
 159:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pSrc2;
 2242              		.loc 1 159 5 view .LVU837
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2243              		.loc 1 160 5 view .LVU838
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 2244              		.loc 1 171 5 view .LVU839
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 2245              		.loc 1 171 11 view .LVU840
 207:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2246              		.loc 1 207 5 view .LVU841
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 2247              		.loc 1 209 5 view .LVU842
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 2248              		.loc 1 209 11 view .LVU843
 2249 05e2 D5E5     		b	.L13
 2250              	.LVL234:
 2251              	.L57:
 602:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 2252              		.loc 1 602 11 is_stmt 0 view .LVU844
 2253 05e4 0F9F     		ldr	r7, [sp, #60]
 2254 05e6 91E7     		b	.L38
 2255              	.LVL235:
 2256              	.L21:
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 2257              		.loc 1 302 13 view .LVU845
 2258 05e8 019B     		ldr	r3, [sp, #4]
 281:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2259              		.loc 1 281 8 view .LVU846
 2260 05ea 109E     		ldr	r6, [sp, #64]
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 2261              		.loc 1 302 13 view .LVU847
 2262 05ec 0893     		str	r3, [sp, #32]
 2263 05ee 0D9B     		ldr	r3, [sp, #52]
 2264 05f0 023B     		subs	r3, r3, #2
 2265 05f2 0593     		str	r3, [sp, #20]
 2266 05f4 CEE6     		b	.L28
ARM GAS  /tmp/ccIB6TLq.s 			page 109


 2267              	.LVL236:
 2268              	.L121:
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 2269              		.loc 1 302 13 view .LVU848
 2270 05f6 0D9B     		ldr	r3, [sp, #52]
 534:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 2271              		.loc 1 534 13 view .LVU849
 2272 05f8 0199     		ldr	r1, [sp, #4]
 2273              	.LVL237:
 534:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 2274              		.loc 1 534 13 view .LVU850
 2275 05fa 023B     		subs	r3, r3, #2
 2276 05fc 0593     		str	r3, [sp, #20]
 2277 05fe 2FE7     		b	.L29
 2278              	.LVL238:
 2279              	.L49:
  87:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   }
 2280              		.loc 1 87 12 view .LVU851
 2281 0600 4FF0FF30 		mov	r0, #-1
 2282              	.LVL239:
 700:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2283              		.loc 1 700 3 is_stmt 1 view .LVU852
 700:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2284              		.loc 1 700 10 is_stmt 0 view .LVU853
 2285 0604 A5E7     		b	.L110
 2286              	.LVL240:
 2287              	.L8:
 159:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pSrc2;
 2288              		.loc 1 159 11 view .LVU854
 2289 0606 B446     		mov	ip, r6
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 2290              		.loc 1 171 11 view .LVU855
 2291 0608 023E     		subs	r6, r6, #2
 2292              	.LVL241:
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 2293              		.loc 1 171 11 view .LVU856
 2294 060a 72E5     		b	.L11
 2295              		.cfi_endproc
 2296              	.LFE145:
 2298              		.text
 2299              	.Letext0:
 2300              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2301              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2302              		.file 6 "/usr/include/newlib/sys/_types.h"
 2303              		.file 7 "/usr/include/newlib/sys/reent.h"
 2304              		.file 8 "/usr/include/newlib/sys/lock.h"
 2305              		.file 9 "/usr/include/newlib/math.h"
ARM GAS  /tmp/ccIB6TLq.s 			page 110


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_conv_partial_q15.c
     /tmp/ccIB6TLq.s:17     .text.arm_conv_partial_q15:0000000000000000 $t
     /tmp/ccIB6TLq.s:26     .text.arm_conv_partial_q15:0000000000000000 arm_conv_partial_q15

NO UNDEFINED SYMBOLS
