langName "Verilog"
viewName "module"
extDirs ".v"
libFiles ""
libName ""
libDirs ""
