<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>jhu.edu</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>full_radio</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">S00_AXI:m_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.FREQ_TOLERANCE_HZ">-1</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>full_radio_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_c_counter_binary_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_cmpy_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>63e9f751</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>full_radio_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_c_counter_binary_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_cmpy_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>63e9f751</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>de0d2fc6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fir_compiler_1/fil2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_0/fil1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/c_counter_binary_0/c_counter_binary_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/COUNTER_REG</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_1/fir_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/IMAG_FIR_2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_0/fir_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/IMAG_FIR_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cmpy_0/cmpy_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/CMPX_MULT</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_1/dds_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/TUNER_DDS</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/FAKE_ADC</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/full_radio_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/full_radio_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7d374308</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_c_counter_binary_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="c_counter_binary" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_cmpy_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="cmpy" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fir_compiler_1/fil2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_0/fil1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/c_counter_binary_0/c_counter_binary_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/COUNTER_REG</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_1/fir_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/IMAG_FIR_2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_0/fir_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/IMAG_FIR_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cmpy_0/cmpy_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/CMPX_MULT</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_1/dds_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/TUNER_DDS</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/FAKE_ADC</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/full_radio_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/full_radio_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_c_counter_binary_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="c_counter_binary" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_cmpy_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="cmpy" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/full_radio_v1_0/data/full_radio.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/full_radio_v1_0/data/full_radio.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/full_radio_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/full_radio_v1_0/src/full_radio.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/full_radio_v1_0/src/full_radio.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/full_radio_v1_0/src/full_radio_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/full_radio_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>full DDC</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">full_radio_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>full_radio_v1.0</xilinx:displayName>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:full_radio:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2022-08-03T01:30:18Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ce88294_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@edb5609_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62184866_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32196f6a_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@794539d7_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@401e7813_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72c2e042_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e8fb206_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b5e83ac_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35d44086_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17ca8580_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d714d53_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26fb9d03_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d0f9a12_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68496e08_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66074da2_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bc72fde_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b442d5f_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68591509_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74e3d587_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b3ec950_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b9f8843_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33cfd987_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1417b5fa_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41adec52_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c3d0a85_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25a6154b_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2217f82c_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35d46e5f_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41c14fd5_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@598c291c_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fd69058_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73c08ef4_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30767828_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a4f8c5f_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@234a96ae_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e423375_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7133c991_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a863b8c_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79cc54a6_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@190bac86_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2edcad57_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37572b79_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@727b716e_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70f34bb7_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@282d5310_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5eb74726_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15e0c397_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50a92115_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c9212ab_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cc49463_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6268d176_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22657b6e_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e2ce164_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d3780ff_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4df73853_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c7cf11d_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d8b1229_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a5119ea_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b0c9b7d_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3036234b_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40a33011_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50b32088_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29517c2c_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bf8e1db_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@551a37f_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a522f23_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59a0e916_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@535014f2_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a4736df_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@208b5bdc_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@293f9c33_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a93e721_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@609a74b4_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38a80249_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51a0ce8a_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@575a93d1_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bb6f36b_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c81f83a_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eb23620_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33c6455e_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5735ff4a_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7763ff99_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a8d3f78_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7465756_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18d838a8_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e66f9a9_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cbe033_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aef2e7_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66f25857_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@eeee1e2_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23c4c770_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fb46ca1_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36a0625a_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36593ee4_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@426aabcc_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f3889e0_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@434e7438_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60063a62_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66437b0a_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36d34442_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1719948b_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@325d096f_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24bec59c_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fd382eb_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38352c3b_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@aa89ea_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@767e8b67_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d7ece46_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8a86c8e_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c9144b3_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53be3117_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d4239ce_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@335696d5_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@314f826a_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70578fe2_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6550a025_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bf7e056_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67e78dde_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@507f9e5a_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c88429b_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@304e7325_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c8981d1_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@705e9c1f_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@eb78718_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71593d35_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a9475e8_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50b33018_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17d2f232_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29dbee7b_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f38385_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72ebcb2e_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6454ee85_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@690f26c2_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@edfe2ab_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41e0a0ab_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49539033_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3af49e8f_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@91235de_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@481c6303_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@de48988_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@749c03f6_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@588c9fb1_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@445d4669_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24ed48d0_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d88c2eb_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@351264d4_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34e9660d_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e44fdf7_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a20e3f7_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@542c92bb_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3367774d_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7793fc3d_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30854627_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c42d172_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c2fc2d5_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62a1b0ad_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12d9e464_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28b7acf6_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48dbdb38_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55444475_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6272d16c_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42800581_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@228c34b6_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@239e532c_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b1a60de_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69af05d3_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dce7f6f_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7695e61c_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45c001c0_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68a7b8ee_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fedeb20_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f37e142_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26b59dd8_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6862b9d8_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38958d24_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b5fd07e_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b22e3da_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9fc8c04_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b8db5d7_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15ace108_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@352b0c4a_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@150d6694_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@90f911c_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c2c85fa_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fa34dba_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@197d8a2b_ARCHIVE_LOCATION">C:/Users/Caleb/SOCFPGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7414a1a6_ARCHIVE_LOCATION">C:/Users/Caleb/SOCFPGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a6b8f1d_ARCHIVE_LOCATION">C:/Users/Caleb/SOCFPGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33b71365_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f50c223_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14dac23d_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@293d118b_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53d3e68d_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bdf915d_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fc48d17_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26f77f51_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c173a6b_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39973e72_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7606a4fc_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1053fe64_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d8a133_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3841a41a_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59e7abea_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49584fd1_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@85be17e_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c65c6_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6355136c_ARCHIVE_LOCATION">c:/Users/Caleb/SOCFPGA/6_test/radio_periph_lab/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5144d419_ARCHIVE_LOCATION">C:/Users/Caleb/SOCFPGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68a7b492_ARCHIVE_LOCATION">C:/Users/Caleb/SOCFPGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6eeb8788_ARCHIVE_LOCATION">C:/Users/Caleb/SOCFPGA</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="5b355af0"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="97e9e86e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d17f4143"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f9f3267b"/>
      <xilinx:targetDRCs>
        <xilinx:targetDRC xilinx:tool="ipi">
          <xilinx:targetDRCOption xilinx:name="ignore_freq_hz" xilinx:value="true"/>
        </xilinx:targetDRC>
      </xilinx:targetDRCs>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
