{
  "totalCount" : 5620,
  "totalCountFiltered" : 5620,
  "duration" : 422,
  "indexDuration" : 93,
  "requestDuration" : 311,
  "searchUid" : "c8fbc929-3613-46c8-ac83-156951da1dbe",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-1-wgnm24jnfsfaxved5qtkhdcmiu",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTEtd2dubTI0am5mc2ZheHZlZDVxdGtoZGNtaXU=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Overview",
    "uri" : "https://developer.arm.com/documentation/102340/0100/en/Overview",
    "printableUri" : "https://developer.arm.com/documentation/102340/0100/en/Overview",
    "clickUri" : "https://developer.arm.com/documentation/102340/0100/Overview?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102340/0100/en/Overview",
    "excerpt" : "Overview This guide is a short introduction to version two of the Scalable Vector Extension (SVE2) for the ... In this guide, you can learn about the concept and main features of SVE2, the ...",
    "firstSentences" : "Overview This guide is a short introduction to version two of the Scalable Vector Extension (SVE2) for the Armv9-A architecture. In this guide, you can learn about the concept and main features of ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2468,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Learn the architecture - Introducing SVE2",
      "uri" : "https://developer.arm.com/documentation/102340/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102340/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102340/0100/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - Introducing SVE2 Version 1.0 Release information Issue Date Confidentiality Change 0100-01 11 December 2020 Non-Confidential First release 0100-02 22 January 2021 Non- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Learn the architecture - Introducing SVE2 ",
        "document_number" : "102340",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5379020",
        "sysurihash" : "Z4AuArñgYMkQRiñ8",
        "urihash" : "Z4AuArñgYMkQRiñ8",
        "sysuri" : "https://developer.arm.com/documentation/102340/0100/en",
        "systransactionid" : 1038662,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621209600000,
        "topparentid" : 5379020,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1668685282000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner ; regulations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner ; regulations",
        "documenttype" : "html",
        "sysindexeddate" : 1668685333000,
        "permanentid" : "7ebda660346f012a1f8f2340cf86e47d74ef58e66e158bbe80395d9505a3",
        "syslanguage" : [ "English" ],
        "itemid" : "63761de25a1e4f54ae8e6f52",
        "transactionid" : 1038662,
        "title" : "Learn the architecture - Introducing SVE2 ",
        "products" : [ "Learn the architecture", "SVE" ],
        "date" : 1668685333000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102340:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668685333235635264,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4513,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668685329715,
        "syssize" : 4513,
        "sysdate" : 1668685333000,
        "haslayout" : "1",
        "topparent" : "5379020",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5379020,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide is a short introduction to version two of the Scalable Vector Extension (SVE2) for the Arm AArch64 architecture. In this guide, you can learn about the concept and main features of SVE2, the application domains of SVE2, and how SVE2 compares to SVE and to Neon.",
        "wordcount" : 304,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668685333000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102340/0100/?lang=en",
        "modified" : 1668685282000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668685333235635264,
        "uri" : "https://developer.arm.com/documentation/102340/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - Introducing SVE2",
      "Uri" : "https://developer.arm.com/documentation/102340/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102340/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102340/0100/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - Introducing SVE2 Version 1.0 Release information Issue Date Confidentiality Change 0100-01 11 December 2020 Non-Confidential First release 0100-02 22 January 2021 Non- ..."
    },
    "childResults" : [ {
      "title" : "Program with SVE2",
      "uri" : "https://developer.arm.com/documentation/102340/0100/en/Program-with-SVE2",
      "printableUri" : "https://developer.arm.com/documentation/102340/0100/en/Program-with-SVE2",
      "clickUri" : "https://developer.arm.com/documentation/102340/0100/Program-with-SVE2?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102340/0100/en/Program-with-SVE2",
      "excerpt" : ".p2align 2 \\n ... These instruction functions, which are sometimes referred to as intrinsics, are ... \\/\\/ @uaddlb_array\\n ... .cfi_startproc\\n \\/\\/ %bb.0:\\n ... uaddlb z0.d, z0.s, z1.s\\n",
      "firstSentences" : "Program with SVE2 This section describes the software tools and libraries that support SVE2 application development. This section also describes how to develop your application for an SVE2-enabled ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2468,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Introducing SVE2",
        "uri" : "https://developer.arm.com/documentation/102340/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102340/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102340/0100/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Introducing SVE2 Version 1.0 Release information Issue Date Confidentiality Change 0100-01 11 December 2020 Non-Confidential First release 0100-02 22 January 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Learn the architecture - Introducing SVE2 ",
          "document_number" : "102340",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5379020",
          "sysurihash" : "Z4AuArñgYMkQRiñ8",
          "urihash" : "Z4AuArñgYMkQRiñ8",
          "sysuri" : "https://developer.arm.com/documentation/102340/0100/en",
          "systransactionid" : 1038662,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621209600000,
          "topparentid" : 5379020,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1668685282000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner ; regulations",
          "documenttype" : "html",
          "sysindexeddate" : 1668685333000,
          "permanentid" : "7ebda660346f012a1f8f2340cf86e47d74ef58e66e158bbe80395d9505a3",
          "syslanguage" : [ "English" ],
          "itemid" : "63761de25a1e4f54ae8e6f52",
          "transactionid" : 1038662,
          "title" : "Learn the architecture - Introducing SVE2 ",
          "products" : [ "Learn the architecture", "SVE" ],
          "date" : 1668685333000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102340:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668685333235635264,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4513,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668685329715,
          "syssize" : 4513,
          "sysdate" : 1668685333000,
          "haslayout" : "1",
          "topparent" : "5379020",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5379020,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "This guide is a short introduction to version two of the Scalable Vector Extension (SVE2) for the Arm AArch64 architecture. In this guide, you can learn about the concept and main features of SVE2, the application domains of SVE2, and how SVE2 compares to SVE and to Neon.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668685333000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102340/0100/?lang=en",
          "modified" : 1668685282000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668685333235635264,
          "uri" : "https://developer.arm.com/documentation/102340/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Introducing SVE2",
        "Uri" : "https://developer.arm.com/documentation/102340/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102340/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102340/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Introducing SVE2 Version 1.0 Release information Issue Date Confidentiality Change 0100-01 11 December 2020 Non-Confidential First release 0100-02 22 January 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Program with SVE2 ",
        "document_number" : "102340",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5379020",
        "sysurihash" : "bSh3lJc6pDqjI6qO",
        "urihash" : "bSh3lJc6pDqjI6qO",
        "sysuri" : "https://developer.arm.com/documentation/102340/0100/en/Program-with-SVE2",
        "systransactionid" : 1038662,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621209600000,
        "topparentid" : 5379020,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1668685282000,
        "sysconcepts" : "sve ; sve2 ; libraries ; hardware ; armv8 ; compilation ; supporting ; highly optimized ; instructions ; intrinsics ; emulators ; programmers ; languages ; GNU equivalent ; installation path ; linear algebra",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb" ],
        "attachmentparentid" : 5379020,
        "parentitem" : "63761de25a1e4f54ae8e6f52",
        "concepts" : "sve ; sve2 ; libraries ; hardware ; armv8 ; compilation ; supporting ; highly optimized ; instructions ; intrinsics ; emulators ; programmers ; languages ; GNU equivalent ; installation path ; linear algebra",
        "documenttype" : "html",
        "isattachment" : "5379020",
        "sysindexeddate" : 1668685333000,
        "permanentid" : "da4d01ae2191f160c94e52ff8de50c27c73ec8b3d58cca70b00faff77cd4",
        "syslanguage" : [ "English" ],
        "itemid" : "63761de35a1e4f54ae8e6f58",
        "transactionid" : 1038662,
        "title" : "Program with SVE2 ",
        "products" : [ "Learn the architecture", "SVE" ],
        "date" : 1668685333000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102340:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668685333413775104,
        "sysisattachment" : "5379020",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5379020,
        "size" : 6265,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102340/0100/Program-with-SVE2?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668685329715,
        "syssize" : 6265,
        "sysdate" : 1668685333000,
        "haslayout" : "1",
        "topparent" : "5379020",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5379020,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide is a short introduction to version two of the Scalable Vector Extension (SVE2) for the Arm AArch64 architecture. In this guide, you can learn about the concept and main features of SVE2, the application domains of SVE2, and how SVE2 compares to SVE and to Neon.",
        "wordcount" : 313,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668685333000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102340/0100/Program-with-SVE2?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102340/0100/Program-with-SVE2?lang=en",
        "modified" : 1668685282000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668685333413775104,
        "uri" : "https://developer.arm.com/documentation/102340/0100/en/Program-with-SVE2",
        "syscollection" : "default"
      },
      "Title" : "Program with SVE2",
      "Uri" : "https://developer.arm.com/documentation/102340/0100/en/Program-with-SVE2",
      "PrintableUri" : "https://developer.arm.com/documentation/102340/0100/en/Program-with-SVE2",
      "ClickUri" : "https://developer.arm.com/documentation/102340/0100/Program-with-SVE2?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102340/0100/en/Program-with-SVE2",
      "Excerpt" : ".p2align 2 \\n ... These instruction functions, which are sometimes referred to as intrinsics, are ... \\/\\/ @uaddlb_array\\n ... .cfi_startproc\\n \\/\\/ %bb.0:\\n ... uaddlb z0.d, z0.s, z1.s\\n",
      "FirstSentences" : "Program with SVE2 This section describes the software tools and libraries that support SVE2 application development. This section also describes how to develop your application for an SVE2-enabled ..."
    }, {
      "title" : "Learn the architecture - Introducing SVE2",
      "uri" : "https://developer.arm.com/documentation/102340/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102340/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102340/0100/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - Introducing SVE2 Version 1.0 Release information Issue Date Confidentiality Change 0100-01 11 December 2020 Non-Confidential First release 0100-02 22 January 2021 Non- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2468,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Learn the architecture - Introducing SVE2 ",
        "document_number" : "102340",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5379020",
        "sysurihash" : "Z4AuArñgYMkQRiñ8",
        "urihash" : "Z4AuArñgYMkQRiñ8",
        "sysuri" : "https://developer.arm.com/documentation/102340/0100/en",
        "systransactionid" : 1038662,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621209600000,
        "topparentid" : 5379020,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1668685282000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner ; regulations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner ; regulations",
        "documenttype" : "html",
        "sysindexeddate" : 1668685333000,
        "permanentid" : "7ebda660346f012a1f8f2340cf86e47d74ef58e66e158bbe80395d9505a3",
        "syslanguage" : [ "English" ],
        "itemid" : "63761de25a1e4f54ae8e6f52",
        "transactionid" : 1038662,
        "title" : "Learn the architecture - Introducing SVE2 ",
        "products" : [ "Learn the architecture", "SVE" ],
        "date" : 1668685333000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102340:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668685333235635264,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4513,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668685329715,
        "syssize" : 4513,
        "sysdate" : 1668685333000,
        "haslayout" : "1",
        "topparent" : "5379020",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5379020,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide is a short introduction to version two of the Scalable Vector Extension (SVE2) for the Arm AArch64 architecture. In this guide, you can learn about the concept and main features of SVE2, the application domains of SVE2, and how SVE2 compares to SVE and to Neon.",
        "wordcount" : 304,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
        "document_revision" : "0100-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668685333000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102340/0100/?lang=en",
        "modified" : 1668685282000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668685333235635264,
        "uri" : "https://developer.arm.com/documentation/102340/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - Introducing SVE2",
      "Uri" : "https://developer.arm.com/documentation/102340/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102340/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102340/0100/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - Introducing SVE2 Version 1.0 Release information Issue Date Confidentiality Change 0100-01 11 December 2020 Non-Confidential First release 0100-02 22 January 2021 Non- ..."
    }, {
      "title" : "Learn the architecture - Introducing SVE2",
      "uri" : "https://developer.arm.com/documentation/102340/0100/en/pdf/learn_the_architecture_-_introducing_sve2_102340_0100_03_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102340/0100/en/pdf/learn_the_architecture_-_introducing_sve2_102340_0100_03_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/63761de35a1e4f54ae8e6f5b",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102340/0100/en/pdf/learn_the_architecture_-_introducing_sve2_102340_0100_03_en.pdf",
      "excerpt" : "Copyright © 2020–2021 Arm Limited (or its aﬃliates). ... Document ID: 102340_0100_03_en Version 1.0 ... This document may be translated into other languages for convenience, and you agree that ...",
      "firstSentences" : "Learn the architecture - Introducing SVE2 Version 1.0 Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 03 102340_0100_03_en Learn the architecture - ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2468,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Introducing SVE2",
        "uri" : "https://developer.arm.com/documentation/102340/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102340/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102340/0100/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Introducing SVE2 Version 1.0 Release information Issue Date Confidentiality Change 0100-01 11 December 2020 Non-Confidential First release 0100-02 22 January 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Learn the architecture - Introducing SVE2 ",
          "document_number" : "102340",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5379020",
          "sysurihash" : "Z4AuArñgYMkQRiñ8",
          "urihash" : "Z4AuArñgYMkQRiñ8",
          "sysuri" : "https://developer.arm.com/documentation/102340/0100/en",
          "systransactionid" : 1038662,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621209600000,
          "topparentid" : 5379020,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1668685282000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner ; regulations",
          "documenttype" : "html",
          "sysindexeddate" : 1668685333000,
          "permanentid" : "7ebda660346f012a1f8f2340cf86e47d74ef58e66e158bbe80395d9505a3",
          "syslanguage" : [ "English" ],
          "itemid" : "63761de25a1e4f54ae8e6f52",
          "transactionid" : 1038662,
          "title" : "Learn the architecture - Introducing SVE2 ",
          "products" : [ "Learn the architecture", "SVE" ],
          "date" : 1668685333000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102340:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668685333235635264,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4513,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668685329715,
          "syssize" : 4513,
          "sysdate" : 1668685333000,
          "haslayout" : "1",
          "topparent" : "5379020",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5379020,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "This guide is a short introduction to version two of the Scalable Vector Extension (SVE2) for the Arm AArch64 architecture. In this guide, you can learn about the concept and main features of SVE2, the application domains of SVE2, and how SVE2 compares to SVE and to Neon.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
          "document_revision" : "0100-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668685333000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102340/0100/?lang=en",
          "modified" : 1668685282000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668685333235635264,
          "uri" : "https://developer.arm.com/documentation/102340/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Introducing SVE2",
        "Uri" : "https://developer.arm.com/documentation/102340/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102340/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102340/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102340/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Introducing SVE2 Version 1.0 Release information Issue Date Confidentiality Change 0100-01 11 December 2020 Non-Confidential First release 0100-02 22 January 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Learn the architecture - Introducing SVE2 ",
        "document_number" : "102340",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5379020",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "HijWNklho2cSw4DP",
        "urihash" : "HijWNklho2cSw4DP",
        "sysuri" : "https://developer.arm.com/documentation/102340/0100/en/pdf/learn_the_architecture_-_introducing_sve2_102340_0100_03_en.pdf",
        "keywords" : "54fc61f, SVE",
        "systransactionid" : 1038662,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1621209600000,
        "topparentid" : 5379020,
        "numberofpages" : 19,
        "sysconcepts" : "SVE ; SVE2 ; architectures ; implementations ; applications ; predicate registers ; instruction set ; vectorization ; inactive elements ; arm ; loop control ; extension ; addressing ; management ; languages ; interleaving",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb" ],
        "attachmentparentid" : 5379020,
        "parentitem" : "63761de25a1e4f54ae8e6f52",
        "concepts" : "SVE ; SVE2 ; architectures ; implementations ; applications ; predicate registers ; instruction set ; vectorization ; inactive elements ; arm ; loop control ; extension ; addressing ; management ; languages ; interleaving",
        "documenttype" : "pdf",
        "isattachment" : "5379020",
        "sysindexeddate" : 1668685333000,
        "permanentid" : "bb1ff0f92fe1b48720b823c9ab7b1f2be02c0ee1cb3ea1a53377a34de3cc",
        "syslanguage" : [ "English" ],
        "itemid" : "63761de35a1e4f54ae8e6f5b",
        "transactionid" : 1038662,
        "title" : "Learn the architecture - Introducing SVE2 ",
        "subject" : "This guide is a short introduction to version two of the Scalable Vector Extension (SVE2) for the Arm AArch64 architecture. In this guide, you can learn about the concept and main features of SVE2, the application domains of SVE2, and how SVE2 compares to SVE and to Neon.",
        "date" : 1668685333000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102340:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668685333172057538,
        "sysisattachment" : "5379020",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5379020,
        "size" : 299417,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/63761de35a1e4f54ae8e6f5b",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668685331600,
        "syssubject" : "This guide is a short introduction to version two of the Scalable Vector Extension (SVE2) for the Arm AArch64 architecture. In this guide, you can learn about the concept and main features of SVE2, the application domains of SVE2, and how SVE2 compares to SVE and to Neon.",
        "syssize" : 299417,
        "sysdate" : 1668685333000,
        "topparent" : "5379020",
        "author" : "Arm Ltd.",
        "label_version" : "1.0",
        "systopparentid" : 5379020,
        "content_description" : "This guide is a short introduction to version two of the Scalable Vector Extension (SVE2) for the Arm AArch64 architecture. In this guide, you can learn about the concept and main features of SVE2, the application domains of SVE2, and how SVE2 compares to SVE and to Neon.",
        "wordcount" : 996,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668685333000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/63761de35a1e4f54ae8e6f5b",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668685333172057538,
        "uri" : "https://developer.arm.com/documentation/102340/0100/en/pdf/learn_the_architecture_-_introducing_sve2_102340_0100_03_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - Introducing SVE2",
      "Uri" : "https://developer.arm.com/documentation/102340/0100/en/pdf/learn_the_architecture_-_introducing_sve2_102340_0100_03_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102340/0100/en/pdf/learn_the_architecture_-_introducing_sve2_102340_0100_03_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/63761de35a1e4f54ae8e6f5b",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102340/0100/en/pdf/learn_the_architecture_-_introducing_sve2_102340_0100_03_en.pdf",
      "Excerpt" : "Copyright © 2020–2021 Arm Limited (or its aﬃliates). ... Document ID: 102340_0100_03_en Version 1.0 ... This document may be translated into other languages for convenience, and you agree that ...",
      "FirstSentences" : "Learn the architecture - Introducing SVE2 Version 1.0 Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 03 102340_0100_03_en Learn the architecture - ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Overview ",
      "document_number" : "102340",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "5379020",
      "sysurihash" : "L26ky1zmWXRQYQJo",
      "urihash" : "L26ky1zmWXRQYQJo",
      "sysuri" : "https://developer.arm.com/documentation/102340/0100/en/Overview",
      "systransactionid" : 1038662,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1621209600000,
      "topparentid" : 5379020,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1668685282000,
      "sysconcepts" : "SVE2 ; enabled target ; Vector Extension ; Neon ; SVE ; architecture ; Armv9",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb" ],
      "attachmentparentid" : 5379020,
      "parentitem" : "63761de25a1e4f54ae8e6f52",
      "concepts" : "SVE2 ; enabled target ; Vector Extension ; Neon ; SVE ; architecture ; Armv9",
      "documenttype" : "html",
      "isattachment" : "5379020",
      "sysindexeddate" : 1668685333000,
      "permanentid" : "02b9d0d42f4cadafc6f25f8544c084ce6f8690e4cbb6274593bb306c1ded",
      "syslanguage" : [ "English" ],
      "itemid" : "63761de35a1e4f54ae8e6f54",
      "transactionid" : 1038662,
      "title" : "Overview ",
      "products" : [ "Learn the architecture", "SVE" ],
      "date" : 1668685333000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102340:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1668685333448966806,
      "sysisattachment" : "5379020",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5379020,
      "size" : 686,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102340/0100/Overview?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1668685329715,
      "syssize" : 686,
      "sysdate" : 1668685333000,
      "haslayout" : "1",
      "topparent" : "5379020",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5379020,
      "navigationhierarchiescategories" : [ "Architecture products" ],
      "content_description" : "This guide is a short introduction to version two of the Scalable Vector Extension (SVE2) for the Arm AArch64 architecture. In this guide, you can learn about the concept and main features of SVE2, the application domains of SVE2, and how SVE2 compares to SVE and to Neon.",
      "wordcount" : 67,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
      "document_revision" : "0100-03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1668685333000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102340/0100/Overview?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102340/0100/Overview?lang=en",
      "modified" : 1668685282000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1668685333448966806,
      "uri" : "https://developer.arm.com/documentation/102340/0100/en/Overview",
      "syscollection" : "default"
    },
    "Title" : "Overview",
    "Uri" : "https://developer.arm.com/documentation/102340/0100/en/Overview",
    "PrintableUri" : "https://developer.arm.com/documentation/102340/0100/en/Overview",
    "ClickUri" : "https://developer.arm.com/documentation/102340/0100/Overview?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102340/0100/en/Overview",
    "Excerpt" : "Overview This guide is a short introduction to version two of the Scalable Vector Extension (SVE2) for the ... In this guide, you can learn about the concept and main features of SVE2, the ...",
    "FirstSentences" : "Overview This guide is a short introduction to version two of the Scalable Vector Extension (SVE2) for the Armv9-A architecture. In this guide, you can learn about the concept and main features of ..."
  }, {
    "title" : "Build - Add the timers as peripherals",
    "uri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-the-timers-as-peripherals",
    "printableUri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-the-timers-as-peripherals",
    "clickUri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-the-timers-as-peripherals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en/Build---Add-the-timers-as-peripherals",
    "excerpt" : "Map one watchdog to the Secure world and map the other watchdog to the Non-secure ... The Secure world watchdog timer can reset the system. ... Build - Add the timers as peripherals 8d938fdSoC",
    "firstSentences" : "Build - Add the timers as peripherals The CMSDK provides three timers that can be incorporated into an SoC as APB4 peripherals, as you can see in the following table: Timer Description Timer A 32- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2468,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Design a System on Chip - Create a System for a Secure IoT Device",
      "uri" : "https://developer.arm.com/documentation/101892/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101892/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en",
      "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Design a System on Chip - Create a System for a Secure IoT Device Version 1.0 Release information Issue Date Confidentiality Change 0100-02 30 April 2020 Non-Confidential First release This ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Design a System on Chip - Create a System for a Secure IoT Device ",
        "document_number" : "101892",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5043135",
        "sysurihash" : "phAngLwAC4ðY0C0l",
        "urihash" : "phAngLwAC4ðY0C0l",
        "sysuri" : "https://developer.arm.com/documentation/101892/0100/en",
        "systransactionid" : 1036862,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588204800000,
        "topparentid" : 5043135,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664184253000,
        "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1668598439000,
        "permanentid" : "6702ade49d9522be998eca3ffeb0f32109ecf75faca6d8840fd36534e0af",
        "syslanguage" : [ "English" ],
        "itemid" : "63316fbd4c59b30b51770b89",
        "transactionid" : 1036862,
        "title" : "Design a System on Chip - Create a System for a Secure IoT Device ",
        "products" : [ "Platform Design" ],
        "date" : 1668598439000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "101892:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668598439050961109,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4374,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668598435333,
        "syssize" : 4374,
        "sysdate" : 1668598439000,
        "haslayout" : "1",
        "topparent" : "5043135",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043135,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This guide uses IP from Arm Flexible Access. The quickest way to create an SoC solution for a secure IoT device is to use the Corstone-201 foundation IP. Therefore, this guide can also be used if you are getting started with the Corstone-201.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668598439000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101892/0100/?lang=en",
        "modified" : 1668598427000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668598439050961109,
        "uri" : "https://developer.arm.com/documentation/101892/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Design a System on Chip - Create a System for a Secure IoT Device",
      "Uri" : "https://developer.arm.com/documentation/101892/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101892/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en",
      "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Design a System on Chip - Create a System for a Secure IoT Device Version 1.0 Release information Issue Date Confidentiality Change 0100-02 30 April 2020 Non-Confidential First release This ..."
    },
    "childResults" : [ {
      "title" : "Build - Add your own registers for the SoC",
      "uri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-your-own-registers-for-the-SoC",
      "printableUri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-your-own-registers-for-the-SoC",
      "clickUri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-your-own-registers-for-the-SoC?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en/Build---Add-your-own-registers-for-the-SoC",
      "excerpt" : "Build - Add your own registers for the SoC During system integration, consider adding extra registers ... You can do this by adding a register bank that is accessible through the APB4 PPC in ...",
      "firstSentences" : "Build - Add your own registers for the SoC During system integration, consider adding extra registers for control purposes or to provide system information. You can do this by adding a register ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2468,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Design a System on Chip - Create a System for a Secure IoT Device",
        "uri" : "https://developer.arm.com/documentation/101892/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101892/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Design a System on Chip - Create a System for a Secure IoT Device Version 1.0 Release information Issue Date Confidentiality Change 0100-02 30 April 2020 Non-Confidential First release This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Design a System on Chip - Create a System for a Secure IoT Device ",
          "document_number" : "101892",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5043135",
          "sysurihash" : "phAngLwAC4ðY0C0l",
          "urihash" : "phAngLwAC4ðY0C0l",
          "sysuri" : "https://developer.arm.com/documentation/101892/0100/en",
          "systransactionid" : 1036862,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588204800000,
          "topparentid" : 5043135,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664184253000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668598439000,
          "permanentid" : "6702ade49d9522be998eca3ffeb0f32109ecf75faca6d8840fd36534e0af",
          "syslanguage" : [ "English" ],
          "itemid" : "63316fbd4c59b30b51770b89",
          "transactionid" : 1036862,
          "title" : "Design a System on Chip - Create a System for a Secure IoT Device ",
          "products" : [ "Platform Design" ],
          "date" : 1668598439000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "101892:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668598439050961109,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4374,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668598435333,
          "syssize" : 4374,
          "sysdate" : 1668598439000,
          "haslayout" : "1",
          "topparent" : "5043135",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043135,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This guide uses IP from Arm Flexible Access. The quickest way to create an SoC solution for a secure IoT device is to use the Corstone-201 foundation IP. Therefore, this guide can also be used if you are getting started with the Corstone-201.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668598439000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101892/0100/?lang=en",
          "modified" : 1668598427000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668598439050961109,
          "uri" : "https://developer.arm.com/documentation/101892/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Design a System on Chip - Create a System for a Secure IoT Device",
        "Uri" : "https://developer.arm.com/documentation/101892/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101892/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Design a System on Chip - Create a System for a Secure IoT Device Version 1.0 Release information Issue Date Confidentiality Change 0100-02 30 April 2020 Non-Confidential First release This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Build - Add your own registers for the SoC ",
        "document_number" : "101892",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5043135",
        "sysurihash" : "eLUrb18kQ0xmOH8X",
        "urihash" : "eLUrb18kQ0xmOH8X",
        "sysuri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-your-own-registers-for-the-SoC",
        "systransactionid" : 1036862,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588204800000,
        "topparentid" : 5043135,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664184253000,
        "sysconcepts" : "APB4 ; registers ; control purposes ; peripherals ; SoC ; own ; Build",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "attachmentparentid" : 5043135,
        "parentitem" : "63316fbd4c59b30b51770b89",
        "concepts" : "APB4 ; registers ; control purposes ; peripherals ; SoC ; own ; Build",
        "documenttype" : "html",
        "isattachment" : "5043135",
        "sysindexeddate" : 1668598440000,
        "permanentid" : "67bc7e7c3cd59b47d3d0c0f0da8d6c77bf2550d88393c29e73c9d39e9440",
        "syslanguage" : [ "English" ],
        "itemid" : "63316fbd4c59b30b51770ba1",
        "transactionid" : 1036862,
        "title" : "Build - Add your own registers for the SoC ",
        "products" : [ "Platform Design" ],
        "date" : 1668598440000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "101892:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668598440555149899,
        "sysisattachment" : "5043135",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5043135,
        "size" : 406,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-your-own-registers-for-the-SoC?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668598435333,
        "syssize" : 406,
        "sysdate" : 1668598440000,
        "haslayout" : "1",
        "topparent" : "5043135",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043135,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This guide uses IP from Arm Flexible Access. The quickest way to create an SoC solution for a secure IoT device is to use the Corstone-201 foundation IP. Therefore, this guide can also be used if you are getting started with the Corstone-201.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668598440000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-your-own-registers-for-the-SoC?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101892/0100/Build---Add-your-own-registers-for-the-SoC?lang=en",
        "modified" : 1668598427000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668598440555149899,
        "uri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-your-own-registers-for-the-SoC",
        "syscollection" : "default"
      },
      "Title" : "Build - Add your own registers for the SoC",
      "Uri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-your-own-registers-for-the-SoC",
      "PrintableUri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-your-own-registers-for-the-SoC",
      "ClickUri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-your-own-registers-for-the-SoC?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en/Build---Add-your-own-registers-for-the-SoC",
      "Excerpt" : "Build - Add your own registers for the SoC During system integration, consider adding extra registers ... You can do this by adding a register bank that is accessible through the APB4 PPC in ...",
      "FirstSentences" : "Build - Add your own registers for the SoC During system integration, consider adding extra registers for control purposes or to provide system information. You can do this by adding a register ..."
    }, {
      "title" : "Build - Add a theoretical Wi-Fi and display component",
      "uri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-a-theoretical-Wi-Fi-and-display-component",
      "printableUri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-a-theoretical-Wi-Fi-and-display-component",
      "clickUri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-a-theoretical-Wi-Fi-and-display-component?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en/Build---Add-a-theoretical-Wi-Fi-and-display-component",
      "excerpt" : "Display component specifications For a screen component, we assume that you are using an LCD ... In the example SoC for this guide, connect APB-compatible peripherals to the APB4 PPC. Build - ...",
      "firstSentences" : "Build - Add a theoretical Wi-Fi and display component This section of the guide describes how to add a Wi-Fi or screen component to your system. In both cases, non-specific third-party IP is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2468,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Design a System on Chip - Create a System for a Secure IoT Device",
        "uri" : "https://developer.arm.com/documentation/101892/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101892/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Design a System on Chip - Create a System for a Secure IoT Device Version 1.0 Release information Issue Date Confidentiality Change 0100-02 30 April 2020 Non-Confidential First release This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Design a System on Chip - Create a System for a Secure IoT Device ",
          "document_number" : "101892",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5043135",
          "sysurihash" : "phAngLwAC4ðY0C0l",
          "urihash" : "phAngLwAC4ðY0C0l",
          "sysuri" : "https://developer.arm.com/documentation/101892/0100/en",
          "systransactionid" : 1036862,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588204800000,
          "topparentid" : 5043135,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664184253000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668598439000,
          "permanentid" : "6702ade49d9522be998eca3ffeb0f32109ecf75faca6d8840fd36534e0af",
          "syslanguage" : [ "English" ],
          "itemid" : "63316fbd4c59b30b51770b89",
          "transactionid" : 1036862,
          "title" : "Design a System on Chip - Create a System for a Secure IoT Device ",
          "products" : [ "Platform Design" ],
          "date" : 1668598439000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "101892:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668598439050961109,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4374,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668598435333,
          "syssize" : 4374,
          "sysdate" : 1668598439000,
          "haslayout" : "1",
          "topparent" : "5043135",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043135,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This guide uses IP from Arm Flexible Access. The quickest way to create an SoC solution for a secure IoT device is to use the Corstone-201 foundation IP. Therefore, this guide can also be used if you are getting started with the Corstone-201.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668598439000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101892/0100/?lang=en",
          "modified" : 1668598427000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668598439050961109,
          "uri" : "https://developer.arm.com/documentation/101892/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Design a System on Chip - Create a System for a Secure IoT Device",
        "Uri" : "https://developer.arm.com/documentation/101892/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101892/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Design a System on Chip - Create a System for a Secure IoT Device Version 1.0 Release information Issue Date Confidentiality Change 0100-02 30 April 2020 Non-Confidential First release This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Build - Add a theoretical Wi-Fi and display component ",
        "document_number" : "101892",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5043135",
        "sysurihash" : "cu9SGH7waTqy6Iq5",
        "urihash" : "cu9SGH7waTqy6Iq5",
        "sysuri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-a-theoretical-Wi-Fi-and-display-component",
        "systransactionid" : 1036862,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588204800000,
        "topparentid" : 5043135,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664184253000,
        "sysconcepts" : "SoC ; Wi-Fi ; IP ; specifications ; communication interfaces ; data throughput ; bus matrix ; UART ; third parties ; APB-compatible peripheral ; built-in controllers ; features mean ; dedicated processor",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "attachmentparentid" : 5043135,
        "parentitem" : "63316fbd4c59b30b51770b89",
        "concepts" : "SoC ; Wi-Fi ; IP ; specifications ; communication interfaces ; data throughput ; bus matrix ; UART ; third parties ; APB-compatible peripheral ; built-in controllers ; features mean ; dedicated processor",
        "documenttype" : "html",
        "isattachment" : "5043135",
        "sysindexeddate" : 1668598440000,
        "permanentid" : "e4737c7950fb3b7ffbe1f6ef828a81635cdac06a0e579f6203a503bc83e7",
        "syslanguage" : [ "English" ],
        "itemid" : "63316fbd4c59b30b51770b9f",
        "transactionid" : 1036862,
        "title" : "Build - Add a theoretical Wi-Fi and display component ",
        "products" : [ "Platform Design" ],
        "date" : 1668598440000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "101892:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668598440272596364,
        "sysisattachment" : "5043135",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5043135,
        "size" : 2941,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-a-theoretical-Wi-Fi-and-display-component?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668598435333,
        "syssize" : 2941,
        "sysdate" : 1668598440000,
        "haslayout" : "1",
        "topparent" : "5043135",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043135,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This guide uses IP from Arm Flexible Access. The quickest way to create an SoC solution for a secure IoT device is to use the Corstone-201 foundation IP. Therefore, this guide can also be used if you are getting started with the Corstone-201.",
        "wordcount" : 188,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668598440000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-a-theoretical-Wi-Fi-and-display-component?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101892/0100/Build---Add-a-theoretical-Wi-Fi-and-display-component?lang=en",
        "modified" : 1668598427000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668598440272596364,
        "uri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-a-theoretical-Wi-Fi-and-display-component",
        "syscollection" : "default"
      },
      "Title" : "Build - Add a theoretical Wi-Fi and display component",
      "Uri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-a-theoretical-Wi-Fi-and-display-component",
      "PrintableUri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-a-theoretical-Wi-Fi-and-display-component",
      "ClickUri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-a-theoretical-Wi-Fi-and-display-component?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en/Build---Add-a-theoretical-Wi-Fi-and-display-component",
      "Excerpt" : "Display component specifications For a screen component, we assume that you are using an LCD ... In the example SoC for this guide, connect APB-compatible peripherals to the APB4 PPC. Build - ...",
      "FirstSentences" : "Build - Add a theoretical Wi-Fi and display component This section of the guide describes how to add a Wi-Fi or screen component to your system. In both cases, non-specific third-party IP is ..."
    }, {
      "title" : "Build - Add power control to the SoC",
      "uri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-power-control-to-the-SoC",
      "printableUri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-power-control-to-the-SoC",
      "clickUri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-power-control-to-the-SoC?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en/Build---Add-power-control-to-the-SoC",
      "excerpt" : "Build - Add power control to the SoC The PCK-600 Power Control Kit provides several components for ... Use the components shown in the following table to provide the infrastructure for your ...",
      "firstSentences" : "Build - Add power control to the SoC The PCK-600 Power Control Kit provides several components for creating a clock and power infrastructure for an SoC. Use the components shown in the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2468,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Design a System on Chip - Create a System for a Secure IoT Device",
        "uri" : "https://developer.arm.com/documentation/101892/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101892/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Design a System on Chip - Create a System for a Secure IoT Device Version 1.0 Release information Issue Date Confidentiality Change 0100-02 30 April 2020 Non-Confidential First release This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Design a System on Chip - Create a System for a Secure IoT Device ",
          "document_number" : "101892",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5043135",
          "sysurihash" : "phAngLwAC4ðY0C0l",
          "urihash" : "phAngLwAC4ðY0C0l",
          "sysuri" : "https://developer.arm.com/documentation/101892/0100/en",
          "systransactionid" : 1036862,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588204800000,
          "topparentid" : 5043135,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664184253000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668598439000,
          "permanentid" : "6702ade49d9522be998eca3ffeb0f32109ecf75faca6d8840fd36534e0af",
          "syslanguage" : [ "English" ],
          "itemid" : "63316fbd4c59b30b51770b89",
          "transactionid" : 1036862,
          "title" : "Design a System on Chip - Create a System for a Secure IoT Device ",
          "products" : [ "Platform Design" ],
          "date" : 1668598439000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "101892:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668598439050961109,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4374,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668598435333,
          "syssize" : 4374,
          "sysdate" : 1668598439000,
          "haslayout" : "1",
          "topparent" : "5043135",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043135,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This guide uses IP from Arm Flexible Access. The quickest way to create an SoC solution for a secure IoT device is to use the Corstone-201 foundation IP. Therefore, this guide can also be used if you are getting started with the Corstone-201.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668598439000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101892/0100/?lang=en",
          "modified" : 1668598427000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668598439050961109,
          "uri" : "https://developer.arm.com/documentation/101892/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Design a System on Chip - Create a System for a Secure IoT Device",
        "Uri" : "https://developer.arm.com/documentation/101892/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101892/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101892/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Design a System on Chip - Create a System for a Secure IoT Device Version 1.0 Release information Issue Date Confidentiality Change 0100-02 30 April 2020 Non-Confidential First release This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Build - Add power control to the SoC ",
        "document_number" : "101892",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5043135",
        "sysurihash" : "xGðCd5hxveJJweeY",
        "urihash" : "xGðCd5hxveJJweeY",
        "sysuri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-power-control-to-the-SoC",
        "systransactionid" : 1036862,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588204800000,
        "topparentid" : 5043135,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664184253000,
        "sysconcepts" : "Power Control ; clock ; Kit Release ; SoC ; interfaces ; PPU ; Policy Unit ; retention ; complete list ; Arm CoreLink ; switch chains ; works alongside ; low-power hardware ; Technology-independent ; co-ordination ; aggregation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "attachmentparentid" : 5043135,
        "parentitem" : "63316fbd4c59b30b51770b89",
        "concepts" : "Power Control ; clock ; Kit Release ; SoC ; interfaces ; PPU ; Policy Unit ; retention ; complete list ; Arm CoreLink ; switch chains ; works alongside ; low-power hardware ; Technology-independent ; co-ordination ; aggregation",
        "documenttype" : "html",
        "isattachment" : "5043135",
        "sysindexeddate" : 1668598440000,
        "permanentid" : "2e18c24e746861502be5094763fac6f4102e809843397c9640dcdbb83e88",
        "syslanguage" : [ "English" ],
        "itemid" : "63316fbd4c59b30b51770b9d",
        "transactionid" : 1036862,
        "title" : "Build - Add power control to the SoC ",
        "products" : [ "Platform Design" ],
        "date" : 1668598440000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "101892:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668598440233423309,
        "sysisattachment" : "5043135",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5043135,
        "size" : 1733,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-power-control-to-the-SoC?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668598435333,
        "syssize" : 1733,
        "sysdate" : 1668598440000,
        "haslayout" : "1",
        "topparent" : "5043135",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043135,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This guide uses IP from Arm Flexible Access. The quickest way to create an SoC solution for a secure IoT device is to use the Corstone-201 foundation IP. Therefore, this guide can also be used if you are getting started with the Corstone-201.",
        "wordcount" : 124,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668598440000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-power-control-to-the-SoC?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101892/0100/Build---Add-power-control-to-the-SoC?lang=en",
        "modified" : 1668598427000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668598440233423309,
        "uri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-power-control-to-the-SoC",
        "syscollection" : "default"
      },
      "Title" : "Build - Add power control to the SoC",
      "Uri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-power-control-to-the-SoC",
      "PrintableUri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-power-control-to-the-SoC",
      "ClickUri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-power-control-to-the-SoC?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en/Build---Add-power-control-to-the-SoC",
      "Excerpt" : "Build - Add power control to the SoC The PCK-600 Power Control Kit provides several components for ... Use the components shown in the following table to provide the infrastructure for your ...",
      "FirstSentences" : "Build - Add power control to the SoC The PCK-600 Power Control Kit provides several components for creating a clock and power infrastructure for an SoC. Use the components shown in the following ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Build - Add the timers as peripherals ",
      "document_number" : "101892",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "5043135",
      "sysurihash" : "AO0qAvRDCcðorsCk",
      "urihash" : "AO0qAvRDCcðorsCk",
      "sysuri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-the-timers-as-peripherals",
      "systransactionid" : 1036862,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1588204800000,
      "topparentid" : 5043135,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1664184253000,
      "sysconcepts" : "timers ; peripherals ; down-counters ; APB4 ; reset event ; Non-secure ; Secure ; bridge ; controller ; Bus Matrix ; power domain ; separate clock ; software crashes ; free-running",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
      "attachmentparentid" : 5043135,
      "parentitem" : "63316fbd4c59b30b51770b89",
      "concepts" : "timers ; peripherals ; down-counters ; APB4 ; reset event ; Non-secure ; Secure ; bridge ; controller ; Bus Matrix ; power domain ; separate clock ; software crashes ; free-running",
      "documenttype" : "html",
      "isattachment" : "5043135",
      "sysindexeddate" : 1668598440000,
      "permanentid" : "5aed5da9bfb6356a16d2af576c4de1cd84d6a37fb2625730ddbe033885d0",
      "syslanguage" : [ "English" ],
      "itemid" : "63316fbd4c59b30b51770b9e",
      "transactionid" : 1036862,
      "title" : "Build - Add the timers as peripherals ",
      "products" : [ "Platform Design" ],
      "date" : 1668598440000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "IoT" ],
      "document_id" : "101892:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1668598440588977843,
      "sysisattachment" : "5043135",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5043135,
      "size" : 2111,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-the-timers-as-peripherals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1668598435333,
      "syssize" : 2111,
      "sysdate" : 1668598440000,
      "haslayout" : "1",
      "topparent" : "5043135",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5043135,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This guide uses IP from Arm Flexible Access. The quickest way to create an SoC solution for a secure IoT device is to use the Corstone-201 foundation IP. Therefore, this guide can also be used if you are getting started with the Corstone-201.",
      "wordcount" : 157,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
      "document_revision" : "0100-02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1668598440000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-the-timers-as-peripherals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101892/0100/Build---Add-the-timers-as-peripherals?lang=en",
      "modified" : 1668598427000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1668598440588977843,
      "uri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-the-timers-as-peripherals",
      "syscollection" : "default"
    },
    "Title" : "Build - Add the timers as peripherals",
    "Uri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-the-timers-as-peripherals",
    "PrintableUri" : "https://developer.arm.com/documentation/101892/0100/en/Build---Add-the-timers-as-peripherals",
    "ClickUri" : "https://developer.arm.com/documentation/101892/0100/Build---Add-the-timers-as-peripherals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101892/0100/en/Build---Add-the-timers-as-peripherals",
    "Excerpt" : "Map one watchdog to the Secure world and map the other watchdog to the Non-secure ... The Secure world watchdog timer can reset the system. ... Build - Add the timers as peripherals 8d938fdSoC",
    "FirstSentences" : "Build - Add the timers as peripherals The CMSDK provides three timers that can be incorporated into an SoC as APB4 peripherals, as you can see in the following table: Timer Description Timer A 32- ..."
  }, {
    "title" : "Understanding how your design will perform",
    "uri" : "https://developer.arm.com/documentation/102431/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/102431/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102431/0100/en",
    "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Understanding how your design will perform Version 1.0 Release information Issue Date Confidentiality Change 0100-01 1 September 2019 Non-Confidential First release This document is protected by ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2468,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Analyzing and debugging performance",
      "uri" : "https://developer.arm.com/documentation/102431/0100/en/Analyzing-and-debugging-performance",
      "printableUri" : "https://developer.arm.com/documentation/102431/0100/en/Analyzing-and-debugging-performance",
      "clickUri" : "https://developer.arm.com/documentation/102431/0100/Analyzing-and-debugging-performance?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102431/0100/en/Analyzing-and-debugging-performance",
      "excerpt" : "Analyzing and debugging performance Some Arm processors provide a Performance Monitoring Unit (PMU) that ... These statistics provide useful information that you can use when debugging or ...",
      "firstSentences" : "Analyzing and debugging performance Some Arm processors provide a Performance Monitoring Unit (PMU) that enables you to gather various statistics on the operation of the processor and its memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2468,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Understanding how your design will perform",
        "uri" : "https://developer.arm.com/documentation/102431/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102431/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102431/0100/en",
        "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Understanding how your design will perform Version 1.0 Release information Issue Date Confidentiality Change 0100-01 1 September 2019 Non-Confidential First release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Understanding how your design will perform ",
          "document_number" : "102431",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4517791",
          "sysurihash" : "ElOQ7fUEIyuFXWQo",
          "urihash" : "ElOQ7fUEIyuFXWQo",
          "sysuri" : "https://developer.arm.com/documentation/102431/0100/en",
          "systransactionid" : 1036831,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1567296000000,
          "topparentid" : 4517791,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664189086000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; design ; Understanding ; patents ; implementations ; offensive language ; developed product ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; design ; Understanding ; patents ; implementations ; offensive language ; developed product ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1668597596000,
          "permanentid" : "1a179bd7dbb675ea54e8f83d76e8336b37f724ddb8478e526cd24eefeb4a",
          "syslanguage" : [ "English" ],
          "itemid" : "6331829e4c59b30b51770bb9",
          "transactionid" : 1036831,
          "title" : "Understanding how your design will perform ",
          "products" : [ "Platform Design" ],
          "date" : 1668597596000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "Performance" ],
          "document_id" : "102431:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668597596688401812,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4339,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668597592893,
          "syssize" : 4339,
          "sysdate" : 1668597596000,
          "haslayout" : "1",
          "topparent" : "4517791",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4517791,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "During the SoC design process, you will probably be interested in understanding what performance you can expect from your system. There are a number of different techniques that you can use to analyze performance.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668597596000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102431/0100/?lang=en",
          "modified" : 1668597584000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668597596688401812,
          "uri" : "https://developer.arm.com/documentation/102431/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Understanding how your design will perform",
        "Uri" : "https://developer.arm.com/documentation/102431/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102431/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102431/0100/en",
        "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Understanding how your design will perform Version 1.0 Release information Issue Date Confidentiality Change 0100-01 1 September 2019 Non-Confidential First release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Analyzing and debugging performance ",
        "document_number" : "102431",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4517791",
        "sysurihash" : "4p6gVi5ukOpfh628",
        "urihash" : "4p6gVi5ukOpfh628",
        "sysuri" : "https://developer.arm.com/documentation/102431/0100/en/Analyzing-and-debugging-performance",
        "systransactionid" : 1036831,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1567296000000,
        "topparentid" : 4517791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664189086000,
        "sysconcepts" : "PMU ; Processor Technical Reference Manual ; Monitoring Unit ; statistics ; debugging ; resources ; software loads ; bare metal ; profiling code",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "attachmentparentid" : 4517791,
        "parentitem" : "6331829e4c59b30b51770bb9",
        "concepts" : "PMU ; Processor Technical Reference Manual ; Monitoring Unit ; statistics ; debugging ; resources ; software loads ; bare metal ; profiling code",
        "documenttype" : "html",
        "isattachment" : "4517791",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1668597596000,
        "permanentid" : "2fc2fab3ac92907412a6fbb39f8917b340c659708c253999cca71ca58585",
        "syslanguage" : [ "English" ],
        "itemid" : "6331829f4c59b30b51770bbd",
        "transactionid" : 1036831,
        "title" : "Analyzing and debugging performance ",
        "products" : [ "Platform Design" ],
        "date" : 1668597596000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "Performance" ],
        "document_id" : "102431:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668597596651436998,
        "sysisattachment" : "4517791",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4517791,
        "size" : 1249,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102431/0100/Analyzing-and-debugging-performance?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668597592893,
        "syssize" : 1249,
        "sysdate" : 1668597596000,
        "haslayout" : "1",
        "topparent" : "4517791",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4517791,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "During the SoC design process, you will probably be interested in understanding what performance you can expect from your system. There are a number of different techniques that you can use to analyze performance.",
        "wordcount" : 101,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668597596000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102431/0100/Analyzing-and-debugging-performance?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102431/0100/Analyzing-and-debugging-performance?lang=en",
        "modified" : 1668597584000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668597596651436998,
        "uri" : "https://developer.arm.com/documentation/102431/0100/en/Analyzing-and-debugging-performance",
        "syscollection" : "default"
      },
      "Title" : "Analyzing and debugging performance",
      "Uri" : "https://developer.arm.com/documentation/102431/0100/en/Analyzing-and-debugging-performance",
      "PrintableUri" : "https://developer.arm.com/documentation/102431/0100/en/Analyzing-and-debugging-performance",
      "ClickUri" : "https://developer.arm.com/documentation/102431/0100/Analyzing-and-debugging-performance?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102431/0100/en/Analyzing-and-debugging-performance",
      "Excerpt" : "Analyzing and debugging performance Some Arm processors provide a Performance Monitoring Unit (PMU) that ... These statistics provide useful information that you can use when debugging or ...",
      "FirstSentences" : "Analyzing and debugging performance Some Arm processors provide a Performance Monitoring Unit (PMU) that enables you to gather various statistics on the operation of the processor and its memory ..."
    }, {
      "title" : "Measuring PPA",
      "uri" : "https://developer.arm.com/documentation/102431/0100/en/Measuring-PPA",
      "printableUri" : "https://developer.arm.com/documentation/102431/0100/en/Measuring-PPA",
      "clickUri" : "https://developer.arm.com/documentation/102431/0100/Measuring-PPA?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102431/0100/en/Measuring-PPA",
      "excerpt" : "Measuring PPA Power, Performance and Area (PPA) implementation analysis is often used to compare different ... A PPA analysis measures: Power: The power that is consumed by the processor.",
      "firstSentences" : "Measuring PPA Power, Performance and Area (PPA) implementation analysis is often used to compare different processors at a high-level. A PPA analysis measures: Power: The power that is consumed by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2468,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Understanding how your design will perform",
        "uri" : "https://developer.arm.com/documentation/102431/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102431/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102431/0100/en",
        "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Understanding how your design will perform Version 1.0 Release information Issue Date Confidentiality Change 0100-01 1 September 2019 Non-Confidential First release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Understanding how your design will perform ",
          "document_number" : "102431",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4517791",
          "sysurihash" : "ElOQ7fUEIyuFXWQo",
          "urihash" : "ElOQ7fUEIyuFXWQo",
          "sysuri" : "https://developer.arm.com/documentation/102431/0100/en",
          "systransactionid" : 1036831,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1567296000000,
          "topparentid" : 4517791,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664189086000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; design ; Understanding ; patents ; implementations ; offensive language ; developed product ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; design ; Understanding ; patents ; implementations ; offensive language ; developed product ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1668597596000,
          "permanentid" : "1a179bd7dbb675ea54e8f83d76e8336b37f724ddb8478e526cd24eefeb4a",
          "syslanguage" : [ "English" ],
          "itemid" : "6331829e4c59b30b51770bb9",
          "transactionid" : 1036831,
          "title" : "Understanding how your design will perform ",
          "products" : [ "Platform Design" ],
          "date" : 1668597596000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "Performance" ],
          "document_id" : "102431:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668597596688401812,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4339,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668597592893,
          "syssize" : 4339,
          "sysdate" : 1668597596000,
          "haslayout" : "1",
          "topparent" : "4517791",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4517791,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "During the SoC design process, you will probably be interested in understanding what performance you can expect from your system. There are a number of different techniques that you can use to analyze performance.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668597596000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102431/0100/?lang=en",
          "modified" : 1668597584000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668597596688401812,
          "uri" : "https://developer.arm.com/documentation/102431/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Understanding how your design will perform",
        "Uri" : "https://developer.arm.com/documentation/102431/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102431/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102431/0100/en",
        "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Understanding how your design will perform Version 1.0 Release information Issue Date Confidentiality Change 0100-01 1 September 2019 Non-Confidential First release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Measuring PPA ",
        "document_number" : "102431",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4517791",
        "sysurihash" : "8haR3Y2b01zHELok",
        "urihash" : "8haR3Y2b01zHELok",
        "sysuri" : "https://developer.arm.com/documentation/102431/0100/en/Measuring-PPA",
        "systransactionid" : 1036831,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1567296000000,
        "topparentid" : 4517791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664189086000,
        "sysconcepts" : "implementations ; PPA ; power ; high-level ; target ; IP vendors ; cache sizes ; inclusion of the Floating ; configurations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "attachmentparentid" : 4517791,
        "parentitem" : "6331829e4c59b30b51770bb9",
        "concepts" : "implementations ; PPA ; power ; high-level ; target ; IP vendors ; cache sizes ; inclusion of the Floating ; configurations",
        "documenttype" : "html",
        "isattachment" : "4517791",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1668597596000,
        "permanentid" : "10dc242806ccd8ea76adbcacdb8c74d67e83f5d18b43b6a036bd226efafa",
        "syslanguage" : [ "English" ],
        "itemid" : "6331829f4c59b30b51770bbe",
        "transactionid" : 1036831,
        "title" : "Measuring PPA ",
        "products" : [ "Platform Design" ],
        "date" : 1668597596000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "Performance" ],
        "document_id" : "102431:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668597596581273193,
        "sysisattachment" : "4517791",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4517791,
        "size" : 1366,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102431/0100/Measuring-PPA?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668597592877,
        "syssize" : 1366,
        "sysdate" : 1668597596000,
        "haslayout" : "1",
        "topparent" : "4517791",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4517791,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "During the SoC design process, you will probably be interested in understanding what performance you can expect from your system. There are a number of different techniques that you can use to analyze performance.",
        "wordcount" : 108,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668597596000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102431/0100/Measuring-PPA?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102431/0100/Measuring-PPA?lang=en",
        "modified" : 1668597584000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668597596581273193,
        "uri" : "https://developer.arm.com/documentation/102431/0100/en/Measuring-PPA",
        "syscollection" : "default"
      },
      "Title" : "Measuring PPA",
      "Uri" : "https://developer.arm.com/documentation/102431/0100/en/Measuring-PPA",
      "PrintableUri" : "https://developer.arm.com/documentation/102431/0100/en/Measuring-PPA",
      "ClickUri" : "https://developer.arm.com/documentation/102431/0100/Measuring-PPA?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102431/0100/en/Measuring-PPA",
      "Excerpt" : "Measuring PPA Power, Performance and Area (PPA) implementation analysis is often used to compare different ... A PPA analysis measures: Power: The power that is consumed by the processor.",
      "FirstSentences" : "Measuring PPA Power, Performance and Area (PPA) implementation analysis is often used to compare different processors at a high-level. A PPA analysis measures: Power: The power that is consumed by ..."
    }, {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/102431/0100/en/Overview",
      "printableUri" : "https://developer.arm.com/documentation/102431/0100/en/Overview",
      "clickUri" : "https://developer.arm.com/documentation/102431/0100/Overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102431/0100/en/Overview",
      "excerpt" : "Overview During the SoC design process, you will probably be interested in understanding what ... There are a number of different techniques that you can use to analyze performance: Power, ...",
      "firstSentences" : "Overview During the SoC design process, you will probably be interested in understanding what performance you can expect from your system. There are a number of different techniques that you can ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2468,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Understanding how your design will perform",
        "uri" : "https://developer.arm.com/documentation/102431/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102431/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102431/0100/en",
        "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Understanding how your design will perform Version 1.0 Release information Issue Date Confidentiality Change 0100-01 1 September 2019 Non-Confidential First release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Understanding how your design will perform ",
          "document_number" : "102431",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4517791",
          "sysurihash" : "ElOQ7fUEIyuFXWQo",
          "urihash" : "ElOQ7fUEIyuFXWQo",
          "sysuri" : "https://developer.arm.com/documentation/102431/0100/en",
          "systransactionid" : 1036831,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1567296000000,
          "topparentid" : 4517791,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664189086000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; design ; Understanding ; patents ; implementations ; offensive language ; developed product ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; design ; Understanding ; patents ; implementations ; offensive language ; developed product ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1668597596000,
          "permanentid" : "1a179bd7dbb675ea54e8f83d76e8336b37f724ddb8478e526cd24eefeb4a",
          "syslanguage" : [ "English" ],
          "itemid" : "6331829e4c59b30b51770bb9",
          "transactionid" : 1036831,
          "title" : "Understanding how your design will perform ",
          "products" : [ "Platform Design" ],
          "date" : 1668597596000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "Performance" ],
          "document_id" : "102431:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668597596688401812,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4339,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668597592893,
          "syssize" : 4339,
          "sysdate" : 1668597596000,
          "haslayout" : "1",
          "topparent" : "4517791",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4517791,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "During the SoC design process, you will probably be interested in understanding what performance you can expect from your system. There are a number of different techniques that you can use to analyze performance.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668597596000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102431/0100/?lang=en",
          "modified" : 1668597584000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668597596688401812,
          "uri" : "https://developer.arm.com/documentation/102431/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Understanding how your design will perform",
        "Uri" : "https://developer.arm.com/documentation/102431/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102431/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102431/0100/en",
        "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Understanding how your design will perform Version 1.0 Release information Issue Date Confidentiality Change 0100-01 1 September 2019 Non-Confidential First release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "102431",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4517791",
        "sysurihash" : "oj3Yvqg35lkVQwwi",
        "urihash" : "oj3Yvqg35lkVQwwi",
        "sysuri" : "https://developer.arm.com/documentation/102431/0100/en/Overview",
        "systransactionid" : 1036831,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1567296000000,
        "topparentid" : 4517791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664189086000,
        "sysconcepts" : "resource efficiency ; event counters ; Monitoring Unit ; standard workloads ; design process ; PMU ; Benchmarks ; high-level ; understanding",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "attachmentparentid" : 4517791,
        "parentitem" : "6331829e4c59b30b51770bb9",
        "concepts" : "resource efficiency ; event counters ; Monitoring Unit ; standard workloads ; design process ; PMU ; Benchmarks ; high-level ; understanding",
        "documenttype" : "html",
        "isattachment" : "4517791",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1668597596000,
        "permanentid" : "31bea306775ec2ef7171d6c82fbc3169149e37214ffe7a309470b07c33a2",
        "syslanguage" : [ "English" ],
        "itemid" : "6331829f4c59b30b51770bbb",
        "transactionid" : 1036831,
        "title" : "Overview ",
        "products" : [ "Platform Design" ],
        "date" : 1668597596000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "Performance" ],
        "document_id" : "102431:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668597596548666074,
        "sysisattachment" : "4517791",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4517791,
        "size" : 684,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102431/0100/Overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668597592659,
        "syssize" : 684,
        "sysdate" : 1668597596000,
        "haslayout" : "1",
        "topparent" : "4517791",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4517791,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "During the SoC design process, you will probably be interested in understanding what performance you can expect from your system. There are a number of different techniques that you can use to analyze performance.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668597596000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102431/0100/Overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102431/0100/Overview?lang=en",
        "modified" : 1668597584000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668597596548666074,
        "uri" : "https://developer.arm.com/documentation/102431/0100/en/Overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/102431/0100/en/Overview",
      "PrintableUri" : "https://developer.arm.com/documentation/102431/0100/en/Overview",
      "ClickUri" : "https://developer.arm.com/documentation/102431/0100/Overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102431/0100/en/Overview",
      "Excerpt" : "Overview During the SoC design process, you will probably be interested in understanding what ... There are a number of different techniques that you can use to analyze performance: Power, ...",
      "FirstSentences" : "Overview During the SoC design process, you will probably be interested in understanding what performance you can expect from your system. There are a number of different techniques that you can ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Understanding how your design will perform ",
      "document_number" : "102431",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "4517791",
      "sysurihash" : "ElOQ7fUEIyuFXWQo",
      "urihash" : "ElOQ7fUEIyuFXWQo",
      "sysuri" : "https://developer.arm.com/documentation/102431/0100/en",
      "systransactionid" : 1036831,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1567296000000,
      "topparentid" : 4517791,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1664189086000,
      "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; design ; Understanding ; patents ; implementations ; offensive language ; developed product ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
      "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; design ; Understanding ; patents ; implementations ; offensive language ; developed product ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1668597596000,
      "permanentid" : "1a179bd7dbb675ea54e8f83d76e8336b37f724ddb8478e526cd24eefeb4a",
      "syslanguage" : [ "English" ],
      "itemid" : "6331829e4c59b30b51770bb9",
      "transactionid" : 1036831,
      "title" : "Understanding how your design will perform ",
      "products" : [ "Platform Design" ],
      "date" : 1668597596000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
      "navigationhierarchiestopics" : [ "Performance" ],
      "document_id" : "102431:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "SoC Designers", "Hardware Engineers", "Graphics Developers", "Linux Developers", "Kernel Developers", "Silicon Specialists", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1668597596688401812,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 4339,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1668597592893,
      "syssize" : 4339,
      "sysdate" : 1668597596000,
      "haslayout" : "1",
      "topparent" : "4517791",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4517791,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "During the SoC design process, you will probably be interested in understanding what performance you can expect from your system. There are a number of different techniques that you can use to analyze performance.",
      "wordcount" : 294,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
      "document_revision" : "0100-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1668597596000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102431/0100/?lang=en",
      "modified" : 1668597584000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1668597596688401812,
      "uri" : "https://developer.arm.com/documentation/102431/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Understanding how your design will perform",
    "Uri" : "https://developer.arm.com/documentation/102431/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102431/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/102431/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102431/0100/en",
    "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Understanding how your design will perform Version 1.0 Release information Issue Date Confidentiality Change 0100-01 1 September 2019 Non-Confidential First release This document is protected by ..."
  }, {
    "title" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4",
    "uri" : "https://developer.arm.com/documentation/198123/0302/en/pdf/learn_the_architecture_-_arm_generic_interrupt_controller_v3_and_v4_198123_0302_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/198123/0302/en/pdf/learn_the_architecture_-_arm_generic_interrupt_controller_v3_and_v4_198123_0302_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/636e3b314e6cf12278ad8d1c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/198123/0302/en/pdf/learn_the_architecture_-_arm_generic_interrupt_controller_v3_and_v4_198123_0302_00_en.pdf",
    "excerpt" : "Date ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... Copyright © 2021 Arm Limited (or its aﬃliates). All rights reserved. ... Product Status",
    "firstSentences" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 Version 3.2 Non-Conﬁdential Copyright © 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 198123_0302_00_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2461,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4",
      "uri" : "https://developer.arm.com/documentation/198123/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/198123/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/198123/0302/en",
      "excerpt" : "Copyright \\u00A9 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 Version 3.2 Release information Issue Date Confidentiality Change 3.2-00 6 December 2021 Non-Confidential Replaces DAI0492B This ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 ",
        "document_number" : "198123",
        "document_version" : "0302",
        "content_type" : "Guide",
        "systopparent" : "5045203",
        "sysurihash" : "DgTwYmlE8aZocDño",
        "urihash" : "DgTwYmlE8aZocDño",
        "sysuri" : "https://developer.arm.com/documentation/198123/0302/en",
        "systransactionid" : 1029407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638748800000,
        "topparentid" : 5045203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1668168496000,
        "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1668168542000,
        "permanentid" : "11b60db32bb522934487d81647b07e67f0b9f554144a0567b41da4037404",
        "syslanguage" : [ "English" ],
        "itemid" : "636e3b304e6cf12278ad8d0e",
        "transactionid" : 1029407,
        "title" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 ",
        "products" : [ "Learn the architecture" ],
        "date" : 1668168542000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "198123:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668168542037022882,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4402,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668168528691,
        "syssize" : 4402,
        "sysdate" : 1668168542000,
        "haslayout" : "1",
        "topparent" : "5045203",
        "label_version" : "0302",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045203,
        "content_description" : "This guide provides an overview of the features of the Arm CoreLink Generic Interrupt Controller (GIC) v3 and v4.",
        "wordcount" : 298,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "3.2-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668168542000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/198123/0302/?lang=en",
        "modified" : 1668168496000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668168542037022882,
        "uri" : "https://developer.arm.com/documentation/198123/0302/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4",
      "Uri" : "https://developer.arm.com/documentation/198123/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/198123/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/198123/0302/en",
      "Excerpt" : "Copyright \\u00A9 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 Version 3.2 Release information Issue Date Confidentiality Change 3.2-00 6 December 2021 Non-Confidential Replaces DAI0492B This ..."
    },
    "childResults" : [ {
      "title" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4",
      "uri" : "https://developer.arm.com/documentation/198123/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/198123/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/198123/0302/en",
      "excerpt" : "Copyright \\u00A9 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 Version 3.2 Release information Issue Date Confidentiality Change 3.2-00 6 December 2021 Non-Confidential Replaces DAI0492B This ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2461,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 ",
        "document_number" : "198123",
        "document_version" : "0302",
        "content_type" : "Guide",
        "systopparent" : "5045203",
        "sysurihash" : "DgTwYmlE8aZocDño",
        "urihash" : "DgTwYmlE8aZocDño",
        "sysuri" : "https://developer.arm.com/documentation/198123/0302/en",
        "systransactionid" : 1029407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638748800000,
        "topparentid" : 5045203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1668168496000,
        "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1668168542000,
        "permanentid" : "11b60db32bb522934487d81647b07e67f0b9f554144a0567b41da4037404",
        "syslanguage" : [ "English" ],
        "itemid" : "636e3b304e6cf12278ad8d0e",
        "transactionid" : 1029407,
        "title" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 ",
        "products" : [ "Learn the architecture" ],
        "date" : 1668168542000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "198123:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668168542037022882,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4402,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668168528691,
        "syssize" : 4402,
        "sysdate" : 1668168542000,
        "haslayout" : "1",
        "topparent" : "5045203",
        "label_version" : "0302",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045203,
        "content_description" : "This guide provides an overview of the features of the Arm CoreLink Generic Interrupt Controller (GIC) v3 and v4.",
        "wordcount" : 298,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "3.2-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668168542000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/198123/0302/?lang=en",
        "modified" : 1668168496000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668168542037022882,
        "uri" : "https://developer.arm.com/documentation/198123/0302/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4",
      "Uri" : "https://developer.arm.com/documentation/198123/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/198123/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/198123/0302/en",
      "Excerpt" : "Copyright \\u00A9 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 Version 3.2 Release information Issue Date Confidentiality Change 3.2-00 6 December 2021 Non-Confidential Replaces DAI0492B This ..."
    }, {
      "title" : "Handling interrupts",
      "uri" : "https://developer.arm.com/documentation/198123/0302/en/Handling-interrupts",
      "printableUri" : "https://developer.arm.com/documentation/198123/0302/en/Handling-interrupts",
      "clickUri" : "https://developer.arm.com/documentation/198123/0302/Handling-interrupts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/198123/0302/en/Handling-interrupts",
      "excerpt" : "Highest pending interrupt is Non-secure Group 1. Only seen in EL3. ... 1023 Spurious interrupt. ... When polling the IARs, this value indicates that there are no interrupts to available to ...",
      "firstSentences" : "Handling interrupts This section describes what happens when an interrupt occurs: how the interrupt is routed to a PE, how interrupts are prioritized against each other, and what happens at the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2461,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4",
        "uri" : "https://developer.arm.com/documentation/198123/0302/en",
        "printableUri" : "https://developer.arm.com/documentation/198123/0302/en",
        "clickUri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/198123/0302/en",
        "excerpt" : "Copyright \\u00A9 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 Version 3.2 Release information Issue Date Confidentiality Change 3.2-00 6 December 2021 Non-Confidential Replaces DAI0492B This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 ",
          "document_number" : "198123",
          "document_version" : "0302",
          "content_type" : "Guide",
          "systopparent" : "5045203",
          "sysurihash" : "DgTwYmlE8aZocDño",
          "urihash" : "DgTwYmlE8aZocDño",
          "sysuri" : "https://developer.arm.com/documentation/198123/0302/en",
          "systransactionid" : 1029407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638748800000,
          "topparentid" : 5045203,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1668168496000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668168542000,
          "permanentid" : "11b60db32bb522934487d81647b07e67f0b9f554144a0567b41da4037404",
          "syslanguage" : [ "English" ],
          "itemid" : "636e3b304e6cf12278ad8d0e",
          "transactionid" : 1029407,
          "title" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 ",
          "products" : [ "Learn the architecture" ],
          "date" : 1668168542000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "198123:0302:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668168542037022882,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4402,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668168528691,
          "syssize" : 4402,
          "sysdate" : 1668168542000,
          "haslayout" : "1",
          "topparent" : "5045203",
          "label_version" : "0302",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045203,
          "content_description" : "This guide provides an overview of the features of the Arm CoreLink Generic Interrupt Controller (GIC) v3 and v4.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "3.2-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668168542000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/198123/0302/?lang=en",
          "modified" : 1668168496000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668168542037022882,
          "uri" : "https://developer.arm.com/documentation/198123/0302/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4",
        "Uri" : "https://developer.arm.com/documentation/198123/0302/en",
        "PrintableUri" : "https://developer.arm.com/documentation/198123/0302/en",
        "ClickUri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/198123/0302/en",
        "Excerpt" : "Copyright \\u00A9 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 Version 3.2 Release information Issue Date Confidentiality Change 3.2-00 6 December 2021 Non-Confidential Replaces DAI0492B This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Handling interrupts ",
        "document_number" : "198123",
        "document_version" : "0302",
        "content_type" : "Guide",
        "systopparent" : "5045203",
        "sysurihash" : "xlxMoLpTqyYhJvnd",
        "urihash" : "xlxMoLpTqyYhJvnd",
        "sysuri" : "https://developer.arm.com/documentation/198123/0302/en/Handling-interrupts",
        "systransactionid" : 1029407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638748800000,
        "topparentid" : 5045203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1668168496000,
        "sysconcepts" : "PE ; connected PEs ; controller ; transitions ; handling ; running priority ; Secure Monitor ; INTIDs ; GICv3 architecture ; registers ; preemption ; context switching ; exception ; deactivation ; sub-priority",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 5045203,
        "parentitem" : "636e3b304e6cf12278ad8d0e",
        "concepts" : "PE ; connected PEs ; controller ; transitions ; handling ; running priority ; Secure Monitor ; INTIDs ; GICv3 architecture ; registers ; preemption ; context switching ; exception ; deactivation ; sub-priority",
        "documenttype" : "html",
        "isattachment" : "5045203",
        "sysindexeddate" : 1668168541000,
        "permanentid" : "a8da5666d92e273a7cca88151b29b1427b7eceb7a9c3970fa22689d72221",
        "syslanguage" : [ "English" ],
        "itemid" : "636e3b304e6cf12278ad8d15",
        "transactionid" : 1029407,
        "title" : "Handling interrupts ",
        "products" : [ "Learn the architecture" ],
        "date" : 1668168541000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "198123:0302:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668168541939688879,
        "sysisattachment" : "5045203",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5045203,
        "size" : 13742,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/198123/0302/Handling-interrupts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668168528660,
        "syssize" : 13742,
        "sysdate" : 1668168541000,
        "haslayout" : "1",
        "topparent" : "5045203",
        "label_version" : "0302",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045203,
        "content_description" : "This guide provides an overview of the features of the Arm CoreLink Generic Interrupt Controller (GIC) v3 and v4.",
        "wordcount" : 456,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "3.2-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668168541000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/198123/0302/Handling-interrupts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/198123/0302/Handling-interrupts?lang=en",
        "modified" : 1668168496000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668168541939688879,
        "uri" : "https://developer.arm.com/documentation/198123/0302/en/Handling-interrupts",
        "syscollection" : "default"
      },
      "Title" : "Handling interrupts",
      "Uri" : "https://developer.arm.com/documentation/198123/0302/en/Handling-interrupts",
      "PrintableUri" : "https://developer.arm.com/documentation/198123/0302/en/Handling-interrupts",
      "ClickUri" : "https://developer.arm.com/documentation/198123/0302/Handling-interrupts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/198123/0302/en/Handling-interrupts",
      "Excerpt" : "Highest pending interrupt is Non-secure Group 1. Only seen in EL3. ... 1023 Spurious interrupt. ... When polling the IARs, this value indicates that there are no interrupts to available to ...",
      "FirstSentences" : "Handling interrupts This section describes what happens when an interrupt occurs: how the interrupt is routed to a PE, how interrupts are prioritized against each other, and what happens at the ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/198123/0302/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/198123/0302/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/198123/0302/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/198123/0302/en/Next-steps",
      "excerpt" : "Next steps This guide has introduced the Arm CoreLink GICv3 and v4 architecture and how to initialize a GIC ... This guide briefly introduced the Locality-specific Peripheral Interrupts (LPI) ...",
      "firstSentences" : "Next steps This guide has introduced the Arm CoreLink GICv3 and v4 architecture and how to initialize a GIC in a bare metal environment. This guide briefly introduced the Locality-specific ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2461,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4",
        "uri" : "https://developer.arm.com/documentation/198123/0302/en",
        "printableUri" : "https://developer.arm.com/documentation/198123/0302/en",
        "clickUri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/198123/0302/en",
        "excerpt" : "Copyright \\u00A9 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 Version 3.2 Release information Issue Date Confidentiality Change 3.2-00 6 December 2021 Non-Confidential Replaces DAI0492B This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 ",
          "document_number" : "198123",
          "document_version" : "0302",
          "content_type" : "Guide",
          "systopparent" : "5045203",
          "sysurihash" : "DgTwYmlE8aZocDño",
          "urihash" : "DgTwYmlE8aZocDño",
          "sysuri" : "https://developer.arm.com/documentation/198123/0302/en",
          "systransactionid" : 1029407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638748800000,
          "topparentid" : 5045203,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1668168496000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668168542000,
          "permanentid" : "11b60db32bb522934487d81647b07e67f0b9f554144a0567b41da4037404",
          "syslanguage" : [ "English" ],
          "itemid" : "636e3b304e6cf12278ad8d0e",
          "transactionid" : 1029407,
          "title" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 ",
          "products" : [ "Learn the architecture" ],
          "date" : 1668168542000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "198123:0302:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668168542037022882,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4402,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668168528691,
          "syssize" : 4402,
          "sysdate" : 1668168542000,
          "haslayout" : "1",
          "topparent" : "5045203",
          "label_version" : "0302",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045203,
          "content_description" : "This guide provides an overview of the features of the Arm CoreLink Generic Interrupt Controller (GIC) v3 and v4.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "3.2-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668168542000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/198123/0302/?lang=en",
          "modified" : 1668168496000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668168542037022882,
          "uri" : "https://developer.arm.com/documentation/198123/0302/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4",
        "Uri" : "https://developer.arm.com/documentation/198123/0302/en",
        "PrintableUri" : "https://developer.arm.com/documentation/198123/0302/en",
        "ClickUri" : "https://developer.arm.com/documentation/198123/0302/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/198123/0302/en",
        "Excerpt" : "Copyright \\u00A9 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 Version 3.2 Release information Issue Date Confidentiality Change 3.2-00 6 December 2021 Non-Confidential Replaces DAI0492B This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "198123",
        "document_version" : "0302",
        "content_type" : "Guide",
        "systopparent" : "5045203",
        "sysurihash" : "90dGhvpLzAvbgWCF",
        "urihash" : "90dGhvpLzAvbgWCF",
        "sysuri" : "https://developer.arm.com/documentation/198123/0302/en/Next-steps",
        "systransactionid" : 1029407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638748800000,
        "topparentid" : 5045203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1668168496000,
        "sysconcepts" : "Arm CoreLink ; Controller v3 ; virtualization ; v4 ; GIC ; architecture ; GICv3 ; Locality-specific Peripheral ; metal environment",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 5045203,
        "parentitem" : "636e3b304e6cf12278ad8d0e",
        "concepts" : "Arm CoreLink ; Controller v3 ; virtualization ; v4 ; GIC ; architecture ; GICv3 ; Locality-specific Peripheral ; metal environment",
        "documenttype" : "html",
        "isattachment" : "5045203",
        "sysindexeddate" : 1668168541000,
        "permanentid" : "8615abe96a2581e7f022cf63c545e1f671ffea0d2414d40494a217021496",
        "syslanguage" : [ "English" ],
        "itemid" : "636e3b304e6cf12278ad8d1a",
        "transactionid" : 1029407,
        "title" : "Next steps ",
        "products" : [ "Learn the architecture" ],
        "date" : 1668168541000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "198123:0302:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668168541855762887,
        "sysisattachment" : "5045203",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5045203,
        "size" : 635,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/198123/0302/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668168528660,
        "syssize" : 635,
        "sysdate" : 1668168541000,
        "haslayout" : "1",
        "topparent" : "5045203",
        "label_version" : "0302",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045203,
        "content_description" : "This guide provides an overview of the features of the Arm CoreLink Generic Interrupt Controller (GIC) v3 and v4.",
        "wordcount" : 49,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "3.2-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668168541000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/198123/0302/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/198123/0302/Next-steps?lang=en",
        "modified" : 1668168496000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668168541855762887,
        "uri" : "https://developer.arm.com/documentation/198123/0302/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/198123/0302/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/198123/0302/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/198123/0302/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/198123/0302/en/Next-steps",
      "Excerpt" : "Next steps This guide has introduced the Arm CoreLink GICv3 and v4 architecture and how to initialize a GIC ... This guide briefly introduced the Locality-specific Peripheral Interrupts (LPI) ...",
      "FirstSentences" : "Next steps This guide has introduced the Arm CoreLink GICv3 and v4 architecture and how to initialize a GIC in a bare metal environment. This guide briefly introduced the Locality-specific ..."
    } ],
    "totalNumberOfChildResults" : 6,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 ",
      "document_number" : "198123",
      "document_version" : "0302",
      "content_type" : "Guide",
      "systopparent" : "5045203",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "INb4JqnLK35Tapb6",
      "urihash" : "INb4JqnLK35Tapb6",
      "sysuri" : "https://developer.arm.com/documentation/198123/0302/en/pdf/learn_the_architecture_-_arm_generic_interrupt_controller_v3_and_v4_198123_0302_00_en.pdf",
      "keywords" : "dfcc216, Learn the architecture",
      "systransactionid" : 1029407,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1638748800000,
      "topparentid" : 5045203,
      "numberofpages" : 45,
      "sysconcepts" : "controllers ; registers ; GIC ; configurations ; CPU interfaces ; signaling ; GICv3 ; PE ; settings ; exceptions ; transitions ; running priority ; preemption ; arm ; Exception model ; peripherals",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "attachmentparentid" : 5045203,
      "parentitem" : "636e3b304e6cf12278ad8d0e",
      "concepts" : "controllers ; registers ; GIC ; configurations ; CPU interfaces ; signaling ; GICv3 ; PE ; settings ; exceptions ; transitions ; running priority ; preemption ; arm ; Exception model ; peripherals",
      "documenttype" : "pdf",
      "isattachment" : "5045203",
      "sysindexeddate" : 1668168542000,
      "permanentid" : "72b920b016ffd208ee0a2e43ded68fb6d3cc6737a0908a327fe94ccfd30e",
      "syslanguage" : [ "English" ],
      "itemid" : "636e3b314e6cf12278ad8d1c",
      "transactionid" : 1029407,
      "title" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 ",
      "subject" : "This guide provides an overview of the features of the Arm CoreLink Generic Interrupt Controller (GIC) v3 and v4.",
      "date" : 1668168542000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "198123:0302:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1668168542672552035,
      "sysisattachment" : "5045203",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5045203,
      "size" : 854520,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/636e3b314e6cf12278ad8d1c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1668168531015,
      "syssubject" : "This guide provides an overview of the features of the Arm CoreLink Generic Interrupt Controller (GIC) v3 and v4.",
      "syssize" : 854520,
      "sysdate" : 1668168542000,
      "topparent" : "5045203",
      "author" : "Arm Ltd.",
      "label_version" : "0302",
      "systopparentid" : 5045203,
      "content_description" : "This guide provides an overview of the features of the Arm CoreLink Generic Interrupt Controller (GIC) v3 and v4.",
      "wordcount" : 1252,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1668168542000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/636e3b314e6cf12278ad8d1c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1668168542672552035,
      "uri" : "https://developer.arm.com/documentation/198123/0302/en/pdf/learn_the_architecture_-_arm_generic_interrupt_controller_v3_and_v4_198123_0302_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4",
    "Uri" : "https://developer.arm.com/documentation/198123/0302/en/pdf/learn_the_architecture_-_arm_generic_interrupt_controller_v3_and_v4_198123_0302_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/198123/0302/en/pdf/learn_the_architecture_-_arm_generic_interrupt_controller_v3_and_v4_198123_0302_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/636e3b314e6cf12278ad8d1c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/198123/0302/en/pdf/learn_the_architecture_-_arm_generic_interrupt_controller_v3_and_v4_198123_0302_00_en.pdf",
    "Excerpt" : "Date ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... Copyright © 2021 Arm Limited (or its aﬃliates). All rights reserved. ... Product Status",
    "FirstSentences" : "Learn the architecture - Arm Generic Interrupt Controller v3 and v4 Version 3.2 Non-Conﬁdential Copyright © 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 198123_0302_00_en"
  }, {
    "title" : "Next steps",
    "uri" : "https://developer.arm.com/documentation/102418/0101/en/Next-steps",
    "printableUri" : "https://developer.arm.com/documentation/102418/0101/en/Next-steps",
    "clickUri" : "https://developer.arm.com/documentation/102418/0101/Next-steps?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en/Next-steps",
    "excerpt" : "Next steps This guide has introduced the TrustZone security architecture, which provides isolation ... The Arm architecture also has features for providing robust security within a given ...",
    "firstSentences" : "Next steps This guide has introduced the TrustZone security architecture, which provides isolation between two worlds or execution environments. The Arm architecture also has features for ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2461,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Learn the architecture - TrustZone for AArch64",
      "uri" : "https://developer.arm.com/documentation/102418/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/102418/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Learn the architecture - TrustZone for AArch64 ",
        "document_number" : "102418",
        "document_version" : "0101",
        "content_type" : "Guide",
        "systopparent" : "4915511",
        "sysurihash" : "T3OTk5Ax66YnEPy4",
        "urihash" : "T3OTk5Ax66YnEPy4",
        "sysuri" : "https://developer.arm.com/documentation/102418/0101/en",
        "systransactionid" : 1029393,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1640044800000,
        "topparentid" : 4915511,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1668166463000,
        "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1668166515000,
        "permanentid" : "4a92d3e3945393d544870df78db7acceb6b93f36ae523a4f4ea38eb1112f",
        "syslanguage" : [ "English" ],
        "itemid" : "636e333f4e6cf12278ad8cc3",
        "transactionid" : 1029393,
        "title" : "Learn the architecture - TrustZone for AArch64 ",
        "products" : [ "Learn the architecture" ],
        "date" : 1668166515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "102418:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668166515199759923,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4484,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668166510736,
        "syssize" : 4484,
        "sysdate" : 1668166515000,
        "haslayout" : "1",
        "topparent" : "4915511",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4915511,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
        "wordcount" : 302,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0101-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668166515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102418/0101/?lang=en",
        "modified" : 1668166463000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668166515199759923,
        "uri" : "https://developer.arm.com/documentation/102418/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - TrustZone for AArch64",
      "Uri" : "https://developer.arm.com/documentation/102418/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102418/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ..."
    },
    "childResults" : [ {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/102418/0101/en/Overview",
      "printableUri" : "https://developer.arm.com/documentation/102418/0101/en/Overview",
      "clickUri" : "https://developer.arm.com/documentation/102418/0101/Overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en/Overview",
      "excerpt" : "Overview In this guide, we introduce TrustZone. TrustZone offers an efficient, system-wide approach to security with hardware-enforced isolation built into the CPU.",
      "firstSentences" : "Overview In this guide, we introduce TrustZone. TrustZone offers an efficient, system-wide approach to security with hardware-enforced isolation built into the CPU. We cover the features that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2461,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - TrustZone for AArch64",
        "uri" : "https://developer.arm.com/documentation/102418/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102418/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Learn the architecture - TrustZone for AArch64 ",
          "document_number" : "102418",
          "document_version" : "0101",
          "content_type" : "Guide",
          "systopparent" : "4915511",
          "sysurihash" : "T3OTk5Ax66YnEPy4",
          "urihash" : "T3OTk5Ax66YnEPy4",
          "sysuri" : "https://developer.arm.com/documentation/102418/0101/en",
          "systransactionid" : 1029393,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1640044800000,
          "topparentid" : 4915511,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1668166463000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668166515000,
          "permanentid" : "4a92d3e3945393d544870df78db7acceb6b93f36ae523a4f4ea38eb1112f",
          "syslanguage" : [ "English" ],
          "itemid" : "636e333f4e6cf12278ad8cc3",
          "transactionid" : 1029393,
          "title" : "Learn the architecture - TrustZone for AArch64 ",
          "products" : [ "Learn the architecture" ],
          "date" : 1668166515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "102418:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668166515199759923,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4484,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668166510736,
          "syssize" : 4484,
          "sysdate" : 1668166515000,
          "haslayout" : "1",
          "topparent" : "4915511",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4915511,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0101-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668166515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102418/0101/?lang=en",
          "modified" : 1668166463000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668166515199759923,
          "uri" : "https://developer.arm.com/documentation/102418/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - TrustZone for AArch64",
        "Uri" : "https://developer.arm.com/documentation/102418/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102418/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "102418",
        "document_version" : "0101",
        "content_type" : "Guide",
        "systopparent" : "4915511",
        "sysurihash" : "nhññsLd03KvyOo4d",
        "urihash" : "nhññsLd03KvyOo4d",
        "sysuri" : "https://developer.arm.com/documentation/102418/0101/en/Overview",
        "systransactionid" : 1029393,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1640044800000,
        "topparentid" : 4915511,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1668166463000,
        "sysconcepts" : "TrustZone ; memory system ; security ; architectures ; purpose ; physical address ; hardware-enforced isolation ; fulfill ; system-wide",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4915511,
        "parentitem" : "636e333f4e6cf12278ad8cc3",
        "concepts" : "TrustZone ; memory system ; security ; architectures ; purpose ; physical address ; hardware-enforced isolation ; fulfill ; system-wide",
        "documenttype" : "html",
        "isattachment" : "4915511",
        "sysindexeddate" : 1668166516000,
        "permanentid" : "8795714195648dbe92ccbab815437ef0053af5dc326513b5a5a728aeafa8",
        "syslanguage" : [ "English" ],
        "itemid" : "636e333f4e6cf12278ad8cc5",
        "transactionid" : 1029393,
        "title" : "Overview ",
        "products" : [ "Learn the architecture" ],
        "date" : 1668166516000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "102418:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668166516589580726,
        "sysisattachment" : "4915511",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4915511,
        "size" : 1103,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102418/0101/Overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668166510736,
        "syssize" : 1103,
        "sysdate" : 1668166516000,
        "haslayout" : "1",
        "topparent" : "4915511",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4915511,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
        "wordcount" : 96,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0101-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668166516000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102418/0101/Overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102418/0101/Overview?lang=en",
        "modified" : 1668166463000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668166516589580726,
        "uri" : "https://developer.arm.com/documentation/102418/0101/en/Overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/102418/0101/en/Overview",
      "PrintableUri" : "https://developer.arm.com/documentation/102418/0101/en/Overview",
      "ClickUri" : "https://developer.arm.com/documentation/102418/0101/Overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en/Overview",
      "Excerpt" : "Overview In this guide, we introduce TrustZone. TrustZone offers an efficient, system-wide approach to security with hardware-enforced isolation built into the CPU.",
      "FirstSentences" : "Overview In this guide, we introduce TrustZone. TrustZone offers an efficient, system-wide approach to security with hardware-enforced isolation built into the CPU. We cover the features that ..."
    }, {
      "title" : "Before you begin",
      "uri" : "https://developer.arm.com/documentation/102418/0101/en/Overview/Before-you-begin",
      "printableUri" : "https://developer.arm.com/documentation/102418/0101/en/Overview/Before-you-begin",
      "clickUri" : "https://developer.arm.com/documentation/102418/0101/Overview/Before-you-begin?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en/Overview/Before-you-begin",
      "excerpt" : "Before you begin This guide assumes that you are familiar with the Arm Exception model and memory ... If you are not familiar with these subjects, read our Exception model and Memory ...",
      "firstSentences" : "Before you begin This guide assumes that you are familiar with the Arm Exception model and memory management. If you are not familiar with these subjects, read our Exception model and Memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2461,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - TrustZone for AArch64",
        "uri" : "https://developer.arm.com/documentation/102418/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102418/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Learn the architecture - TrustZone for AArch64 ",
          "document_number" : "102418",
          "document_version" : "0101",
          "content_type" : "Guide",
          "systopparent" : "4915511",
          "sysurihash" : "T3OTk5Ax66YnEPy4",
          "urihash" : "T3OTk5Ax66YnEPy4",
          "sysuri" : "https://developer.arm.com/documentation/102418/0101/en",
          "systransactionid" : 1029393,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1640044800000,
          "topparentid" : 4915511,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1668166463000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668166515000,
          "permanentid" : "4a92d3e3945393d544870df78db7acceb6b93f36ae523a4f4ea38eb1112f",
          "syslanguage" : [ "English" ],
          "itemid" : "636e333f4e6cf12278ad8cc3",
          "transactionid" : 1029393,
          "title" : "Learn the architecture - TrustZone for AArch64 ",
          "products" : [ "Learn the architecture" ],
          "date" : 1668166515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "102418:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668166515199759923,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4484,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668166510736,
          "syssize" : 4484,
          "sysdate" : 1668166515000,
          "haslayout" : "1",
          "topparent" : "4915511",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4915511,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0101-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668166515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102418/0101/?lang=en",
          "modified" : 1668166463000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668166515199759923,
          "uri" : "https://developer.arm.com/documentation/102418/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - TrustZone for AArch64",
        "Uri" : "https://developer.arm.com/documentation/102418/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102418/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Before you begin ",
        "document_number" : "102418",
        "document_version" : "0101",
        "content_type" : "Guide",
        "systopparent" : "4915511",
        "sysurihash" : "YeF6cRjTrwsMrAPF",
        "urihash" : "YeF6cRjTrwsMrAPF",
        "sysuri" : "https://developer.arm.com/documentation/102418/0101/en/Overview/Before-you-begin",
        "systransactionid" : 1029393,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1640044800000,
        "topparentid" : 4915511,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1668166463000,
        "sysconcepts" : "memory management ; Exception model ; security",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4915511,
        "parentitem" : "636e333f4e6cf12278ad8cc3",
        "concepts" : "memory management ; Exception model ; security",
        "documenttype" : "html",
        "isattachment" : "4915511",
        "sysindexeddate" : 1668166516000,
        "permanentid" : "6cfe1288e73c11ea4930a25fb34f4945ff3c8fa30d1f770c0e6adb14f22b",
        "syslanguage" : [ "English" ],
        "itemid" : "636e333f4e6cf12278ad8cc6",
        "transactionid" : 1029393,
        "title" : "Before you begin ",
        "products" : [ "Learn the architecture" ],
        "date" : 1668166516000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "102418:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668166516404815380,
        "sysisattachment" : "4915511",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4915511,
        "size" : 391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102418/0101/Overview/Before-you-begin?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668166510736,
        "syssize" : 391,
        "sysdate" : 1668166516000,
        "haslayout" : "1",
        "topparent" : "4915511",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4915511,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0101-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668166516000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102418/0101/Overview/Before-you-begin?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102418/0101/Overview/Before-you-begin?lang=en",
        "modified" : 1668166463000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668166516404815380,
        "uri" : "https://developer.arm.com/documentation/102418/0101/en/Overview/Before-you-begin",
        "syscollection" : "default"
      },
      "Title" : "Before you begin",
      "Uri" : "https://developer.arm.com/documentation/102418/0101/en/Overview/Before-you-begin",
      "PrintableUri" : "https://developer.arm.com/documentation/102418/0101/en/Overview/Before-you-begin",
      "ClickUri" : "https://developer.arm.com/documentation/102418/0101/Overview/Before-you-begin?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en/Overview/Before-you-begin",
      "Excerpt" : "Before you begin This guide assumes that you are familiar with the Arm Exception model and memory ... If you are not familiar with these subjects, read our Exception model and Memory ...",
      "FirstSentences" : "Before you begin This guide assumes that you are familiar with the Arm Exception model and memory management. If you are not familiar with these subjects, read our Exception model and Memory ..."
    }, {
      "title" : "Check your knowledge",
      "uri" : "https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
      "printableUri" : "https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
      "clickUri" : "https://developer.arm.com/documentation/102418/0101/Check-your-knowledge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
      "excerpt" : "EL3 is always in Secure state. ... No. ... A TZASC allows a memory to be partitioned into Secure and Non-secure regions. Check your knowledge b9416d6Learn the architecture",
      "firstSentences" : "Check your knowledge The following questions help you test your knowledge. What are the Security states and physical address spaces in the Arm architecture? The Security states in the Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2461,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - TrustZone for AArch64",
        "uri" : "https://developer.arm.com/documentation/102418/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102418/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Learn the architecture - TrustZone for AArch64 ",
          "document_number" : "102418",
          "document_version" : "0101",
          "content_type" : "Guide",
          "systopparent" : "4915511",
          "sysurihash" : "T3OTk5Ax66YnEPy4",
          "urihash" : "T3OTk5Ax66YnEPy4",
          "sysuri" : "https://developer.arm.com/documentation/102418/0101/en",
          "systransactionid" : 1029393,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1640044800000,
          "topparentid" : 4915511,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1668166463000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668166515000,
          "permanentid" : "4a92d3e3945393d544870df78db7acceb6b93f36ae523a4f4ea38eb1112f",
          "syslanguage" : [ "English" ],
          "itemid" : "636e333f4e6cf12278ad8cc3",
          "transactionid" : 1029393,
          "title" : "Learn the architecture - TrustZone for AArch64 ",
          "products" : [ "Learn the architecture" ],
          "date" : 1668166515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "102418:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668166515199759923,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4484,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668166510736,
          "syssize" : 4484,
          "sysdate" : 1668166515000,
          "haslayout" : "1",
          "topparent" : "4915511",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4915511,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0101-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668166515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102418/0101/?lang=en",
          "modified" : 1668166463000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668166515199759923,
          "uri" : "https://developer.arm.com/documentation/102418/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - TrustZone for AArch64",
        "Uri" : "https://developer.arm.com/documentation/102418/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102418/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102418/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Learn the architecture - TrustZone for AArch64 Version 1.1 Release information Issue Date Confidentiality Change 0100-00 8 January 2020 Non-Confidential Initial release 0101-01 21 December 2021 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Check your knowledge ",
        "document_number" : "102418",
        "document_version" : "0101",
        "content_type" : "Guide",
        "systopparent" : "4915511",
        "sysurihash" : "qnvjf5i1Po3ouRgp",
        "urihash" : "qnvjf5i1Po3ouRgp",
        "sysuri" : "https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
        "systransactionid" : 1029393,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1640044800000,
        "topparentid" : 4915511,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1668166463000,
        "sysconcepts" : "physical address ; Non-secure state ; Arm architecture ; guidance ; cache ; hit ; Exception level ; memory ; determines",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4915511,
        "parentitem" : "636e333f4e6cf12278ad8cc3",
        "concepts" : "physical address ; Non-secure state ; Arm architecture ; guidance ; cache ; hit ; Exception level ; memory ; determines",
        "documenttype" : "html",
        "isattachment" : "4915511",
        "sysindexeddate" : 1668166516000,
        "permanentid" : "de6b3eaff5efbc76e83777601095144efd300cd89a4458ea395ad8b5acdd",
        "syslanguage" : [ "English" ],
        "itemid" : "636e33404e6cf12278ad8cea",
        "transactionid" : 1029393,
        "title" : "Check your knowledge ",
        "products" : [ "Learn the architecture" ],
        "date" : 1668166516000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "102418:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668166516367339254,
        "sysisattachment" : "4915511",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4915511,
        "size" : 1260,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102418/0101/Check-your-knowledge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668166510736,
        "syssize" : 1260,
        "sysdate" : 1668166516000,
        "haslayout" : "1",
        "topparent" : "4915511",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4915511,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0101-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668166516000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102418/0101/Check-your-knowledge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102418/0101/Check-your-knowledge?lang=en",
        "modified" : 1668166463000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668166516367339254,
        "uri" : "https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
        "syscollection" : "default"
      },
      "Title" : "Check your knowledge",
      "Uri" : "https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
      "PrintableUri" : "https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
      "ClickUri" : "https://developer.arm.com/documentation/102418/0101/Check-your-knowledge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en/Check-your-knowledge",
      "Excerpt" : "EL3 is always in Secure state. ... No. ... A TZASC allows a memory to be partitioned into Secure and Non-secure regions. Check your knowledge b9416d6Learn the architecture",
      "FirstSentences" : "Check your knowledge The following questions help you test your knowledge. What are the Security states and physical address spaces in the Arm architecture? The Security states in the Arm ..."
    } ],
    "totalNumberOfChildResults" : 20,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Next steps ",
      "document_number" : "102418",
      "document_version" : "0101",
      "content_type" : "Guide",
      "systopparent" : "4915511",
      "sysurihash" : "dcnnZyMdKUQJgAbT",
      "urihash" : "dcnnZyMdKUQJgAbT",
      "sysuri" : "https://developer.arm.com/documentation/102418/0101/en/Next-steps",
      "systransactionid" : 1029393,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1640044800000,
      "topparentid" : 4915511,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1668166463000,
      "sysconcepts" : "guides ; security ; virtualization ; environments ; architecture ; Arm ; Realm Management Extension ; Controller v3 ; CoreLink Generic ; complex software",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "attachmentparentid" : 4915511,
      "parentitem" : "636e333f4e6cf12278ad8cc3",
      "concepts" : "guides ; security ; virtualization ; environments ; architecture ; Arm ; Realm Management Extension ; Controller v3 ; CoreLink Generic ; complex software",
      "documenttype" : "html",
      "isattachment" : "4915511",
      "sysindexeddate" : 1668166516000,
      "permanentid" : "0d70172dd7f45e2b1941b31bd6aeaeed786da5053c8eee6c71a904e50691",
      "syslanguage" : [ "English" ],
      "itemid" : "636e33404e6cf12278ad8cec",
      "transactionid" : 1029393,
      "title" : "Next steps ",
      "products" : [ "Learn the architecture" ],
      "date" : 1668166516000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Security" ],
      "document_id" : "102418:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Graphics Developers", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1668166516625689162,
      "sysisattachment" : "4915511",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4915511,
      "size" : 756,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102418/0101/Next-steps?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1668166510736,
      "syssize" : 756,
      "sysdate" : 1668166516000,
      "haslayout" : "1",
      "topparent" : "4915511",
      "label_version" : "1.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4915511,
      "navigationhierarchiescategories" : [ "Architecture products" ],
      "content_description" : "This guide gives an introduction to TrustZone and the resources that are available from Arm to aid system and software developers whoare working with TrustZone.",
      "wordcount" : 73,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
      "document_revision" : "0101-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1668166516000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102418/0101/Next-steps?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102418/0101/Next-steps?lang=en",
      "modified" : 1668166463000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1668166516625689162,
      "uri" : "https://developer.arm.com/documentation/102418/0101/en/Next-steps",
      "syscollection" : "default"
    },
    "Title" : "Next steps",
    "Uri" : "https://developer.arm.com/documentation/102418/0101/en/Next-steps",
    "PrintableUri" : "https://developer.arm.com/documentation/102418/0101/en/Next-steps",
    "ClickUri" : "https://developer.arm.com/documentation/102418/0101/Next-steps?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102418/0101/en/Next-steps",
    "Excerpt" : "Next steps This guide has introduced the TrustZone security architecture, which provides isolation ... The Arm architecture also has features for providing robust security within a given ...",
    "FirstSentences" : "Next steps This guide has introduced the TrustZone security architecture, which provides isolation between two worlds or execution environments. The Arm architecture also has features for ..."
  }, {
    "title" : "Learn the architecture - Introducing the Arm architecture",
    "uri" : "https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/635bd0ccc5a70d2cdb15fde4",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
    "excerpt" : "Non-Conﬁdential Page 2 of 24 ... Document ID: 102404_0200_02_en Version 2.0 ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
    "firstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Non-Conﬁdential Copyright © 2019, 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102404_0200_02_en Learn ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2450,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Learn the architecture - Introducing the Arm architecture",
      "uri" : "https://developer.arm.com/documentation/102404/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/102404/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
      "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Learn the architecture - Introducing the Arm architecture ",
        "document_number" : "102404",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4849485",
        "sysurihash" : "3nS34quññlIi8h3s",
        "urihash" : "3nS34quññlIi8h3s",
        "sysuri" : "https://developer.arm.com/documentation/102404/0200/en",
        "systransactionid" : 1010811,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1617062400000,
        "topparentid" : 4849485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666961612000,
        "sysconcepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1666961636000,
        "permanentid" : "60c9f631fa196e84bec27c056b0ecd2268b8a32aad0ebab1f4cf3ea7de2e",
        "syslanguage" : [ "English" ],
        "itemid" : "635bd0ccc5a70d2cdb15fdd3",
        "transactionid" : 1010811,
        "title" : "Learn the architecture - Introducing the Arm architecture ",
        "products" : [ "Learn the architecture" ],
        "date" : 1666961636000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102404:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666961636514805356,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4436,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666961630207,
        "syssize" : 4436,
        "sysdate" : 1666961636000,
        "haslayout" : "1",
        "topparent" : "4849485",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4849485,
        "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
        "wordcount" : 300,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0200-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666961636000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102404/0200/?lang=en",
        "modified" : 1666961612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666961636514805356,
        "uri" : "https://developer.arm.com/documentation/102404/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Learn the architecture - Introducing the Arm architecture",
      "Uri" : "https://developer.arm.com/documentation/102404/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
      "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ..."
    },
    "childResults" : [ {
      "title" : "Common architecture terms",
      "uri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
      "printableUri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
      "clickUri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
      "excerpt" : "Each thread is a PE. ... For Cortex-A processors, some IMP DEF choices will be fixed, and some will be ... Unlike IMP DEF behaviors, the TRM does not usually describe all the UNPREDICTABLE ...",
      "firstSentences" : "Common architecture terms The architecture uses several terms, usually written in small capital letters in documentation, which have very specific meanings. The Arm Architecture Reference Manuals ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2450,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Introducing the Arm architecture",
        "uri" : "https://developer.arm.com/documentation/102404/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102404/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
        "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Learn the architecture - Introducing the Arm architecture ",
          "document_number" : "102404",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4849485",
          "sysurihash" : "3nS34quññlIi8h3s",
          "urihash" : "3nS34quññlIi8h3s",
          "sysuri" : "https://developer.arm.com/documentation/102404/0200/en",
          "systransactionid" : 1010811,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1617062400000,
          "topparentid" : 4849485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666961612000,
          "sysconcepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666961636000,
          "permanentid" : "60c9f631fa196e84bec27c056b0ecd2268b8a32aad0ebab1f4cf3ea7de2e",
          "syslanguage" : [ "English" ],
          "itemid" : "635bd0ccc5a70d2cdb15fdd3",
          "transactionid" : 1010811,
          "title" : "Learn the architecture - Introducing the Arm architecture ",
          "products" : [ "Learn the architecture" ],
          "date" : 1666961636000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102404:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666961636514805356,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4436,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666961630207,
          "syssize" : 4436,
          "sysdate" : 1666961636000,
          "haslayout" : "1",
          "topparent" : "4849485",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4849485,
          "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0200-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666961636000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102404/0200/?lang=en",
          "modified" : 1666961612000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666961636514805356,
          "uri" : "https://developer.arm.com/documentation/102404/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Introducing the Arm architecture",
        "Uri" : "https://developer.arm.com/documentation/102404/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
        "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Common architecture terms ",
        "document_number" : "102404",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4849485",
        "sysurihash" : "s1o1hzhctYXDln4L",
        "urihash" : "s1o1hzhctYXDln4L",
        "sysuri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
        "systransactionid" : 1010811,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1617062400000,
        "topparentid" : 4849485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666961612000,
        "sysconcepts" : "Arm architecture ; Reference Manuals ; PE ; Processing Element Processing ; features ; caches ; synthesis options ; instructions ; micro-architectures ; translation ; multiple times ; use of the CP15DMB",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4849485,
        "parentitem" : "635bd0ccc5a70d2cdb15fdd3",
        "concepts" : "Arm architecture ; Reference Manuals ; PE ; Processing Element Processing ; features ; caches ; synthesis options ; instructions ; micro-architectures ; translation ; multiple times ; use of the CP15DMB",
        "documenttype" : "html",
        "isattachment" : "4849485",
        "sysindexeddate" : 1666961636000,
        "permanentid" : "5dd8f236f16f16ca3432cb7efb545ec8fddd8906c44114fa554d2de41b72",
        "syslanguage" : [ "English" ],
        "itemid" : "635bd0ccc5a70d2cdb15fddf",
        "transactionid" : 1010811,
        "title" : "Common architecture terms ",
        "products" : [ "Learn the architecture" ],
        "date" : 1666961636000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102404:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666961636975819273,
        "sysisattachment" : "4849485",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4849485,
        "size" : 4044,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666961630207,
        "syssize" : 4044,
        "sysdate" : 1666961636000,
        "haslayout" : "1",
        "topparent" : "4849485",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4849485,
        "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
        "wordcount" : 244,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0200-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666961636000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102404/0200/Common-architecture-terms?lang=en",
        "modified" : 1666961612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666961636975819273,
        "uri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
        "syscollection" : "default"
      },
      "Title" : "Common architecture terms",
      "Uri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
      "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
      "ClickUri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms",
      "Excerpt" : "Each thread is a PE. ... For Cortex-A processors, some IMP DEF choices will be fixed, and some will be ... Unlike IMP DEF behaviors, the TRM does not usually describe all the UNPREDICTABLE ...",
      "FirstSentences" : "Common architecture terms The architecture uses several terms, usually written in small capital letters in documentation, which have very specific meanings. The Arm Architecture Reference Manuals ..."
    }, {
      "title" : "RES0/RES1 Reserved, should be Zero/Reserved, should be One",
      "uri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
      "printableUri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
      "clickUri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
      "excerpt" : "RES0\\/RES1 Reserved, should be Zero\\/Reserved, should be One Reserved, should be Zero\\/Reserved, should be One ( ... A reserved field might be used in some future version of the architecture.",
      "firstSentences" : "RES0\\/RES1 Reserved, should be Zero\\/Reserved, should be One Reserved, should be Zero\\/Reserved, should be One (RES0\\/RES1) is used to describe a field that is unused and has no functional effect ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2450,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Introducing the Arm architecture",
        "uri" : "https://developer.arm.com/documentation/102404/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102404/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
        "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Learn the architecture - Introducing the Arm architecture ",
          "document_number" : "102404",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4849485",
          "sysurihash" : "3nS34quññlIi8h3s",
          "urihash" : "3nS34quññlIi8h3s",
          "sysuri" : "https://developer.arm.com/documentation/102404/0200/en",
          "systransactionid" : 1010811,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1617062400000,
          "topparentid" : 4849485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666961612000,
          "sysconcepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666961636000,
          "permanentid" : "60c9f631fa196e84bec27c056b0ecd2268b8a32aad0ebab1f4cf3ea7de2e",
          "syslanguage" : [ "English" ],
          "itemid" : "635bd0ccc5a70d2cdb15fdd3",
          "transactionid" : 1010811,
          "title" : "Learn the architecture - Introducing the Arm architecture ",
          "products" : [ "Learn the architecture" ],
          "date" : 1666961636000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102404:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666961636514805356,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4436,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666961630207,
          "syssize" : 4436,
          "sysdate" : 1666961636000,
          "haslayout" : "1",
          "topparent" : "4849485",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4849485,
          "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0200-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666961636000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102404/0200/?lang=en",
          "modified" : 1666961612000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666961636514805356,
          "uri" : "https://developer.arm.com/documentation/102404/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Introducing the Arm architecture",
        "Uri" : "https://developer.arm.com/documentation/102404/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
        "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "RES0/RES1 Reserved, should be Zero/Reserved, should be One ",
        "document_number" : "102404",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4849485",
        "sysurihash" : "MS8JZzEUðt5IUGpb",
        "urihash" : "MS8JZzEUðt5IUGpb",
        "sysuri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
        "systransactionid" : 1010811,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1617062400000,
        "topparentid" : 4849485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666961612000,
        "sysconcepts" : "RES1 fields ; RES0 ; stateful ; new behavior ; architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4849485,
        "parentitem" : "635bd0ccc5a70d2cdb15fdd3",
        "concepts" : "RES1 fields ; RES0 ; stateful ; new behavior ; architecture",
        "documenttype" : "html",
        "isattachment" : "4849485",
        "sysindexeddate" : 1666961636000,
        "permanentid" : "f50efcfcba44dfc23390897c8f72218776a4d0dde4a0c547b66d38470136",
        "syslanguage" : [ "English" ],
        "itemid" : "635bd0ccc5a70d2cdb15fde0",
        "transactionid" : 1010811,
        "title" : "RES0/RES1 Reserved, should be Zero/Reserved, should be One ",
        "products" : [ "Learn the architecture" ],
        "date" : 1666961636000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102404:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666961636941162469,
        "sysisattachment" : "4849485",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4849485,
        "size" : 711,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666961630207,
        "syssize" : 711,
        "sysdate" : 1666961636000,
        "haslayout" : "1",
        "topparent" : "4849485",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4849485,
        "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0200-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666961636000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102404/0200/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One?lang=en",
        "modified" : 1666961612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666961636941162469,
        "uri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
        "syscollection" : "default"
      },
      "Title" : "RES0/RES1 Reserved, should be Zero/Reserved, should be One",
      "Uri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
      "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
      "ClickUri" : "https://developer.arm.com/documentation/102404/0200/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/Common-architecture-terms/RES0-RES1-Reserved--should-be-Zero-Reserved--should-be-One",
      "Excerpt" : "RES0\\/RES1 Reserved, should be Zero\\/Reserved, should be One Reserved, should be Zero\\/Reserved, should be One ( ... A reserved field might be used in some future version of the architecture.",
      "FirstSentences" : "RES0\\/RES1 Reserved, should be Zero\\/Reserved, should be One Reserved, should be Zero\\/Reserved, should be One (RES0\\/RES1) is used to describe a field that is unused and has no functional effect ..."
    }, {
      "title" : "Other Arm architectures",
      "uri" : "https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
      "printableUri" : "https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
      "clickUri" : "https://developer.arm.com/documentation/102404/0200/Other-Arm-architectures?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
      "excerpt" : "Other Arm architectures The Arm architecture is the best-known Arm specification, but it is not the only one ... Arm has similar specifications for many of the components that make up a modern ...",
      "firstSentences" : "Other Arm architectures The Arm architecture is the best-known Arm specification, but it is not the only one. Arm has similar specifications for many of the components that make up a modern System ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2450,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Learn the architecture - Introducing the Arm architecture",
        "uri" : "https://developer.arm.com/documentation/102404/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102404/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
        "excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Learn the architecture - Introducing the Arm architecture ",
          "document_number" : "102404",
          "document_version" : "0200",
          "content_type" : "guide",
          "systopparent" : "4849485",
          "sysurihash" : "3nS34quññlIi8h3s",
          "urihash" : "3nS34quññlIi8h3s",
          "sysuri" : "https://developer.arm.com/documentation/102404/0200/en",
          "systransactionid" : 1010811,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1617062400000,
          "topparentid" : 4849485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1666961612000,
          "sysconcepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "documentation ; arm ; express ; implementations ; architecture ; patents ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666961636000,
          "permanentid" : "60c9f631fa196e84bec27c056b0ecd2268b8a32aad0ebab1f4cf3ea7de2e",
          "syslanguage" : [ "English" ],
          "itemid" : "635bd0ccc5a70d2cdb15fdd3",
          "transactionid" : 1010811,
          "title" : "Learn the architecture - Introducing the Arm architecture ",
          "products" : [ "Learn the architecture" ],
          "date" : 1666961636000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102404:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
          "audience" : [ "Embedded Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666961636514805356,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4436,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666961630207,
          "syssize" : 4436,
          "sysdate" : 1666961636000,
          "haslayout" : "1",
          "topparent" : "4849485",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4849485,
          "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
          "document_revision" : "0200-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666961636000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102404/0200/?lang=en",
          "modified" : 1666961612000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666961636514805356,
          "uri" : "https://developer.arm.com/documentation/102404/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Learn the architecture - Introducing the Arm architecture",
        "Uri" : "https://developer.arm.com/documentation/102404/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102404/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en",
        "Excerpt" : "Copyright \\u00A9 2019, 2021 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Release information Issue Date Confidentiality Change 0100-01 1 April 2019 Non-Confidential First release 0200-02 30 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Other Arm architectures ",
        "document_number" : "102404",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "4849485",
        "sysurihash" : "2sGSEkSX7bVkYrSe",
        "urihash" : "2sGSEkSX7bVkYrSe",
        "sysuri" : "https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
        "systransactionid" : 1010811,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1617062400000,
        "topparentid" : 4849485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1666961612000,
        "sysconcepts" : "Arm architectures ; Generic Timer ; controller ; specifications ; diagram ; SoC ; Trusted Base ; protocols ; design guidelines ; scheduler tick ; common reference ; non-processor masters ; modern System-on-Chip ; functionality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4849485,
        "parentitem" : "635bd0ccc5a70d2cdb15fdd3",
        "concepts" : "Arm architectures ; Generic Timer ; controller ; specifications ; diagram ; SoC ; Trusted Base ; protocols ; design guidelines ; scheduler tick ; common reference ; non-processor masters ; modern System-on-Chip ; functionality",
        "documenttype" : "html",
        "isattachment" : "4849485",
        "sysindexeddate" : 1666961636000,
        "permanentid" : "6b768244415087c188c18b8c1ca448653b9914b4f847cd6966b4dc74d006",
        "syslanguage" : [ "English" ],
        "itemid" : "635bd0ccc5a70d2cdb15fddd",
        "transactionid" : 1010811,
        "title" : "Other Arm architectures ",
        "products" : [ "Learn the architecture" ],
        "date" : 1666961636000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102404:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666961636878630020,
        "sysisattachment" : "4849485",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4849485,
        "size" : 1381,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102404/0200/Other-Arm-architectures?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666961630207,
        "syssize" : 1381,
        "sysdate" : 1666961636000,
        "haslayout" : "1",
        "topparent" : "4849485",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4849485,
        "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
        "wordcount" : 106,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
        "document_revision" : "0200-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666961636000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102404/0200/Other-Arm-architectures?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102404/0200/Other-Arm-architectures?lang=en",
        "modified" : 1666961612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666961636878630020,
        "uri" : "https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
        "syscollection" : "default"
      },
      "Title" : "Other Arm architectures",
      "Uri" : "https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
      "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
      "ClickUri" : "https://developer.arm.com/documentation/102404/0200/Other-Arm-architectures?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/Other-Arm-architectures",
      "Excerpt" : "Other Arm architectures The Arm architecture is the best-known Arm specification, but it is not the only one ... Arm has similar specifications for many of the components that make up a modern ...",
      "FirstSentences" : "Other Arm architectures The Arm architecture is the best-known Arm specification, but it is not the only one. Arm has similar specifications for many of the components that make up a modern System ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Learn the architecture - Introducing the Arm architecture ",
      "document_number" : "102404",
      "document_version" : "0200",
      "content_type" : "guide",
      "systopparent" : "4849485",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "VEUwtCLjAdK1xññT",
      "urihash" : "VEUwtCLjAdK1xññT",
      "sysuri" : "https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
      "keywords" : "05c5622, Learn the architecture",
      "systransactionid" : 1010811,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1617062400000,
      "topparentid" : 4849485,
      "numberofpages" : 24,
      "sysconcepts" : "micro-architectures ; instructions ; Arm architecture ; specifications ; hardware ; BSA ; patents ; standardization ; languages ; hypervisors ; compliant ; compatibility ; SecurCore ; offerings ; controller ; programmer",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "attachmentparentid" : 4849485,
      "parentitem" : "635bd0ccc5a70d2cdb15fdd3",
      "concepts" : "micro-architectures ; instructions ; Arm architecture ; specifications ; hardware ; BSA ; patents ; standardization ; languages ; hypervisors ; compliant ; compatibility ; SecurCore ; offerings ; controller ; programmer",
      "documenttype" : "pdf",
      "isattachment" : "4849485",
      "sysindexeddate" : 1666961637000,
      "permanentid" : "8bcb954680e473f296a8e653bf04152839a7ec1eff8855fbd3523dcf4a2d",
      "syslanguage" : [ "English" ],
      "itemid" : "635bd0ccc5a70d2cdb15fde4",
      "transactionid" : 1010811,
      "title" : "Learn the architecture - Introducing the Arm architecture ",
      "subject" : "This guide introduces the Arm architecture for anyone with an interest in it.",
      "date" : 1666961637000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102404:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
      "audience" : [ "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666961637628167652,
      "sysisattachment" : "4849485",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4849485,
      "size" : 447183,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/635bd0ccc5a70d2cdb15fde4",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666961631792,
      "syssubject" : "This guide introduces the Arm architecture for anyone with an interest in it.",
      "syssize" : 447183,
      "sysdate" : 1666961637000,
      "topparent" : "4849485",
      "author" : "Arm Ltd.",
      "label_version" : "2.0",
      "systopparentid" : 4849485,
      "content_description" : "This guide introduces the Arm architecture for anyone with an interest in it.",
      "wordcount" : 960,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Learn the architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666961637000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/635bd0ccc5a70d2cdb15fde4",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666961637628167652,
      "uri" : "https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Learn the architecture - Introducing the Arm architecture",
    "Uri" : "https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/635bd0ccc5a70d2cdb15fde4",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102404/0200/en/pdf/learn_the_architecture_-_introducing_the_arm_architecture_102404_0200_02_en.pdf",
    "Excerpt" : "Non-Conﬁdential Page 2 of 24 ... Document ID: 102404_0200_02_en Version 2.0 ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
    "FirstSentences" : "Learn the architecture - Introducing the Arm architecture Version 2.0 Non-Conﬁdential Copyright © 2019, 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102404_0200_02_en Learn ..."
  }, {
    "title" : "ARM Cortex-R Series Programmer's Guide",
    "uri" : "https://developer.arm.com/documentation/den0042/a/en/pdf/DEN0042A_cortex_r_series_PG.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0042/a/en/pdf/DEN0042A_cortex_r_series_PG.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60ffb7c39ebe3a7dbd3a78b7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0042/a/en/pdf/DEN0042A_cortex_r_series_PG.pdf",
    "excerpt" : "Non-Confidential ii ... Contents ... ARM Cortex-R Series Programmer’s Guide ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4 ... Chapter 5 ... ARM DEN 0042A ... ID071714 ... Preface",
    "firstSentences" : "ARM Cortex-R Series Version: 1.0 Programmer’s Guide Copyright © 2014 ARM. All rights reserved. ARM DEN 0042A (ID071714) ARM DEN 0042A ID071714 ARM Cortex-R Series Programmer’s Guide Copyright © ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2438,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-R Series Programmer's Guide",
      "uri" : "https://developer.arm.com/documentation/den0042/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0042/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0042/a/en",
      "excerpt" : "All rights reserved. ... To the extent not prohibited by law, in no event will ARM be liable for any damages, ... Revision History Revision A 03 April 2014 First release ARM Cortex-R Series ...",
      "firstSentences" : "ARM\\u00AE Cortex\\u00AE-R Series Programmer's Guide Version: 1.0 Copyright \\u00A9 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-R Series Programmer's Guide is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-R Series Programmer's Guide ",
        "document_number" : "den0042",
        "document_version" : "a",
        "content_type" : "Guide",
        "systopparent" : "4937036",
        "sysurihash" : "4m3n0Bg0PROT2aWr",
        "urihash" : "4m3n0Bg0PROT2aWr",
        "sysuri" : "https://developer.arm.com/documentation/den0042/a/en",
        "systransactionid" : 988369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1396483200000,
        "topparentid" : 4937036,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627371457000,
        "sysconcepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; Road Cambridge ; weapons proliferation ; federal agency ; purposes of determining ; subsidiaries ; Non-Confidential",
        "navigationhierarchies" : [ "5eec6e60e24a5e02d07b2586", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fad44a0cd74e712c44971f6", "5fbba155cd74e712c4497258|5fad44a0cd74e712c44971f6", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; Road Cambridge ; weapons proliferation ; federal agency ; purposes of determining ; subsidiaries ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1665572058000,
        "permanentid" : "542247a16f77b6f69636308be5233c7e4a7ad176ca81304539ab63307798",
        "syslanguage" : [ "English" ],
        "itemid" : "60ffb7c19ebe3a7dbd3a77b1",
        "transactionid" : 988369,
        "title" : "ARM Cortex-R Series Programmer's Guide ",
        "products" : [ "Cortex-R", "Armv7-R", "Learn the architecture" ],
        "date" : 1665572058000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "den0042:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Firmware Engineers", "Hardware Engineers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Firmware Engineers", "Hardware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572058032116118,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 3607,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572049376,
        "syssize" : 3607,
        "sysdate" : 1665572058000,
        "haslayout" : "1",
        "topparent" : "4937036",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937036,
        "content_description" : "This book is intended to provide a single guide for developers writing programs for Cortex-R series processors, bringing together information from a wide variety of sources useful to both assembly language and C programmers. Hardware concepts such as caches and Memory Protection Units are covered where knowledge of the architecture is necessary to understand the principles of application programming.",
        "wordcount" : 234,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-R", "IP Products|Processors|Cortex-R", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Processor Architectures|Armv7-R", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Architectures|Learn the architecture" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572058000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0042/a/?lang=en",
        "modified" : 1654530288000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572058032116118,
        "uri" : "https://developer.arm.com/documentation/den0042/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-R Series Programmer's Guide",
      "Uri" : "https://developer.arm.com/documentation/den0042/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0042/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0042/a/en",
      "Excerpt" : "All rights reserved. ... To the extent not prohibited by law, in no event will ARM be liable for any damages, ... Revision History Revision A 03 April 2014 First release ARM Cortex-R Series ...",
      "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-R Series Programmer's Guide Version: 1.0 Copyright \\u00A9 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-R Series Programmer's Guide is ..."
    },
    "childResults" : [ {
      "title" : "The Cortex-R4 processor",
      "uri" : "https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors/The-Cortex-R4-processor",
      "printableUri" : "https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors/The-Cortex-R4-processor",
      "clickUri" : "https://developer.arm.com/documentation/den0042/a/ARM-Architecture-and-Processors/Cortex-R-series-processors/The-Cortex-R4-processor?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors/The-Cortex-R4-processor",
      "excerpt" : "2.2.1. The Cortex-R4 processor The ARM Cortex-R4 processor is designed for use in embedded, real- ... It implements the ARMv7-R architecture, and includes Thumb-2 technology for optimum ...",
      "firstSentences" : "2.2.1. The Cortex-R4 processor The ARM Cortex-R4 processor is designed for use in embedded, real-time systems. It implements the ARMv7-R architecture, and includes Thumb-2 technology for optimum ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2438,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-R Series Programmer's Guide",
        "uri" : "https://developer.arm.com/documentation/den0042/a/en",
        "printableUri" : "https://developer.arm.com/documentation/den0042/a/en",
        "clickUri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0042/a/en",
        "excerpt" : "All rights reserved. ... To the extent not prohibited by law, in no event will ARM be liable for any damages, ... Revision History Revision A 03 April 2014 First release ARM Cortex-R Series ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-R Series Programmer's Guide Version: 1.0 Copyright \\u00A9 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-R Series Programmer's Guide is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-R Series Programmer's Guide ",
          "document_number" : "den0042",
          "document_version" : "a",
          "content_type" : "Guide",
          "systopparent" : "4937036",
          "sysurihash" : "4m3n0Bg0PROT2aWr",
          "urihash" : "4m3n0Bg0PROT2aWr",
          "sysuri" : "https://developer.arm.com/documentation/den0042/a/en",
          "systransactionid" : 988369,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1396483200000,
          "topparentid" : 4937036,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627371457000,
          "sysconcepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; Road Cambridge ; weapons proliferation ; federal agency ; purposes of determining ; subsidiaries ; Non-Confidential",
          "navigationhierarchies" : [ "5eec6e60e24a5e02d07b2586", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fad44a0cd74e712c44971f6", "5fbba155cd74e712c4497258|5fad44a0cd74e712c44971f6", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; Road Cambridge ; weapons proliferation ; federal agency ; purposes of determining ; subsidiaries ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1665572058000,
          "permanentid" : "542247a16f77b6f69636308be5233c7e4a7ad176ca81304539ab63307798",
          "syslanguage" : [ "English" ],
          "itemid" : "60ffb7c19ebe3a7dbd3a77b1",
          "transactionid" : 988369,
          "title" : "ARM Cortex-R Series Programmer's Guide ",
          "products" : [ "Cortex-R", "Armv7-R", "Learn the architecture" ],
          "date" : 1665572058000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "den0042:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Firmware Engineers", "Hardware Engineers", "Software Developers" ],
          "audience" : [ "Silicon Specialists", "Firmware Engineers", "Hardware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665572058032116118,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 3607,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665572049376,
          "syssize" : 3607,
          "sysdate" : 1665572058000,
          "haslayout" : "1",
          "topparent" : "4937036",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4937036,
          "content_description" : "This book is intended to provide a single guide for developers writing programs for Cortex-R series processors, bringing together information from a wide variety of sources useful to both assembly language and C programmers. Hardware concepts such as caches and Memory Protection Units are covered where knowledge of the architecture is necessary to understand the principles of application programming.",
          "wordcount" : 234,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-R", "IP Products|Processors|Cortex-R", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Processor Architectures|Armv7-R", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Architectures|Learn the architecture" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665572058000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0042/a/?lang=en",
          "modified" : 1654530288000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665572058032116118,
          "uri" : "https://developer.arm.com/documentation/den0042/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-R Series Programmer's Guide",
        "Uri" : "https://developer.arm.com/documentation/den0042/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0042/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0042/a/en",
        "Excerpt" : "All rights reserved. ... To the extent not prohibited by law, in no event will ARM be liable for any damages, ... Revision History Revision A 03 April 2014 First release ARM Cortex-R Series ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-R Series Programmer's Guide Version: 1.0 Copyright \\u00A9 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-R Series Programmer's Guide is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "The Cortex-R4 processor ",
        "document_number" : "den0042",
        "document_version" : "a",
        "content_type" : "Guide",
        "systopparent" : "4937036",
        "sysurihash" : "tIxVkCrI5d87CoBw",
        "urihash" : "tIxVkCrI5d87CoBw",
        "sysuri" : "https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors/The-Cortex-R4-processor",
        "systransactionid" : 988369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1396483200000,
        "topparentid" : 4937036,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627371457000,
        "sysconcepts" : "controllers ; automotive systems ; consumer products ; baseband processors ; disk drive ; System-on-Chip applications ; ARM instructions ; processing throughput",
        "navigationhierarchies" : [ "5eec6e60e24a5e02d07b2586", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fad44a0cd74e712c44971f6", "5fbba155cd74e712c4497258|5fad44a0cd74e712c44971f6", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4937036,
        "parentitem" : "60ffb7c19ebe3a7dbd3a77b1",
        "concepts" : "controllers ; automotive systems ; consumer products ; baseband processors ; disk drive ; System-on-Chip applications ; ARM instructions ; processing throughput",
        "documenttype" : "html",
        "isattachment" : "4937036",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1665572062000,
        "permanentid" : "efdb060647b5dd220e2cea5ff9cd14b6cfa9ff2be95b4671684f875cf3f4",
        "syslanguage" : [ "English" ],
        "itemid" : "60ffb7c19ebe3a7dbd3a77b8",
        "transactionid" : 988369,
        "title" : "The Cortex-R4 processor ",
        "products" : [ "Cortex-R", "Armv7-R", "Learn the architecture" ],
        "date" : 1665572062000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "den0042:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Firmware Engineers", "Hardware Engineers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Firmware Engineers", "Hardware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572062836252789,
        "sysisattachment" : "4937036",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4937036,
        "size" : 561,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0042/a/ARM-Architecture-and-Processors/Cortex-R-series-processors/The-Cortex-R4-processor?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572049376,
        "syssize" : 561,
        "sysdate" : 1665572062000,
        "haslayout" : "1",
        "topparent" : "4937036",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937036,
        "content_description" : "This book is intended to provide a single guide for developers writing programs for Cortex-R series processors, bringing together information from a wide variety of sources useful to both assembly language and C programmers. Hardware concepts such as caches and Memory Protection Units are covered where knowledge of the architecture is necessary to understand the principles of application programming.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-R", "IP Products|Processors|Cortex-R", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Processor Architectures|Armv7-R", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Architectures|Learn the architecture" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572062000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0042/a/ARM-Architecture-and-Processors/Cortex-R-series-processors/The-Cortex-R4-processor?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0042/a/ARM-Architecture-and-Processors/Cortex-R-series-processors/The-Cortex-R4-processor?lang=en",
        "modified" : 1654530288000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572062836252789,
        "uri" : "https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors/The-Cortex-R4-processor",
        "syscollection" : "default"
      },
      "Title" : "The Cortex-R4 processor",
      "Uri" : "https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors/The-Cortex-R4-processor",
      "PrintableUri" : "https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors/The-Cortex-R4-processor",
      "ClickUri" : "https://developer.arm.com/documentation/den0042/a/ARM-Architecture-and-Processors/Cortex-R-series-processors/The-Cortex-R4-processor?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors/The-Cortex-R4-processor",
      "Excerpt" : "2.2.1. The Cortex-R4 processor The ARM Cortex-R4 processor is designed for use in embedded, real- ... It implements the ARMv7-R architecture, and includes Thumb-2 technology for optimum ...",
      "FirstSentences" : "2.2.1. The Cortex-R4 processor The ARM Cortex-R4 processor is designed for use in embedded, real-time systems. It implements the ARMv7-R architecture, and includes Thumb-2 technology for optimum ..."
    }, {
      "title" : "Cortex-R series processors",
      "uri" : "https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors",
      "printableUri" : "https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors",
      "clickUri" : "https://developer.arm.com/documentation/den0042/a/ARM-Architecture-and-Processors/Cortex-R-series-processors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors",
      "excerpt" : "2.2. Cortex-R series processors This section takes a closer look at each of the processors that implement the ARMv7-R architecture. It gives only a general description in each case.",
      "firstSentences" : "2.2. Cortex-R series processors This section takes a closer look at each of the processors that implement the ARMv7-R architecture. It gives only a general description in each case. For more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2438,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-R Series Programmer's Guide",
        "uri" : "https://developer.arm.com/documentation/den0042/a/en",
        "printableUri" : "https://developer.arm.com/documentation/den0042/a/en",
        "clickUri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0042/a/en",
        "excerpt" : "All rights reserved. ... To the extent not prohibited by law, in no event will ARM be liable for any damages, ... Revision History Revision A 03 April 2014 First release ARM Cortex-R Series ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-R Series Programmer's Guide Version: 1.0 Copyright \\u00A9 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-R Series Programmer's Guide is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-R Series Programmer's Guide ",
          "document_number" : "den0042",
          "document_version" : "a",
          "content_type" : "Guide",
          "systopparent" : "4937036",
          "sysurihash" : "4m3n0Bg0PROT2aWr",
          "urihash" : "4m3n0Bg0PROT2aWr",
          "sysuri" : "https://developer.arm.com/documentation/den0042/a/en",
          "systransactionid" : 988369,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1396483200000,
          "topparentid" : 4937036,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627371457000,
          "sysconcepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; Road Cambridge ; weapons proliferation ; federal agency ; purposes of determining ; subsidiaries ; Non-Confidential",
          "navigationhierarchies" : [ "5eec6e60e24a5e02d07b2586", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fad44a0cd74e712c44971f6", "5fbba155cd74e712c4497258|5fad44a0cd74e712c44971f6", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
          "concepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; Road Cambridge ; weapons proliferation ; federal agency ; purposes of determining ; subsidiaries ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1665572058000,
          "permanentid" : "542247a16f77b6f69636308be5233c7e4a7ad176ca81304539ab63307798",
          "syslanguage" : [ "English" ],
          "itemid" : "60ffb7c19ebe3a7dbd3a77b1",
          "transactionid" : 988369,
          "title" : "ARM Cortex-R Series Programmer's Guide ",
          "products" : [ "Cortex-R", "Armv7-R", "Learn the architecture" ],
          "date" : 1665572058000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "den0042:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Firmware Engineers", "Hardware Engineers", "Software Developers" ],
          "audience" : [ "Silicon Specialists", "Firmware Engineers", "Hardware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665572058032116118,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 3607,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665572049376,
          "syssize" : 3607,
          "sysdate" : 1665572058000,
          "haslayout" : "1",
          "topparent" : "4937036",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4937036,
          "content_description" : "This book is intended to provide a single guide for developers writing programs for Cortex-R series processors, bringing together information from a wide variety of sources useful to both assembly language and C programmers. Hardware concepts such as caches and Memory Protection Units are covered where knowledge of the architecture is necessary to understand the principles of application programming.",
          "wordcount" : 234,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-R", "IP Products|Processors|Cortex-R", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Processor Architectures|Armv7-R", "Architectures|Learn the architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Architectures|Learn the architecture" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665572058000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0042/a/?lang=en",
          "modified" : 1654530288000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665572058032116118,
          "uri" : "https://developer.arm.com/documentation/den0042/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-R Series Programmer's Guide",
        "Uri" : "https://developer.arm.com/documentation/den0042/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0042/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0042/a/en",
        "Excerpt" : "All rights reserved. ... To the extent not prohibited by law, in no event will ARM be liable for any damages, ... Revision History Revision A 03 April 2014 First release ARM Cortex-R Series ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-R Series Programmer's Guide Version: 1.0 Copyright \\u00A9 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-R Series Programmer's Guide is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-R series processors ",
        "document_number" : "den0042",
        "document_version" : "a",
        "content_type" : "Guide",
        "systopparent" : "4937036",
        "sysurihash" : "ApdWZfl6br9sg3ku",
        "urihash" : "ApdWZfl6br9sg3ku",
        "sysuri" : "https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors",
        "systransactionid" : 988369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1396483200000,
        "topparentid" : 4937036,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627371457000,
        "sysconcepts" : "closer look ; architecture ; ARMv7",
        "navigationhierarchies" : [ "5eec6e60e24a5e02d07b2586", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fad44a0cd74e712c44971f6", "5fbba155cd74e712c4497258|5fad44a0cd74e712c44971f6", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "attachmentparentid" : 4937036,
        "parentitem" : "60ffb7c19ebe3a7dbd3a77b1",
        "concepts" : "closer look ; architecture ; ARMv7",
        "documenttype" : "html",
        "isattachment" : "4937036",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1665572062000,
        "permanentid" : "b00bbebec4a73ee9249dc6f84f087369b5b78a9f6b92ae03825363f94814",
        "syslanguage" : [ "English" ],
        "itemid" : "60ffb7c19ebe3a7dbd3a77b7",
        "transactionid" : 988369,
        "title" : "Cortex-R series processors ",
        "products" : [ "Cortex-R", "Armv7-R", "Learn the architecture" ],
        "date" : 1665572062000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "den0042:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Firmware Engineers", "Hardware Engineers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Firmware Engineers", "Hardware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572062752000514,
        "sysisattachment" : "4937036",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4937036,
        "size" : 281,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0042/a/ARM-Architecture-and-Processors/Cortex-R-series-processors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572049376,
        "syssize" : 281,
        "sysdate" : 1665572062000,
        "haslayout" : "1",
        "topparent" : "4937036",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937036,
        "content_description" : "This book is intended to provide a single guide for developers writing programs for Cortex-R series processors, bringing together information from a wide variety of sources useful to both assembly language and C programmers. Hardware concepts such as caches and Memory Protection Units are covered where knowledge of the architecture is necessary to understand the principles of application programming.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-R", "IP Products|Processors|Cortex-R", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Processor Architectures|Armv7-R", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Architectures|Learn the architecture" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572062000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0042/a/ARM-Architecture-and-Processors/Cortex-R-series-processors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0042/a/ARM-Architecture-and-Processors/Cortex-R-series-processors?lang=en",
        "modified" : 1654530288000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572062752000514,
        "uri" : "https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors",
        "syscollection" : "default"
      },
      "Title" : "Cortex-R series processors",
      "Uri" : "https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors",
      "PrintableUri" : "https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors",
      "ClickUri" : "https://developer.arm.com/documentation/den0042/a/ARM-Architecture-and-Processors/Cortex-R-series-processors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0042/a/en/ARM-Architecture-and-Processors/Cortex-R-series-processors",
      "Excerpt" : "2.2. Cortex-R series processors This section takes a closer look at each of the processors that implement the ARMv7-R architecture. It gives only a general description in each case.",
      "FirstSentences" : "2.2. Cortex-R series processors This section takes a closer look at each of the processors that implement the ARMv7-R architecture. It gives only a general description in each case. For more ..."
    }, {
      "title" : "ARM Cortex-R Series Programmer's Guide",
      "uri" : "https://developer.arm.com/documentation/den0042/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0042/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0042/a/en",
      "excerpt" : "All rights reserved. ... To the extent not prohibited by law, in no event will ARM be liable for any damages, ... Revision History Revision A 03 April 2014 First release ARM Cortex-R Series ...",
      "firstSentences" : "ARM\\u00AE Cortex\\u00AE-R Series Programmer's Guide Version: 1.0 Copyright \\u00A9 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-R Series Programmer's Guide is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2438,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-R Series Programmer's Guide ",
        "document_number" : "den0042",
        "document_version" : "a",
        "content_type" : "Guide",
        "systopparent" : "4937036",
        "sysurihash" : "4m3n0Bg0PROT2aWr",
        "urihash" : "4m3n0Bg0PROT2aWr",
        "sysuri" : "https://developer.arm.com/documentation/den0042/a/en",
        "systransactionid" : 988369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1396483200000,
        "topparentid" : 4937036,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627371457000,
        "sysconcepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; Road Cambridge ; weapons proliferation ; federal agency ; purposes of determining ; subsidiaries ; Non-Confidential",
        "navigationhierarchies" : [ "5eec6e60e24a5e02d07b2586", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fad44a0cd74e712c44971f6", "5fbba155cd74e712c4497258|5fad44a0cd74e712c44971f6", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
        "concepts" : "Series Programmer ; ARM ; proprietary notice ; express ; patents ; practicing ; Export Laws ; countries ; regulations ; Road Cambridge ; weapons proliferation ; federal agency ; purposes of determining ; subsidiaries ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1665572058000,
        "permanentid" : "542247a16f77b6f69636308be5233c7e4a7ad176ca81304539ab63307798",
        "syslanguage" : [ "English" ],
        "itemid" : "60ffb7c19ebe3a7dbd3a77b1",
        "transactionid" : 988369,
        "title" : "ARM Cortex-R Series Programmer's Guide ",
        "products" : [ "Cortex-R", "Armv7-R", "Learn the architecture" ],
        "date" : 1665572058000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "den0042:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Firmware Engineers", "Hardware Engineers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Firmware Engineers", "Hardware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572058032116118,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 3607,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572049376,
        "syssize" : 3607,
        "sysdate" : 1665572058000,
        "haslayout" : "1",
        "topparent" : "4937036",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937036,
        "content_description" : "This book is intended to provide a single guide for developers writing programs for Cortex-R series processors, bringing together information from a wide variety of sources useful to both assembly language and C programmers. Hardware concepts such as caches and Memory Protection Units are covered where knowledge of the architecture is necessary to understand the principles of application programming.",
        "wordcount" : 234,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-R", "IP Products|Processors|Cortex-R", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Processor Architectures|Armv7-R", "Architectures|Learn the architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Architectures|Learn the architecture" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572058000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0042/a/?lang=en",
        "modified" : 1654530288000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572058032116118,
        "uri" : "https://developer.arm.com/documentation/den0042/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-R Series Programmer's Guide",
      "Uri" : "https://developer.arm.com/documentation/den0042/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0042/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0042/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0042/a/en",
      "Excerpt" : "All rights reserved. ... To the extent not prohibited by law, in no event will ARM be liable for any damages, ... Revision History Revision A 03 April 2014 First release ARM Cortex-R Series ...",
      "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-R Series Programmer's Guide Version: 1.0 Copyright \\u00A9 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice This Cortex-R Series Programmer's Guide is ..."
    } ],
    "totalNumberOfChildResults" : 46,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Cortex-R Series Programmer's Guide ",
      "document_number" : "den0042",
      "document_version" : "a",
      "content_type" : "Guide",
      "systopparent" : "4937036",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "2ZNKjnZFzD2X1Qw1",
      "urihash" : "2ZNKjnZFzD2X1Qw1",
      "sysuri" : "https://developer.arm.com/documentation/den0042/a/en/pdf/DEN0042A_cortex_r_series_PG.pdf",
      "keywords" : "Cortex-R, Cortex-R4, Cortex-R5, Cortex-R7",
      "systransactionid" : 988369,
      "copyright" : "Copyright ©€2014 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1396483200000,
      "topparentid" : 4937036,
      "numberofpages" : 232,
      "sysconcepts" : "instructions ; registers ; arm ; memory ; exceptions ; cores ; controlling ; caches ; hardware ; optimizations ; executions ; programming ; architectures ; assembly languages ; applications ; branch prediction",
      "navigationhierarchies" : [ "5eec6e60e24a5e02d07b2586", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fad44a0cd74e712c44971f6", "5fbba155cd74e712c4497258|5fad44a0cd74e712c44971f6", "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef" ],
      "attachmentparentid" : 4937036,
      "parentitem" : "60ffb7c19ebe3a7dbd3a77b1",
      "concepts" : "instructions ; registers ; arm ; memory ; exceptions ; cores ; controlling ; caches ; hardware ; optimizations ; executions ; programming ; architectures ; assembly languages ; applications ; branch prediction",
      "documenttype" : "pdf",
      "isattachment" : "4937036",
      "sysindexeddate" : 1665572066000,
      "permanentid" : "b221729b7604a69a207222c8f32809c7d53c9984bf7d3c8ee936fe685990",
      "syslanguage" : [ "English" ],
      "itemid" : "60ffb7c39ebe3a7dbd3a78b7",
      "transactionid" : 988369,
      "title" : "ARM Cortex-R Series Programmer's Guide ",
      "subject" : "Cortex-R Series Programmer’s Guide, Understanding the ARMv7-A Architecture",
      "date" : 1665572065000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0042:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Firmware Engineers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "Silicon Specialists", "Firmware Engineers", "Hardware Engineers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1665572065783950100,
      "sysisattachment" : "4937036",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4937036,
      "size" : 1947440,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60ffb7c39ebe3a7dbd3a78b7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665572052711,
      "syssubject" : "Cortex-R Series Programmer’s Guide, Understanding the ARMv7-A Architecture",
      "syssize" : 1947440,
      "sysdate" : 1665572065000,
      "topparent" : "4937036",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 4937036,
      "content_description" : "This book is intended to provide a single guide for developers writing programs for Cortex-R series processors, bringing together information from a wide variety of sources useful to both assembly language and C programmers. Hardware concepts such as caches and Memory Protection Units are covered where knowledge of the architecture is necessary to understand the principles of application programming.",
      "wordcount" : 4454,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-R", "IP Products|Processors|Cortex-R", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Processor Architectures|Armv7-R", "Architectures|Learn the architecture" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv7-R", "Architectures|Learn the architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665572066000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60ffb7c39ebe3a7dbd3a78b7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665572065783950100,
      "uri" : "https://developer.arm.com/documentation/den0042/a/en/pdf/DEN0042A_cortex_r_series_PG.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-R Series Programmer's Guide",
    "Uri" : "https://developer.arm.com/documentation/den0042/a/en/pdf/DEN0042A_cortex_r_series_PG.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0042/a/en/pdf/DEN0042A_cortex_r_series_PG.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60ffb7c39ebe3a7dbd3a78b7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0042/a/en/pdf/DEN0042A_cortex_r_series_PG.pdf",
    "Excerpt" : "Non-Confidential ii ... Contents ... ARM Cortex-R Series Programmer’s Guide ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4 ... Chapter 5 ... ARM DEN 0042A ... ID071714 ... Preface",
    "FirstSentences" : "ARM Cortex-R Series Version: 1.0 Programmer’s Guide Copyright © 2014 ARM. All rights reserved. ARM DEN 0042A (ID071714) ARM DEN 0042A ID071714 ARM Cortex-R Series Programmer’s Guide Copyright © ..."
  }, {
    "title" : "Maximize energy efficiency on SoC design for endpoint AI",
    "uri" : "https://developer.arm.com/documentation/102723/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/102723/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102723/0100/en",
    "excerpt" : "There is no longer a single source of sleep mode indication. ... This intervention is time consuming and expensive in terms of processor runtime and resources.",
    "firstSentences" : "Overview As modern microcontrollers and SoCs become increasingly complex, designers face the challenge of maximizing energy efficiency while achieving a higher level of integration. To maximize ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2438,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Access control bridge components",
      "uri" : "https://developer.arm.com/documentation/102723/0100/en/Access-control-bridge-components",
      "printableUri" : "https://developer.arm.com/documentation/102723/0100/en/Access-control-bridge-components",
      "clickUri" : "https://developer.arm.com/documentation/102723/0100/Access-control-bridge-components?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102723/0100/en/Access-control-bridge-components",
      "excerpt" : "In-flight transactions can cause denial of the LPI request depending on the ACG configuration. ... Access control bridge components IP ProductsProcessorsCortex-M",
      "firstSentences" : "Access control bridge components In some cases, you want to allow part of the system to be in a non-functional powered off mode or retention power mode, even though a bus transaction might arrive ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2438,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Maximize energy efficiency on SoC design for endpoint AI",
        "uri" : "https://developer.arm.com/documentation/102723/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102723/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102723/0100/en",
        "excerpt" : "There is no longer a single source of sleep mode indication. ... This intervention is time consuming and expensive in terms of processor runtime and resources.",
        "firstSentences" : "Overview As modern microcontrollers and SoCs become increasingly complex, designers face the challenge of maximizing energy efficiency while achieving a higher level of integration. To maximize ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Maximize energy efficiency on SoC design for endpoint AI ",
          "document_number" : "102723",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4937189",
          "sysurihash" : "XZRjY7JGTkHREqSw",
          "urihash" : "XZRjY7JGTkHREqSw",
          "sysuri" : "https://developer.arm.com/documentation/102723/0100/en",
          "systransactionid" : 988369,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638921660000,
          "topparentid" : 4937189,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1642505804000,
          "sysconcepts" : "energy efficiency ; subsystems ; low power ; higher level ; SoCs ; designers ; microcontrollers ; reusability ; Configurable Configurable Configurable Deep ; clock gated ; peripherals ; Running Running",
          "navigationhierarchies" : [ "5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760" ],
          "concepts" : "energy efficiency ; subsystems ; low power ; higher level ; SoCs ; designers ; microcontrollers ; reusability ; Configurable Configurable Configurable Deep ; clock gated ; peripherals ; Running Running",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1665572031000,
          "permanentid" : "bae9b98debb7c207f5e8138fb8a2d9c23a41312bfb2cd7e9809953142a78",
          "syslanguage" : [ "English" ],
          "itemid" : "61e6a64c2183326f21772ef9",
          "transactionid" : 988369,
          "title" : "Maximize energy efficiency on SoC design for endpoint AI ",
          "products" : [ "M-profile", "Cortex-M", "System architecture" ],
          "date" : 1665572031000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102723:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665572031109284108,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4626,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665572024014,
          "syssize" : 4626,
          "sysdate" : 1665572031000,
          "haslayout" : "1",
          "topparent" : "4937189",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4937189,
          "content_description" : "In this guide, learn about the challenges of system integration and expandability of modern SoCs targeting energy-efficient, intelligent IoT endpoints.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-M", "IP Products|Processors|Cortex-M", "Architectures|System Architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "Architectures", "Architectures|System Architecture" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665572031000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102723/0100/?lang=en",
          "modified" : 1644935418000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665572031109284108,
          "uri" : "https://developer.arm.com/documentation/102723/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Maximize energy efficiency on SoC design for endpoint AI",
        "Uri" : "https://developer.arm.com/documentation/102723/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102723/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102723/0100/en",
        "Excerpt" : "There is no longer a single source of sleep mode indication. ... This intervention is time consuming and expensive in terms of processor runtime and resources.",
        "FirstSentences" : "Overview As modern microcontrollers and SoCs become increasingly complex, designers face the challenge of maximizing energy efficiency while achieving a higher level of integration. To maximize ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Access control bridge components ",
        "document_number" : "102723",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4937189",
        "sysurihash" : "Wbxkh25Dr4lNra0R",
        "urihash" : "Wbxkh25Dr4lNra0R",
        "sysuri" : "https://developer.arm.com/documentation/102723/0100/en/Access-control-bridge-components",
        "systransactionid" : 988369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638921660000,
        "topparentid" : 4937189,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642505804000,
        "sysconcepts" : "access control ; power mode ; transactions ; bridges ; resource ; responses ; capabilities ; LPI B1 ; design elements ; configuration ; quiescent state ; selected interfaces ; woken automatically ; preparation ; availability ; Applications",
        "navigationhierarchies" : [ "5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760" ],
        "attachmentparentid" : 4937189,
        "parentitem" : "61e6a64c2183326f21772ef9",
        "concepts" : "access control ; power mode ; transactions ; bridges ; resource ; responses ; capabilities ; LPI B1 ; design elements ; configuration ; quiescent state ; selected interfaces ; woken automatically ; preparation ; availability ; Applications",
        "documenttype" : "html",
        "isattachment" : "4937189",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1665572031000,
        "permanentid" : "e0881eba9b0a37ecd84979fc212f4b87b52c237991f7797d8e1ba6fe0e3c",
        "syslanguage" : [ "English" ],
        "itemid" : "61e6a64d2183326f21772f00",
        "transactionid" : 988369,
        "title" : "Access control bridge components ",
        "products" : [ "M-profile", "Cortex-M", "System architecture" ],
        "date" : 1665572031000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102723:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572031064410679,
        "sysisattachment" : "4937189",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4937189,
        "size" : 2804,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102723/0100/Access-control-bridge-components?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572023999,
        "syssize" : 2804,
        "sysdate" : 1665572031000,
        "haslayout" : "1",
        "topparent" : "4937189",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937189,
        "content_description" : "In this guide, learn about the challenges of system integration and expandability of modern SoCs targeting energy-efficient, intelligent IoT endpoints.",
        "wordcount" : 186,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-M", "IP Products|Processors|Cortex-M", "Architectures|System Architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "Architectures", "Architectures|System Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572031000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102723/0100/Access-control-bridge-components?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102723/0100/Access-control-bridge-components?lang=en",
        "modified" : 1644935418000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572031064410679,
        "uri" : "https://developer.arm.com/documentation/102723/0100/en/Access-control-bridge-components",
        "syscollection" : "default"
      },
      "Title" : "Access control bridge components",
      "Uri" : "https://developer.arm.com/documentation/102723/0100/en/Access-control-bridge-components",
      "PrintableUri" : "https://developer.arm.com/documentation/102723/0100/en/Access-control-bridge-components",
      "ClickUri" : "https://developer.arm.com/documentation/102723/0100/Access-control-bridge-components?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102723/0100/en/Access-control-bridge-components",
      "Excerpt" : "In-flight transactions can cause denial of the LPI request depending on the ACG configuration. ... Access control bridge components IP ProductsProcessorsCortex-M",
      "FirstSentences" : "Access control bridge components In some cases, you want to allow part of the system to be in a non-functional powered off mode or retention power mode, even though a bus transaction might arrive ..."
    }, {
      "title" : "Software and hardware interaction",
      "uri" : "https://developer.arm.com/documentation/102723/0100/en/Software-and-hardware-interaction",
      "printableUri" : "https://developer.arm.com/documentation/102723/0100/en/Software-and-hardware-interaction",
      "clickUri" : "https://developer.arm.com/documentation/102723/0100/Software-and-hardware-interaction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102723/0100/en/Software-and-hardware-interaction",
      "excerpt" : "This mode enables the USB controller to restore the link and process the request from the ... As part of the power mode change, the PDCM is also notified that the PD_CPU is now in ON state.",
      "firstSentences" : "Software and hardware interactions This section is an example showing a setup of the Power Dependency Control Matrix. The example system acts as a USB device that responds to USB host requests ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2438,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Maximize energy efficiency on SoC design for endpoint AI",
        "uri" : "https://developer.arm.com/documentation/102723/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102723/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102723/0100/en",
        "excerpt" : "There is no longer a single source of sleep mode indication. ... This intervention is time consuming and expensive in terms of processor runtime and resources.",
        "firstSentences" : "Overview As modern microcontrollers and SoCs become increasingly complex, designers face the challenge of maximizing energy efficiency while achieving a higher level of integration. To maximize ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Maximize energy efficiency on SoC design for endpoint AI ",
          "document_number" : "102723",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4937189",
          "sysurihash" : "XZRjY7JGTkHREqSw",
          "urihash" : "XZRjY7JGTkHREqSw",
          "sysuri" : "https://developer.arm.com/documentation/102723/0100/en",
          "systransactionid" : 988369,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638921660000,
          "topparentid" : 4937189,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1642505804000,
          "sysconcepts" : "energy efficiency ; subsystems ; low power ; higher level ; SoCs ; designers ; microcontrollers ; reusability ; Configurable Configurable Configurable Deep ; clock gated ; peripherals ; Running Running",
          "navigationhierarchies" : [ "5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760" ],
          "concepts" : "energy efficiency ; subsystems ; low power ; higher level ; SoCs ; designers ; microcontrollers ; reusability ; Configurable Configurable Configurable Deep ; clock gated ; peripherals ; Running Running",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1665572031000,
          "permanentid" : "bae9b98debb7c207f5e8138fb8a2d9c23a41312bfb2cd7e9809953142a78",
          "syslanguage" : [ "English" ],
          "itemid" : "61e6a64c2183326f21772ef9",
          "transactionid" : 988369,
          "title" : "Maximize energy efficiency on SoC design for endpoint AI ",
          "products" : [ "M-profile", "Cortex-M", "System architecture" ],
          "date" : 1665572031000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102723:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665572031109284108,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4626,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665572024014,
          "syssize" : 4626,
          "sysdate" : 1665572031000,
          "haslayout" : "1",
          "topparent" : "4937189",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4937189,
          "content_description" : "In this guide, learn about the challenges of system integration and expandability of modern SoCs targeting energy-efficient, intelligent IoT endpoints.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-M", "IP Products|Processors|Cortex-M", "Architectures|System Architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "Architectures", "Architectures|System Architecture" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665572031000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102723/0100/?lang=en",
          "modified" : 1644935418000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665572031109284108,
          "uri" : "https://developer.arm.com/documentation/102723/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Maximize energy efficiency on SoC design for endpoint AI",
        "Uri" : "https://developer.arm.com/documentation/102723/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102723/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102723/0100/en",
        "Excerpt" : "There is no longer a single source of sleep mode indication. ... This intervention is time consuming and expensive in terms of processor runtime and resources.",
        "FirstSentences" : "Overview As modern microcontrollers and SoCs become increasingly complex, designers face the challenge of maximizing energy efficiency while achieving a higher level of integration. To maximize ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Software and hardware interaction ",
        "document_number" : "102723",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4937189",
        "sysurihash" : "4QzTk9lNpQYTYqXY",
        "urihash" : "4QzTk9lNpQYTYqXY",
        "sysuri" : "https://developer.arm.com/documentation/102723/0100/en/Software-and-hardware-interaction",
        "systransactionid" : 988369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638921660000,
        "topparentid" : 4937189,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642505804000,
        "sysconcepts" : "power ; SRAM1 ; flash ; CPU ; SRAM0 ; USB link ; hardware interactions ; idle ; requests ; stacking ; descriptor ; sequence ; transactions ; transitions ; resumes execution",
        "navigationhierarchies" : [ "5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760" ],
        "attachmentparentid" : 4937189,
        "parentitem" : "61e6a64c2183326f21772ef9",
        "concepts" : "power ; SRAM1 ; flash ; CPU ; SRAM0 ; USB link ; hardware interactions ; idle ; requests ; stacking ; descriptor ; sequence ; transactions ; transitions ; resumes execution",
        "documenttype" : "html",
        "isattachment" : "4937189",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1665572031000,
        "permanentid" : "29c814765f86933d06627b3709973bc40f8c746becff42b7ba5717bf035f",
        "syslanguage" : [ "English" ],
        "itemid" : "61e6a64d2183326f21772f03",
        "transactionid" : 988369,
        "title" : "Software and hardware interaction ",
        "products" : [ "M-profile", "Cortex-M", "System architecture" ],
        "date" : 1665572031000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102723:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572031029992342,
        "sysisattachment" : "4937189",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4937189,
        "size" : 3955,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102723/0100/Software-and-hardware-interaction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572023999,
        "syssize" : 3955,
        "sysdate" : 1665572031000,
        "haslayout" : "1",
        "topparent" : "4937189",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937189,
        "content_description" : "In this guide, learn about the challenges of system integration and expandability of modern SoCs targeting energy-efficient, intelligent IoT endpoints.",
        "wordcount" : 212,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-M", "IP Products|Processors|Cortex-M", "Architectures|System Architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "Architectures", "Architectures|System Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572031000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102723/0100/Software-and-hardware-interaction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102723/0100/Software-and-hardware-interaction?lang=en",
        "modified" : 1644935418000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572031029992342,
        "uri" : "https://developer.arm.com/documentation/102723/0100/en/Software-and-hardware-interaction",
        "syscollection" : "default"
      },
      "Title" : "Software and hardware interaction",
      "Uri" : "https://developer.arm.com/documentation/102723/0100/en/Software-and-hardware-interaction",
      "PrintableUri" : "https://developer.arm.com/documentation/102723/0100/en/Software-and-hardware-interaction",
      "ClickUri" : "https://developer.arm.com/documentation/102723/0100/Software-and-hardware-interaction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102723/0100/en/Software-and-hardware-interaction",
      "Excerpt" : "This mode enables the USB controller to restore the link and process the request from the ... As part of the power mode change, the PDCM is also notified that the PD_CPU is now in ON state.",
      "FirstSentences" : "Software and hardware interactions This section is an example showing a setup of the Power Dependency Control Matrix. The example system acts as a USB device that responds to USB host requests ..."
    }, {
      "title" : "Standard low power interfaces",
      "uri" : "https://developer.arm.com/documentation/102723/0100/en/Standard-low-power-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/102723/0100/en/Standard-low-power-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/102723/0100/Standard-low-power-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102723/0100/en/Standard-low-power-interfaces",
      "excerpt" : "The interface is shown in the following diagram: For complex cases where there are more than two power modes ... The LPI integration layer is shown in the following diagram: Standard low power ...",
      "firstSentences" : "Standard low power interfaces The Arm Advanced Microcontroller Bus Architecture (AMBA) Low Power Interface (LPI) specification defines the interfaces that allow power mode information to traverse ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2438,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Maximize energy efficiency on SoC design for endpoint AI",
        "uri" : "https://developer.arm.com/documentation/102723/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102723/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102723/0100/en",
        "excerpt" : "There is no longer a single source of sleep mode indication. ... This intervention is time consuming and expensive in terms of processor runtime and resources.",
        "firstSentences" : "Overview As modern microcontrollers and SoCs become increasingly complex, designers face the challenge of maximizing energy efficiency while achieving a higher level of integration. To maximize ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Maximize energy efficiency on SoC design for endpoint AI ",
          "document_number" : "102723",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4937189",
          "sysurihash" : "XZRjY7JGTkHREqSw",
          "urihash" : "XZRjY7JGTkHREqSw",
          "sysuri" : "https://developer.arm.com/documentation/102723/0100/en",
          "systransactionid" : 988369,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638921660000,
          "topparentid" : 4937189,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1642505804000,
          "sysconcepts" : "energy efficiency ; subsystems ; low power ; higher level ; SoCs ; designers ; microcontrollers ; reusability ; Configurable Configurable Configurable Deep ; clock gated ; peripherals ; Running Running",
          "navigationhierarchies" : [ "5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760" ],
          "concepts" : "energy efficiency ; subsystems ; low power ; higher level ; SoCs ; designers ; microcontrollers ; reusability ; Configurable Configurable Configurable Deep ; clock gated ; peripherals ; Running Running",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1665572031000,
          "permanentid" : "bae9b98debb7c207f5e8138fb8a2d9c23a41312bfb2cd7e9809953142a78",
          "syslanguage" : [ "English" ],
          "itemid" : "61e6a64c2183326f21772ef9",
          "transactionid" : 988369,
          "title" : "Maximize energy efficiency on SoC design for endpoint AI ",
          "products" : [ "M-profile", "Cortex-M", "System architecture" ],
          "date" : 1665572031000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102723:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665572031109284108,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4626,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665572024014,
          "syssize" : 4626,
          "sysdate" : 1665572031000,
          "haslayout" : "1",
          "topparent" : "4937189",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4937189,
          "content_description" : "In this guide, learn about the challenges of system integration and expandability of modern SoCs targeting energy-efficient, intelligent IoT endpoints.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-M", "IP Products|Processors|Cortex-M", "Architectures|System Architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "Architectures", "Architectures|System Architecture" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665572031000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102723/0100/?lang=en",
          "modified" : 1644935418000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665572031109284108,
          "uri" : "https://developer.arm.com/documentation/102723/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Maximize energy efficiency on SoC design for endpoint AI",
        "Uri" : "https://developer.arm.com/documentation/102723/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102723/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102723/0100/en",
        "Excerpt" : "There is no longer a single source of sleep mode indication. ... This intervention is time consuming and expensive in terms of processor runtime and resources.",
        "FirstSentences" : "Overview As modern microcontrollers and SoCs become increasingly complex, designers face the challenge of maximizing energy efficiency while achieving a higher level of integration. To maximize ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Standard low power interfaces ",
        "document_number" : "102723",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4937189",
        "sysurihash" : "JGHeyipPNyYJ5aaM",
        "urihash" : "JGHeyipPNyYJ5aaM",
        "sysuri" : "https://developer.arm.com/documentation/102723/0100/en/Standard-low-power-interfaces",
        "systransactionid" : 988369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638921660000,
        "topparentid" : 4937189,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642505804000,
        "sysconcepts" : "power modes ; design elements ; Quiescent state ; integration ; constraints ; diagram ; hardware accelerator ; using PACTIVE",
        "navigationhierarchies" : [ "5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760" ],
        "attachmentparentid" : 4937189,
        "parentitem" : "61e6a64c2183326f21772ef9",
        "concepts" : "power modes ; design elements ; Quiescent state ; integration ; constraints ; diagram ; hardware accelerator ; using PACTIVE",
        "documenttype" : "html",
        "isattachment" : "4937189",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1665572031000,
        "permanentid" : "991404724ea560123ae9b1868700a51e083d36990cd2dbd6eee608c1a39a",
        "syslanguage" : [ "English" ],
        "itemid" : "61e6a64d2183326f21772efd",
        "transactionid" : 988369,
        "title" : "Standard low power interfaces ",
        "products" : [ "M-profile", "Cortex-M", "System architecture" ],
        "date" : 1665572030000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102723:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572030997133838,
        "sysisattachment" : "4937189",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4937189,
        "size" : 2279,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102723/0100/Standard-low-power-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572023999,
        "syssize" : 2279,
        "sysdate" : 1665572030000,
        "haslayout" : "1",
        "topparent" : "4937189",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937189,
        "content_description" : "In this guide, learn about the challenges of system integration and expandability of modern SoCs targeting energy-efficient, intelligent IoT endpoints.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-M", "IP Products|Processors|Cortex-M", "Architectures|System Architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "Architectures", "Architectures|System Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572031000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102723/0100/Standard-low-power-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102723/0100/Standard-low-power-interfaces?lang=en",
        "modified" : 1644935418000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572030997133838,
        "uri" : "https://developer.arm.com/documentation/102723/0100/en/Standard-low-power-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Standard low power interfaces",
      "Uri" : "https://developer.arm.com/documentation/102723/0100/en/Standard-low-power-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/102723/0100/en/Standard-low-power-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/102723/0100/Standard-low-power-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102723/0100/en/Standard-low-power-interfaces",
      "Excerpt" : "The interface is shown in the following diagram: For complex cases where there are more than two power modes ... The LPI integration layer is shown in the following diagram: Standard low power ...",
      "FirstSentences" : "Standard low power interfaces The Arm Advanced Microcontroller Bus Architecture (AMBA) Low Power Interface (LPI) specification defines the interfaces that allow power mode information to traverse ..."
    } ],
    "totalNumberOfChildResults" : 13,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Maximize energy efficiency on SoC design for endpoint AI ",
      "document_number" : "102723",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "4937189",
      "sysurihash" : "XZRjY7JGTkHREqSw",
      "urihash" : "XZRjY7JGTkHREqSw",
      "sysuri" : "https://developer.arm.com/documentation/102723/0100/en",
      "systransactionid" : 988369,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1638921660000,
      "topparentid" : 4937189,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1642505804000,
      "sysconcepts" : "energy efficiency ; subsystems ; low power ; higher level ; SoCs ; designers ; microcontrollers ; reusability ; Configurable Configurable Configurable Deep ; clock gated ; peripherals ; Running Running",
      "navigationhierarchies" : [ "5eec6e66e24a5e02d07b2591", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760" ],
      "concepts" : "energy efficiency ; subsystems ; low power ; higher level ; SoCs ; designers ; microcontrollers ; reusability ; Configurable Configurable Configurable Deep ; clock gated ; peripherals ; Running Running",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1665572031000,
      "permanentid" : "bae9b98debb7c207f5e8138fb8a2d9c23a41312bfb2cd7e9809953142a78",
      "syslanguage" : [ "English" ],
      "itemid" : "61e6a64c2183326f21772ef9",
      "transactionid" : 988369,
      "title" : "Maximize energy efficiency on SoC design for endpoint AI ",
      "products" : [ "M-profile", "Cortex-M", "System architecture" ],
      "date" : 1665572031000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102723:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1665572031109284108,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 4626,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665572024014,
      "syssize" : 4626,
      "sysdate" : 1665572031000,
      "haslayout" : "1",
      "topparent" : "4937189",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4937189,
      "content_description" : "In this guide, learn about the challenges of system integration and expandability of modern SoCs targeting energy-efficient, intelligent IoT endpoints.",
      "wordcount" : 291,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-M", "IP Products|Processors|Cortex-M", "Architectures|System Architecture" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "Architectures", "Architectures|System Architecture" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665572031000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102723/0100/?lang=en",
      "modified" : 1644935418000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665572031109284108,
      "uri" : "https://developer.arm.com/documentation/102723/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Maximize energy efficiency on SoC design for endpoint AI",
    "Uri" : "https://developer.arm.com/documentation/102723/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102723/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/102723/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102723/0100/en",
    "Excerpt" : "There is no longer a single source of sleep mode indication. ... This intervention is time consuming and expensive in terms of processor runtime and resources.",
    "FirstSentences" : "Overview As modern microcontrollers and SoCs become increasingly complex, designers face the challenge of maximizing energy efficiency while achieving a higher level of integration. To maximize ..."
  }, {
    "title" : "Adaptive Scalable Texture Compression",
    "uri" : "https://developer.arm.com/documentation/102162/0200/en/pdf/adaptive_scalable_texture_compression_102162_0200_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102162/0200/en/pdf/adaptive_scalable_texture_compression_102162_0200_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/63468b224c59b30b51773412",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102162/0200/en/pdf/adaptive_scalable_texture_compression_102162_0200_00_en.pdf",
    "excerpt" : "Adaptive Scalable Texture Compression ... Version 2.0 ... English version of the Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "firstSentences" : "Adaptive Scalable Texture Compression Version 2.0 Non-Conﬁdential Copyright © 2020 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 102162_0200_00_en Adaptive Scalable Texture Compression",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2438,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Adaptive Scalable Texture Compression",
      "uri" : "https://developer.arm.com/documentation/102162/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/102162/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102162/0200/en",
      "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Adaptive Scalable Texture Compression Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 July 2020 Non-Confidential First release 0200-00 20 August 2020 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Adaptive Scalable Texture Compression ",
        "document_number" : "102162",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "5366345",
        "sysurihash" : "CKhg4UrtLKAOfu1b",
        "urihash" : "CKhg4UrtLKAOfu1b",
        "sysuri" : "https://developer.arm.com/documentation/102162/0200/en",
        "systransactionid" : 988333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597881600000,
        "topparentid" : 5366345,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665567517000,
        "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec751be24a5e02d07b27aa|5eec751be24a5e02d07b27ab", "5fa5809d8e527a03a85ed1f7|5fa580ad8e527a03a85ed1f8|5eec751be24a5e02d07b27ab" ],
        "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1665567576000,
        "permanentid" : "87405b3068733848206813102de0ef78384045613d3a79e1d61eaa47ae3a",
        "syslanguage" : [ "English" ],
        "itemid" : "63468b1d4c59b30b517733dc",
        "transactionid" : 988333,
        "title" : "Adaptive Scalable Texture Compression ",
        "products" : [ "Adaptive Scalable Texture Compression" ],
        "date" : 1665567576000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102162:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665567576415508239,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4420,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665567565009,
        "syssize" : 4420,
        "sysdate" : 1665567576000,
        "haslayout" : "1",
        "topparent" : "5366345",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5366345,
        "content_description" : "This guide provides information about how you can use ASTC effectively to optimize the performance of your apps.",
        "wordcount" : 300,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Media Architectures|Adaptive Scalable Texture Compression", "Visual|Compression|Adaptive Scalable Texture Compression" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Media Architectures", "Architectures|Media Architectures|Adaptive Scalable Texture Compression" ],
        "document_revision" : "0200-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665567576000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102162/0200/?lang=en",
        "modified" : 1665567517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665567576415508239,
        "uri" : "https://developer.arm.com/documentation/102162/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Adaptive Scalable Texture Compression",
      "Uri" : "https://developer.arm.com/documentation/102162/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102162/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102162/0200/en",
      "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Adaptive Scalable Texture Compression Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 July 2020 Non-Confidential First release 0200-00 20 August 2020 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "Adaptive Scalable Texture Compression",
      "uri" : "https://developer.arm.com/documentation/102162/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/102162/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102162/0200/en",
      "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Adaptive Scalable Texture Compression Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 July 2020 Non-Confidential First release 0200-00 20 August 2020 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2438,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Adaptive Scalable Texture Compression ",
        "document_number" : "102162",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "5366345",
        "sysurihash" : "CKhg4UrtLKAOfu1b",
        "urihash" : "CKhg4UrtLKAOfu1b",
        "sysuri" : "https://developer.arm.com/documentation/102162/0200/en",
        "systransactionid" : 988333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597881600000,
        "topparentid" : 5366345,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665567517000,
        "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec751be24a5e02d07b27aa|5eec751be24a5e02d07b27ab", "5fa5809d8e527a03a85ed1f7|5fa580ad8e527a03a85ed1f8|5eec751be24a5e02d07b27ab" ],
        "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1665567576000,
        "permanentid" : "87405b3068733848206813102de0ef78384045613d3a79e1d61eaa47ae3a",
        "syslanguage" : [ "English" ],
        "itemid" : "63468b1d4c59b30b517733dc",
        "transactionid" : 988333,
        "title" : "Adaptive Scalable Texture Compression ",
        "products" : [ "Adaptive Scalable Texture Compression" ],
        "date" : 1665567576000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102162:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665567576415508239,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4420,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665567565009,
        "syssize" : 4420,
        "sysdate" : 1665567576000,
        "haslayout" : "1",
        "topparent" : "5366345",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5366345,
        "content_description" : "This guide provides information about how you can use ASTC effectively to optimize the performance of your apps.",
        "wordcount" : 300,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Media Architectures|Adaptive Scalable Texture Compression", "Visual|Compression|Adaptive Scalable Texture Compression" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Media Architectures", "Architectures|Media Architectures|Adaptive Scalable Texture Compression" ],
        "document_revision" : "0200-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665567576000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102162/0200/?lang=en",
        "modified" : 1665567517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665567576415508239,
        "uri" : "https://developer.arm.com/documentation/102162/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Adaptive Scalable Texture Compression",
      "Uri" : "https://developer.arm.com/documentation/102162/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102162/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102162/0200/en",
      "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Adaptive Scalable Texture Compression Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 July 2020 Non-Confidential First release 0200-00 20 August 2020 Non-Confidential ..."
    }, {
      "title" : "The ASTC algorithm",
      "uri" : "https://developer.arm.com/documentation/102162/0200/en/The-ASTC-algorithm",
      "printableUri" : "https://developer.arm.com/documentation/102162/0200/en/The-ASTC-algorithm",
      "clickUri" : "https://developer.arm.com/documentation/102162/0200/The-ASTC-algorithm?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102162/0200/en/The-ASTC-algorithm",
      "excerpt" : "This means that we do not need to store any padding after the end of the bit sequence, because we can ... The following table shows the different block sizes result and the corresponding bits ...",
      "firstSentences" : "The ASTC algorithm This section of the guide explains how the ASTC algorithm works. We start with a high-level overview of the block compression algorithm and color encoding process, then we ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2438,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Adaptive Scalable Texture Compression",
        "uri" : "https://developer.arm.com/documentation/102162/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102162/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102162/0200/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Adaptive Scalable Texture Compression Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 July 2020 Non-Confidential First release 0200-00 20 August 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Adaptive Scalable Texture Compression ",
          "document_number" : "102162",
          "document_version" : "0200",
          "content_type" : "Guide",
          "systopparent" : "5366345",
          "sysurihash" : "CKhg4UrtLKAOfu1b",
          "urihash" : "CKhg4UrtLKAOfu1b",
          "sysuri" : "https://developer.arm.com/documentation/102162/0200/en",
          "systransactionid" : 988333,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1597881600000,
          "topparentid" : 5366345,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665567517000,
          "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec751be24a5e02d07b27aa|5eec751be24a5e02d07b27ab", "5fa5809d8e527a03a85ed1f7|5fa580ad8e527a03a85ed1f8|5eec751be24a5e02d07b27ab" ],
          "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1665567576000,
          "permanentid" : "87405b3068733848206813102de0ef78384045613d3a79e1d61eaa47ae3a",
          "syslanguage" : [ "English" ],
          "itemid" : "63468b1d4c59b30b517733dc",
          "transactionid" : 988333,
          "title" : "Adaptive Scalable Texture Compression ",
          "products" : [ "Adaptive Scalable Texture Compression" ],
          "date" : 1665567576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102162:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665567576415508239,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4420,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665567565009,
          "syssize" : 4420,
          "sysdate" : 1665567576000,
          "haslayout" : "1",
          "topparent" : "5366345",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5366345,
          "content_description" : "This guide provides information about how you can use ASTC effectively to optimize the performance of your apps.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Media Architectures|Adaptive Scalable Texture Compression", "Visual|Compression|Adaptive Scalable Texture Compression" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Media Architectures", "Architectures|Media Architectures|Adaptive Scalable Texture Compression" ],
          "document_revision" : "0200-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665567576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102162/0200/?lang=en",
          "modified" : 1665567517000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665567576415508239,
          "uri" : "https://developer.arm.com/documentation/102162/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Adaptive Scalable Texture Compression",
        "Uri" : "https://developer.arm.com/documentation/102162/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102162/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102162/0200/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Adaptive Scalable Texture Compression Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 July 2020 Non-Confidential First release 0200-00 20 August 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "The ASTC algorithm ",
        "document_number" : "102162",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "5366345",
        "sysurihash" : "I6HuðpCa5iIX7LqB",
        "urihash" : "I6HuðpCa5iIX7LqB",
        "sysuri" : "https://developer.arm.com/documentation/102162/0200/en/The-ASTC-algorithm",
        "systransactionid" : 988333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597881600000,
        "topparentid" : 5366345,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665567517000,
        "sysconcepts" : "ASTC ; compressing ; encoding ; decompression ; textures ; texels ; real-time ; per-block basis ; alphabets ; partitions ; image quality ; quantization ; sequences ; Bounded Integer",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec751be24a5e02d07b27aa|5eec751be24a5e02d07b27ab", "5fa5809d8e527a03a85ed1f7|5fa580ad8e527a03a85ed1f8|5eec751be24a5e02d07b27ab" ],
        "attachmentparentid" : 5366345,
        "parentitem" : "63468b1d4c59b30b517733dc",
        "concepts" : "ASTC ; compressing ; encoding ; decompression ; textures ; texels ; real-time ; per-block basis ; alphabets ; partitions ; image quality ; quantization ; sequences ; Bounded Integer",
        "documenttype" : "html",
        "isattachment" : "5366345",
        "sysindexeddate" : 1665567576000,
        "permanentid" : "d7a50cd5cf72f02789305e5e6797b2738be1d8e00fbfe2778beeb0a9f604",
        "syslanguage" : [ "English" ],
        "itemid" : "63468b214c59b30b517733e2",
        "transactionid" : 988333,
        "title" : "The ASTC algorithm ",
        "products" : [ "Adaptive Scalable Texture Compression" ],
        "date" : 1665567576000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102162:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665567576354339481,
        "sysisattachment" : "5366345",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5366345,
        "size" : 11701,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102162/0200/The-ASTC-algorithm?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665567564978,
        "syssize" : 11701,
        "sysdate" : 1665567576000,
        "haslayout" : "1",
        "topparent" : "5366345",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5366345,
        "content_description" : "This guide provides information about how you can use ASTC effectively to optimize the performance of your apps.",
        "wordcount" : 546,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Media Architectures|Adaptive Scalable Texture Compression", "Visual|Compression|Adaptive Scalable Texture Compression" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Media Architectures", "Architectures|Media Architectures|Adaptive Scalable Texture Compression" ],
        "document_revision" : "0200-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665567576000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102162/0200/The-ASTC-algorithm?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102162/0200/The-ASTC-algorithm?lang=en",
        "modified" : 1665567517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665567576354339481,
        "uri" : "https://developer.arm.com/documentation/102162/0200/en/The-ASTC-algorithm",
        "syscollection" : "default"
      },
      "Title" : "The ASTC algorithm",
      "Uri" : "https://developer.arm.com/documentation/102162/0200/en/The-ASTC-algorithm",
      "PrintableUri" : "https://developer.arm.com/documentation/102162/0200/en/The-ASTC-algorithm",
      "ClickUri" : "https://developer.arm.com/documentation/102162/0200/The-ASTC-algorithm?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102162/0200/en/The-ASTC-algorithm",
      "Excerpt" : "This means that we do not need to store any padding after the end of the bit sequence, because we can ... The following table shows the different block sizes result and the corresponding bits ...",
      "FirstSentences" : "The ASTC algorithm This section of the guide explains how the ASTC algorithm works. We start with a high-level overview of the block compression algorithm and color encoding process, then we ..."
    }, {
      "title" : "Unity and ASTC",
      "uri" : "https://developer.arm.com/documentation/102162/0200/en/Unity-and-ASTC",
      "printableUri" : "https://developer.arm.com/documentation/102162/0200/en/Unity-and-ASTC",
      "clickUri" : "https://developer.arm.com/documentation/102162/0200/Unity-and-ASTC?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102162/0200/en/Unity-and-ASTC",
      "excerpt" : "This does not have a huge impact on loading time because Unity uses robust decoders. ... Build the APK. Unity and ASTC c6f80baAdaptive Scalable Texture Compression",
      "firstSentences" : "Unity and ASTC Unity lets you enable ASTC on Android, iOS, tvOS, and WebGL if the hardware supports it. On Android, both HDR and LDR profiles are available. Build settings Each platform has ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2438,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Adaptive Scalable Texture Compression",
        "uri" : "https://developer.arm.com/documentation/102162/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/102162/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102162/0200/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Adaptive Scalable Texture Compression Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 July 2020 Non-Confidential First release 0200-00 20 August 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Adaptive Scalable Texture Compression ",
          "document_number" : "102162",
          "document_version" : "0200",
          "content_type" : "Guide",
          "systopparent" : "5366345",
          "sysurihash" : "CKhg4UrtLKAOfu1b",
          "urihash" : "CKhg4UrtLKAOfu1b",
          "sysuri" : "https://developer.arm.com/documentation/102162/0200/en",
          "systransactionid" : 988333,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1597881600000,
          "topparentid" : 5366345,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665567517000,
          "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec751be24a5e02d07b27aa|5eec751be24a5e02d07b27ab", "5fa5809d8e527a03a85ed1f7|5fa580ad8e527a03a85ed1f8|5eec751be24a5e02d07b27ab" ],
          "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1665567576000,
          "permanentid" : "87405b3068733848206813102de0ef78384045613d3a79e1d61eaa47ae3a",
          "syslanguage" : [ "English" ],
          "itemid" : "63468b1d4c59b30b517733dc",
          "transactionid" : 988333,
          "title" : "Adaptive Scalable Texture Compression ",
          "products" : [ "Adaptive Scalable Texture Compression" ],
          "date" : 1665567576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102162:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665567576415508239,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4420,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665567565009,
          "syssize" : 4420,
          "sysdate" : 1665567576000,
          "haslayout" : "1",
          "topparent" : "5366345",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5366345,
          "content_description" : "This guide provides information about how you can use ASTC effectively to optimize the performance of your apps.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Media Architectures|Adaptive Scalable Texture Compression", "Visual|Compression|Adaptive Scalable Texture Compression" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Media Architectures", "Architectures|Media Architectures|Adaptive Scalable Texture Compression" ],
          "document_revision" : "0200-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665567576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102162/0200/?lang=en",
          "modified" : 1665567517000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665567576415508239,
          "uri" : "https://developer.arm.com/documentation/102162/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Adaptive Scalable Texture Compression",
        "Uri" : "https://developer.arm.com/documentation/102162/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102162/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/102162/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102162/0200/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Adaptive Scalable Texture Compression Version 2.0 Release information Issue Date Confidentiality Change 0100-00 1 July 2020 Non-Confidential First release 0200-00 20 August 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Unity and ASTC ",
        "document_number" : "102162",
        "document_version" : "0200",
        "content_type" : "Guide",
        "systopparent" : "5366345",
        "sysurihash" : "DDjgBILU7sotgUfz",
        "urihash" : "DDjgBILU7sotgUfz",
        "sysuri" : "https://developer.arm.com/documentation/102162/0200/en/Unity-and-ASTC",
        "systransactionid" : 988332,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597881600000,
        "topparentid" : 5366345,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665567517000,
        "sysconcepts" : "compression formats ; Build settings ; ASTC ; platforms ; Android ; Unity ; hardware ; u2019t ; screenshot ; cache efficiency ; memory footprint ; robust decoders ; channel information ; workflows ; compressor",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec751be24a5e02d07b27aa|5eec751be24a5e02d07b27ab", "5fa5809d8e527a03a85ed1f7|5fa580ad8e527a03a85ed1f8|5eec751be24a5e02d07b27ab" ],
        "attachmentparentid" : 5366345,
        "parentitem" : "63468b1d4c59b30b517733dc",
        "concepts" : "compression formats ; Build settings ; ASTC ; platforms ; Android ; Unity ; hardware ; u2019t ; screenshot ; cache efficiency ; memory footprint ; robust decoders ; channel information ; workflows ; compressor",
        "documenttype" : "html",
        "isattachment" : "5366345",
        "sysindexeddate" : 1665567576000,
        "permanentid" : "0f21f52383c0f7b586add700383d4ab57518450c5434626e207090cc07c4",
        "syslanguage" : [ "English" ],
        "itemid" : "63468b224c59b30b517733e7",
        "transactionid" : 988332,
        "title" : "Unity and ASTC ",
        "products" : [ "Adaptive Scalable Texture Compression" ],
        "date" : 1665567576000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102162:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665567576309676414,
        "sysisattachment" : "5366345",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5366345,
        "size" : 2804,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102162/0200/Unity-and-ASTC?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665567564978,
        "syssize" : 2804,
        "sysdate" : 1665567576000,
        "haslayout" : "1",
        "topparent" : "5366345",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5366345,
        "content_description" : "This guide provides information about how you can use ASTC effectively to optimize the performance of your apps.",
        "wordcount" : 175,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Media Architectures|Adaptive Scalable Texture Compression", "Visual|Compression|Adaptive Scalable Texture Compression" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Media Architectures", "Architectures|Media Architectures|Adaptive Scalable Texture Compression" ],
        "document_revision" : "0200-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665567576000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102162/0200/Unity-and-ASTC?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102162/0200/Unity-and-ASTC?lang=en",
        "modified" : 1665567517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665567576309676414,
        "uri" : "https://developer.arm.com/documentation/102162/0200/en/Unity-and-ASTC",
        "syscollection" : "default"
      },
      "Title" : "Unity and ASTC",
      "Uri" : "https://developer.arm.com/documentation/102162/0200/en/Unity-and-ASTC",
      "PrintableUri" : "https://developer.arm.com/documentation/102162/0200/en/Unity-and-ASTC",
      "ClickUri" : "https://developer.arm.com/documentation/102162/0200/Unity-and-ASTC?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102162/0200/en/Unity-and-ASTC",
      "Excerpt" : "This does not have a huge impact on loading time because Unity uses robust decoders. ... Build the APK. Unity and ASTC c6f80baAdaptive Scalable Texture Compression",
      "FirstSentences" : "Unity and ASTC Unity lets you enable ASTC on Android, iOS, tvOS, and WebGL if the hardware supports it. On Android, both HDR and LDR profiles are available. Build settings Each platform has ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Adaptive Scalable Texture Compression ",
      "document_number" : "102162",
      "document_version" : "0200",
      "content_type" : "Guide",
      "systopparent" : "5366345",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "EvLb8FCYfH7JnKi9",
      "urihash" : "EvLb8FCYfH7JnKi9",
      "sysuri" : "https://developer.arm.com/documentation/102162/0200/en/pdf/adaptive_scalable_texture_compression_102162_0200_00_en.pdf",
      "keywords" : "c6f80ba, Adaptive Scalable Texture Compression",
      "systransactionid" : 988333,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1597881600000,
      "topparentid" : 5366345,
      "numberofpages" : 42,
      "sysconcepts" : "astc ; decompression ; compressor ; image quality ; texels ; platforms ; partitions ; formats ; texturing ; texture compression ; memory bandwidth ; arm ; algorithms ; OpenGL ; practices ; gradients",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec751be24a5e02d07b27aa|5eec751be24a5e02d07b27ab", "5fa5809d8e527a03a85ed1f7|5fa580ad8e527a03a85ed1f8|5eec751be24a5e02d07b27ab" ],
      "attachmentparentid" : 5366345,
      "parentitem" : "63468b1d4c59b30b517733dc",
      "concepts" : "astc ; decompression ; compressor ; image quality ; texels ; platforms ; partitions ; formats ; texturing ; texture compression ; memory bandwidth ; arm ; algorithms ; OpenGL ; practices ; gradients",
      "documenttype" : "pdf",
      "isattachment" : "5366345",
      "sysindexeddate" : 1665567577000,
      "permanentid" : "382cb9a89d4df2ed9e5640526dc2ea7c21f892bbf35b6be3838780044794",
      "syslanguage" : [ "English" ],
      "itemid" : "63468b224c59b30b51773412",
      "transactionid" : 988333,
      "title" : "Adaptive Scalable Texture Compression ",
      "subject" : "This guide provides information about how you can use ASTC effectively to optimize the performance of your apps.",
      "date" : 1665567577000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102162:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1665567577638981012,
      "sysisattachment" : "5366345",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5366345,
      "size" : 2751505,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/63468b224c59b30b51773412",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665567567335,
      "syssubject" : "This guide provides information about how you can use ASTC effectively to optimize the performance of your apps.",
      "syssize" : 2751505,
      "sysdate" : 1665567577000,
      "topparent" : "5366345",
      "author" : "Arm Ltd.",
      "label_version" : "2.0",
      "systopparentid" : 5366345,
      "content_description" : "This guide provides information about how you can use ASTC effectively to optimize the performance of your apps.",
      "wordcount" : 1416,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Media Architectures|Adaptive Scalable Texture Compression", "Visual|Compression|Adaptive Scalable Texture Compression" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Media Architectures", "Architectures|Media Architectures|Adaptive Scalable Texture Compression" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665567577000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/63468b224c59b30b51773412",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665567577638981012,
      "uri" : "https://developer.arm.com/documentation/102162/0200/en/pdf/adaptive_scalable_texture_compression_102162_0200_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Adaptive Scalable Texture Compression",
    "Uri" : "https://developer.arm.com/documentation/102162/0200/en/pdf/adaptive_scalable_texture_compression_102162_0200_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102162/0200/en/pdf/adaptive_scalable_texture_compression_102162_0200_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/63468b224c59b30b51773412",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102162/0200/en/pdf/adaptive_scalable_texture_compression_102162_0200_00_en.pdf",
    "Excerpt" : "Adaptive Scalable Texture Compression ... Version 2.0 ... English version of the Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "FirstSentences" : "Adaptive Scalable Texture Compression Version 2.0 Non-Conﬁdential Copyright © 2020 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 102162_0200_00_en Adaptive Scalable Texture Compression"
  }, {
    "title" : "ARM Watchdog Module (SP805) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0270/b/en/pdf/DDI0270.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0270/b/en/pdf/DDI0270.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e206788295d1e18d372ff",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en/pdf/DDI0270.pdf",
    "excerpt" : "Reference Manual ... Chapter 3 ... ARM DDI 0270B ... Preface ... About this book ... x Feedback ... xiv ... Introduction ... About the Watchdog module (SP805) ... Functional Overview ... 2.1",
    "firstSentences" : "ARM Watchdog Module (SP805) Revision: r1p0 Technical Reference Manual Copyright © 2002-2003 ARM Limited. All rights reserved. ARM DDI 0270B ii ARM Watchdog Module (SP805) Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2437,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Watchdog Module (SP805) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0270/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0270/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en",
      "excerpt" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Watchdog Module (SP805) Technical Reference Manual ",
        "document_number" : "ddi0270",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3486629",
        "sysurihash" : "r4UzHZU8RyUTd8G1",
        "urihash" : "r4UzHZU8RyUTd8G1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0270/b/en",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259931000,
        "topparentid" : 3486629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372710000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148639000,
        "permanentid" : "c257308077ee445446a6b6cd01fbbf22153deea98fe83b62fafb699d0480",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206688295d1e18d372bd",
        "transactionid" : 864255,
        "title" : "ARM Watchdog Module (SP805) Technical Reference Manual ",
        "products" : [ "AMBA" ],
        "date" : 1649148639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0270:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148639569765412,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1802,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148524798,
        "syssize" : 1802,
        "sysdate" : 1649148639000,
        "haslayout" : "1",
        "topparent" : "3486629",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3486629,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Watchdog module (SP805).",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148639000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0270/b/?lang=en",
        "modified" : 1638977746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148639569765412,
        "uri" : "https://developer.arm.com/documentation/ddi0270/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Watchdog Module (SP805) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0270/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0270/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en",
      "Excerpt" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Operation",
      "uri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0270/b/functional-overview/operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/operation",
      "excerpt" : "In a SoC, the WDOGRES signal is used to reset a system that has got into an ... When the interrupt generation is enabled again the counter reloads from the Load Register, ... Operation AMBA",
      "firstSentences" : "Operation After the initial application and release of PRESETn and WDOGRESn, the Control Register is reset and interrupt and reset generation is disabled. The Lock Register, WdogLock, is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Watchdog Module (SP805) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0270/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0270/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en",
        "excerpt" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Watchdog Module (SP805) Technical Reference Manual ",
          "document_number" : "ddi0270",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3486629",
          "sysurihash" : "r4UzHZU8RyUTd8G1",
          "urihash" : "r4UzHZU8RyUTd8G1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0270/b/en",
          "systransactionid" : 864255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259931000,
          "topparentid" : 3486629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372710000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148639000,
          "permanentid" : "c257308077ee445446a6b6cd01fbbf22153deea98fe83b62fafb699d0480",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e206688295d1e18d372bd",
          "transactionid" : 864255,
          "title" : "ARM Watchdog Module (SP805) Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649148639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0270:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148639569765412,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1802,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148524798,
          "syssize" : 1802,
          "sysdate" : 1649148639000,
          "haslayout" : "1",
          "topparent" : "3486629",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3486629,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Watchdog module (SP805).",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148639000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0270/b/?lang=en",
          "modified" : 1638977746000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148639569765412,
          "uri" : "https://developer.arm.com/documentation/ddi0270/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Watchdog Module (SP805) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0270/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0270/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en",
        "Excerpt" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Operation ",
        "document_number" : "ddi0270",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3486629",
        "sysurihash" : "jxtZM0PIK2VKTCAz",
        "urihash" : "jxtZM0PIK2VKTCAz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/operation",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259931000,
        "topparentid" : 3486629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372710000,
        "sysconcepts" : "lock register ; Watchdog module ; accesses ; INTEN ; WdogLock ; reset ; WDOGRESn ; PRESETn ; initialization ; WDOGRES signal ; decrementing ; WdogIntClr ; changed unintentionally ; timeout interval ; 0xFFFFFFFF",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3486629,
        "parentitem" : "5e8e206688295d1e18d372bd",
        "concepts" : "lock register ; Watchdog module ; accesses ; INTEN ; WdogLock ; reset ; WDOGRESn ; PRESETn ; initialization ; WDOGRES signal ; decrementing ; WdogIntClr ; changed unintentionally ; timeout interval ; 0xFFFFFFFF",
        "documenttype" : "html",
        "isattachment" : "3486629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148769000,
        "permanentid" : "7d04d3de8aac7984ba5f77f3e79792aeeac4d4aa79af052f342b93ea8da1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d372d5",
        "transactionid" : 864257,
        "title" : "Operation ",
        "products" : [ "AMBA" ],
        "date" : 1649148769000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0270:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148769612688238,
        "sysisattachment" : "3486629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3486629,
        "size" : 3037,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0270/b/functional-overview/operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148524798,
        "syssize" : 3037,
        "sysdate" : 1649148769000,
        "haslayout" : "1",
        "topparent" : "3486629",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3486629,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Watchdog module (SP805).",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148769000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0270/b/functional-overview/operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0270/b/functional-overview/operation?lang=en",
        "modified" : 1638977746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148769612688238,
        "uri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/operation",
        "syscollection" : "default"
      },
      "Title" : "Operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0270/b/functional-overview/operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/operation",
      "Excerpt" : "In a SoC, the WDOGRES signal is used to reset a system that has got into an ... When the interrupt generation is enabled again the counter reloads from the Load Register, ... Operation AMBA",
      "FirstSentences" : "Operation After the initial application and release of PRESETn and WDOGRESn, the Control Register is reset and interrupt and reset generation is disabled. The Lock Register, WdogLock, is ..."
    }, {
      "title" : "Interrupt behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/interrupt-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/interrupt-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0270/b/functional-overview/interrupt-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/interrupt-behavior",
      "excerpt" : "Interrupt behavior When the Watchdog raises an interrupt by asserting WDOGINT, the timing of this ... When the interrupt is cleared by a write to the Interrupt Clear Register, WdogIntClr, the ...",
      "firstSentences" : "Interrupt behavior When the Watchdog raises an interrupt by asserting WDOGINT, the timing of this signal is generated from a rising clock edge of WDOGCLK enabled by WDOGCLKEN. When the interrupt ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Watchdog Module (SP805) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0270/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0270/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en",
        "excerpt" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Watchdog Module (SP805) Technical Reference Manual ",
          "document_number" : "ddi0270",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3486629",
          "sysurihash" : "r4UzHZU8RyUTd8G1",
          "urihash" : "r4UzHZU8RyUTd8G1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0270/b/en",
          "systransactionid" : 864255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259931000,
          "topparentid" : 3486629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372710000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148639000,
          "permanentid" : "c257308077ee445446a6b6cd01fbbf22153deea98fe83b62fafb699d0480",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e206688295d1e18d372bd",
          "transactionid" : 864255,
          "title" : "ARM Watchdog Module (SP805) Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649148639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0270:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148639569765412,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1802,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148524798,
          "syssize" : 1802,
          "sysdate" : 1649148639000,
          "haslayout" : "1",
          "topparent" : "3486629",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3486629,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Watchdog module (SP805).",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148639000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0270/b/?lang=en",
          "modified" : 1638977746000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148639569765412,
          "uri" : "https://developer.arm.com/documentation/ddi0270/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Watchdog Module (SP805) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0270/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0270/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en",
        "Excerpt" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interrupt behavior ",
        "document_number" : "ddi0270",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3486629",
        "sysurihash" : "HSLcFIkkejBð6W7S",
        "urihash" : "HSLcFIkkejBð6W7S",
        "sysuri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/interrupt-behavior",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259931000,
        "topparentid" : 3486629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372710000,
        "sysconcepts" : "timing ; rising ; shows ; WdogIntClr ; Register ; Watchdog",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3486629,
        "parentitem" : "5e8e206688295d1e18d372bd",
        "concepts" : "timing ; rising ; shows ; WdogIntClr ; Register ; Watchdog",
        "documenttype" : "html",
        "isattachment" : "3486629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148768000,
        "permanentid" : "6587b2fb3f83627ecb0b505e02192939b0c0ce223d7cb4b72d77e7b683c7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d372d6",
        "transactionid" : 864257,
        "title" : "Interrupt behavior ",
        "products" : [ "AMBA" ],
        "date" : 1649148768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0270:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148768088481737,
        "sysisattachment" : "3486629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3486629,
        "size" : 540,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0270/b/functional-overview/interrupt-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148524798,
        "syssize" : 540,
        "sysdate" : 1649148768000,
        "haslayout" : "1",
        "topparent" : "3486629",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3486629,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Watchdog module (SP805).",
        "wordcount" : 49,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0270/b/functional-overview/interrupt-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0270/b/functional-overview/interrupt-behavior?lang=en",
        "modified" : 1638977746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148768088481737,
        "uri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/interrupt-behavior",
        "syscollection" : "default"
      },
      "Title" : "Interrupt behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/interrupt-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/interrupt-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0270/b/functional-overview/interrupt-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/interrupt-behavior",
      "Excerpt" : "Interrupt behavior When the Watchdog raises an interrupt by asserting WDOGINT, the timing of this ... When the interrupt is cleared by a write to the Interrupt Clear Register, WdogIntClr, the ...",
      "FirstSentences" : "Interrupt behavior When the Watchdog raises an interrupt by asserting WDOGINT, the timing of this signal is generated from a rising clock edge of WDOGCLK enabled by WDOGCLKEN. When the interrupt ..."
    }, {
      "title" : "Interface resets",
      "uri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/functional-description/interface-resets",
      "printableUri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/functional-description/interface-resets",
      "clickUri" : "https://developer.arm.com/documentation/ddi0270/b/functional-overview/functional-description/interface-resets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/functional-description/interface-resets",
      "excerpt" : "Interface resets The Watchdog module is reset by: the global reset signal, PRESETn a block specific ... PRESETn can be asserted asynchronously to PCLK but must be deasserted synchronously to ...",
      "firstSentences" : "Interface resets The Watchdog module is reset by: the global reset signal, PRESETn a block specific reset signal, WDOGRESn. PRESETn can be asserted asynchronously to PCLK but must be deasserted ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Watchdog Module (SP805) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0270/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0270/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en",
        "excerpt" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Watchdog Module (SP805) Technical Reference Manual ",
          "document_number" : "ddi0270",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3486629",
          "sysurihash" : "r4UzHZU8RyUTd8G1",
          "urihash" : "r4UzHZU8RyUTd8G1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0270/b/en",
          "systransactionid" : 864255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259931000,
          "topparentid" : 3486629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372710000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148639000,
          "permanentid" : "c257308077ee445446a6b6cd01fbbf22153deea98fe83b62fafb699d0480",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e206688295d1e18d372bd",
          "transactionid" : 864255,
          "title" : "ARM Watchdog Module (SP805) Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649148639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0270:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148639569765412,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1802,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148524798,
          "syssize" : 1802,
          "sysdate" : 1649148639000,
          "haslayout" : "1",
          "topparent" : "3486629",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3486629,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Watchdog module (SP805).",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148639000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0270/b/?lang=en",
          "modified" : 1638977746000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148639569765412,
          "uri" : "https://developer.arm.com/documentation/ddi0270/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Watchdog Module (SP805) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0270/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0270/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0270/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en",
        "Excerpt" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM Watchdog Module (SP805) Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interface resets ",
        "document_number" : "ddi0270",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3486629",
        "sysurihash" : "ñJA2TBGgAuWYwhDð",
        "urihash" : "ñJA2TBGgAuWYwhDð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/functional-description/interface-resets",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259931000,
        "topparentid" : 3486629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372710000,
        "sysconcepts" : "Watchdog module ; rising edge ; deasserted synchronously ; reset signal ; WDOGRESn ; PRESETn ; registers ; Programmer",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3486629,
        "parentitem" : "5e8e206688295d1e18d372bd",
        "concepts" : "Watchdog module ; rising edge ; deasserted synchronously ; reset signal ; WDOGRESn ; PRESETn ; registers ; Programmer",
        "documenttype" : "html",
        "isattachment" : "3486629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148729000,
        "permanentid" : "4a404331d938ed1b9c5c29205d887863b2eb4a7c3b5a85b06a65c8fbc999",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d372d3",
        "transactionid" : 864257,
        "title" : "Interface resets ",
        "products" : [ "AMBA" ],
        "date" : 1649148729000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0270:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148729985616500,
        "sysisattachment" : "3486629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3486629,
        "size" : 774,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0270/b/functional-overview/functional-description/interface-resets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148524798,
        "syssize" : 774,
        "sysdate" : 1649148729000,
        "haslayout" : "1",
        "topparent" : "3486629",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3486629,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Watchdog module (SP805).",
        "wordcount" : 49,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148729000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0270/b/functional-overview/functional-description/interface-resets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0270/b/functional-overview/functional-description/interface-resets?lang=en",
        "modified" : 1638977746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148729985616500,
        "uri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/functional-description/interface-resets",
        "syscollection" : "default"
      },
      "Title" : "Interface resets",
      "Uri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/functional-description/interface-resets",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/functional-description/interface-resets",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0270/b/functional-overview/functional-description/interface-resets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en/functional-overview/functional-description/interface-resets",
      "Excerpt" : "Interface resets The Watchdog module is reset by: the global reset signal, PRESETn a block specific ... PRESETn can be asserted asynchronously to PCLK but must be deasserted synchronously to ...",
      "FirstSentences" : "Interface resets The Watchdog module is reset by: the global reset signal, PRESETn a block specific reset signal, WDOGRESn. PRESETn can be asserted asynchronously to PCLK but must be deasserted ..."
    } ],
    "totalNumberOfChildResults" : 45,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Watchdog Module (SP805) Technical Reference Manual ",
      "document_number" : "ddi0270",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3486629",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "POjn9YhmL83Prtlb",
      "urihash" : "POjn9YhmL83Prtlb",
      "sysuri" : "https://developer.arm.com/documentation/ddi0270/b/en/pdf/DDI0270.pdf",
      "systransactionid" : 864257,
      "copyright" : "Copyright © 2002-2003 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1158259931000,
      "topparentid" : 3486629,
      "numberofpages" : 52,
      "sysconcepts" : "Watchdog module ; registers ; conventions ; ARM Limited ; reset ; ARM ; timeout interval ; documentation ; reset signal ; active low ; amount of memory ; initialization ; accesses ; rising edges ; WDOGRES signal ; decrementing",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 3486629,
      "parentitem" : "5e8e206688295d1e18d372bd",
      "concepts" : "Watchdog module ; registers ; conventions ; ARM Limited ; reset ; ARM ; timeout interval ; documentation ; reset signal ; active low ; amount of memory ; initialization ; accesses ; rising edges ; WDOGRES signal ; decrementing",
      "documenttype" : "pdf",
      "isattachment" : "3486629",
      "sysindexeddate" : 1649148772000,
      "permanentid" : "9225325324f66bb5fe28493fbc65a567a8faeef677ebd726035517591b29",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e206788295d1e18d372ff",
      "transactionid" : 864257,
      "title" : "ARM Watchdog Module (SP805) Technical Reference Manual ",
      "date" : 1649148772000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0270:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148772499252969,
      "sysisattachment" : "3486629",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3486629,
      "size" : 331924,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e206788295d1e18d372ff",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148526320,
      "syssize" : 331924,
      "sysdate" : 1649148772000,
      "topparent" : "3486629",
      "author" : "ARM Limited",
      "label_version" : "r1p0",
      "systopparentid" : 3486629,
      "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Watchdog module (SP805).",
      "wordcount" : 879,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148772000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e206788295d1e18d372ff",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148772499252969,
      "uri" : "https://developer.arm.com/documentation/ddi0270/b/en/pdf/DDI0270.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Watchdog Module (SP805) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0270/b/en/pdf/DDI0270.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0270/b/en/pdf/DDI0270.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e206788295d1e18d372ff",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0270/b/en/pdf/DDI0270.pdf",
    "Excerpt" : "Reference Manual ... Chapter 3 ... ARM DDI 0270B ... Preface ... About this book ... x Feedback ... xiv ... Introduction ... About the Watchdog module (SP805) ... Functional Overview ... 2.1",
    "FirstSentences" : "ARM Watchdog Module (SP805) Revision: r1p0 Technical Reference Manual Copyright © 2002-2003 ARM Limited. All rights reserved. ARM DDI 0270B ii ARM Watchdog Module (SP805) Technical Reference Manual"
  }, {
    "title" : "Interrupt controller memory map",
    "uri" : "https://developer.arm.com/documentation/ddi0138/d/en/apb-modules/interrupt-controller/interrupt-controller-memory-map",
    "printableUri" : "https://developer.arm.com/documentation/ddi0138/d/en/apb-modules/interrupt-controller/interrupt-controller-memory-map",
    "clickUri" : "https://developer.arm.com/documentation/ddi0138/d/apb-modules/interrupt-controller/interrupt-controller-memory-map?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0138/d/en/apb-modules/interrupt-controller/interrupt-controller-memory-map",
    "excerpt" : "Interrupt controller memory map The base address of the interrupt controller is not fixed ... However, the offset of any particular register from the base address is fixed. ... memory map AMBA",
    "firstSentences" : "Interrupt controller memory map The base address of the interrupt controller is not fixed and may be different for any particular system implementation. However, the offset of any particular ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2437,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ASB Example AMBA SYstem Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0138/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0138/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0138/d/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... ASB Example AMBA SYstem Technical Reference Manual AMBA",
      "firstSentences" : "ASB Example AMBA SYstem Technical Reference Manual Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ASB Example AMBA SYstem Technical Reference Manual ",
        "document_number" : "ddi0138",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4878695",
        "sysurihash" : "xBucsFRzXiZzsKUn",
        "urihash" : "xBucsFRzXiZzsKUn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0138/d/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206797040000,
        "topparentid" : 4878695,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373563000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083349000,
        "permanentid" : "1c95f5aedb7316220807fa919f41d330f388d9f565fb4f70e3ea2c9a25f2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bbfd977155116a50dc",
        "transactionid" : 863734,
        "title" : "ASB Example AMBA SYstem Technical Reference Manual ",
        "products" : [ "AMBA" ],
        "date" : 1649083349000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0138:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083349182422622,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1925,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083067132,
        "syssize" : 1925,
        "sysdate" : 1649083349000,
        "haslayout" : "1",
        "topparent" : "4878695",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4878695,
        "content_description" : "This document is a comprehensive manual for the behavioral HDL model of the ASB Example AMBA SYstem (EASY) It gives detailed information about the function of the whole system, each module in the system, and describes how to design a new system module.",
        "wordcount" : 149,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083349000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0138/d/?lang=en",
        "modified" : 1638971875000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083349182422622,
        "uri" : "https://developer.arm.com/documentation/ddi0138/d/en",
        "syscollection" : "default"
      },
      "Title" : "ASB Example AMBA SYstem Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0138/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0138/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0138/d/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... ASB Example AMBA SYstem Technical Reference Manual AMBA",
      "FirstSentences" : "ASB Example AMBA SYstem Technical Reference Manual Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "ASB Example AMBA SYstem Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0138/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0138/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0138/d/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... ASB Example AMBA SYstem Technical Reference Manual AMBA",
      "firstSentences" : "ASB Example AMBA SYstem Technical Reference Manual Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ASB Example AMBA SYstem Technical Reference Manual ",
        "document_number" : "ddi0138",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4878695",
        "sysurihash" : "xBucsFRzXiZzsKUn",
        "urihash" : "xBucsFRzXiZzsKUn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0138/d/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206797040000,
        "topparentid" : 4878695,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373563000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083349000,
        "permanentid" : "1c95f5aedb7316220807fa919f41d330f388d9f565fb4f70e3ea2c9a25f2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bbfd977155116a50dc",
        "transactionid" : 863734,
        "title" : "ASB Example AMBA SYstem Technical Reference Manual ",
        "products" : [ "AMBA" ],
        "date" : 1649083349000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0138:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083349182422622,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1925,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083067132,
        "syssize" : 1925,
        "sysdate" : 1649083349000,
        "haslayout" : "1",
        "topparent" : "4878695",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4878695,
        "content_description" : "This document is a comprehensive manual for the behavioral HDL model of the ASB Example AMBA SYstem (EASY) It gives detailed information about the function of the whole system, each module in the system, and describes how to design a new system module.",
        "wordcount" : 149,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083349000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0138/d/?lang=en",
        "modified" : 1638971875000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083349182422622,
        "uri" : "https://developer.arm.com/documentation/ddi0138/d/en",
        "syscollection" : "default"
      },
      "Title" : "ASB Example AMBA SYstem Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0138/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0138/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0138/d/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... ASB Example AMBA SYstem Technical Reference Manual AMBA",
      "FirstSentences" : "ASB Example AMBA SYstem Technical Reference Manual Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Peripheral memory map",
      "uri" : "https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/apb-bridge/peripheral-memory-map",
      "printableUri" : "https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/apb-bridge/peripheral-memory-map",
      "clickUri" : "https://developer.arm.com/documentation/ddi0138/d/asb-modules/apb-bridge/peripheral-memory-map?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/apb-bridge/peripheral-memory-map",
      "excerpt" : "Peripheral memory map The bridge controls the memory map for the peripherals, and ... The default system memory map is shown in Figure 3.5. ... Peripheral memory map Peripheral memory map AMBA",
      "firstSentences" : "Peripheral memory map The bridge controls the memory map for the peripherals, and generates a select signal for each peripheral. The default system memory map is shown in Figure 3.5. Figure 3.5.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ASB Example AMBA SYstem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0138/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0138/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0138/d/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... ASB Example AMBA SYstem Technical Reference Manual AMBA",
        "firstSentences" : "ASB Example AMBA SYstem Technical Reference Manual Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ASB Example AMBA SYstem Technical Reference Manual ",
          "document_number" : "ddi0138",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4878695",
          "sysurihash" : "xBucsFRzXiZzsKUn",
          "urihash" : "xBucsFRzXiZzsKUn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0138/d/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206797040000,
          "topparentid" : 4878695,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373563000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083349000,
          "permanentid" : "1c95f5aedb7316220807fa919f41d330f388d9f565fb4f70e3ea2c9a25f2",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e23bbfd977155116a50dc",
          "transactionid" : 863734,
          "title" : "ASB Example AMBA SYstem Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649083349000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0138:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083349182422622,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1925,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083067132,
          "syssize" : 1925,
          "sysdate" : 1649083349000,
          "haslayout" : "1",
          "topparent" : "4878695",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4878695,
          "content_description" : "This document is a comprehensive manual for the behavioral HDL model of the ASB Example AMBA SYstem (EASY) It gives detailed information about the function of the whole system, each module in the system, and describes how to design a new system module.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0138/d/?lang=en",
          "modified" : 1638971875000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083349182422622,
          "uri" : "https://developer.arm.com/documentation/ddi0138/d/en",
          "syscollection" : "default"
        },
        "Title" : "ASB Example AMBA SYstem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0138/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0138/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0138/d/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... ASB Example AMBA SYstem Technical Reference Manual AMBA",
        "FirstSentences" : "ASB Example AMBA SYstem Technical Reference Manual Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Peripheral memory map ",
        "document_number" : "ddi0138",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4878695",
        "sysurihash" : "hoaLðb6zdvUIBBkb",
        "urihash" : "hoaLðb6zdvUIBBkb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/apb-bridge/peripheral-memory-map",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1206797040000,
        "topparentid" : 4878695,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373563000,
        "sysconcepts" : "memory ; peripherals ; select ; bridge",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4878695,
        "parentitem" : "5e8e23bbfd977155116a50dc",
        "concepts" : "memory ; peripherals ; select ; bridge",
        "documenttype" : "html",
        "isattachment" : "4878695",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083349000,
        "permanentid" : "682ef4720012bd0ec7bb03d31ddd6739ad264bba92d46a291c9f7cc0b120",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bcfd977155116a512f",
        "transactionid" : 863734,
        "title" : "Peripheral memory map ",
        "products" : [ "AMBA" ],
        "date" : 1649083349000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0138:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083349145645476,
        "sysisattachment" : "4878695",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4878695,
        "size" : 243,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0138/d/asb-modules/apb-bridge/peripheral-memory-map?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083067073,
        "syssize" : 243,
        "sysdate" : 1649083349000,
        "haslayout" : "1",
        "topparent" : "4878695",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4878695,
        "content_description" : "This document is a comprehensive manual for the behavioral HDL model of the ASB Example AMBA SYstem (EASY) It gives detailed information about the function of the whole system, each module in the system, and describes how to design a new system module.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083349000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0138/d/asb-modules/apb-bridge/peripheral-memory-map?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0138/d/asb-modules/apb-bridge/peripheral-memory-map?lang=en",
        "modified" : 1638971875000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083349145645476,
        "uri" : "https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/apb-bridge/peripheral-memory-map",
        "syscollection" : "default"
      },
      "Title" : "Peripheral memory map",
      "Uri" : "https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/apb-bridge/peripheral-memory-map",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/apb-bridge/peripheral-memory-map",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0138/d/asb-modules/apb-bridge/peripheral-memory-map?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/apb-bridge/peripheral-memory-map",
      "Excerpt" : "Peripheral memory map The bridge controls the memory map for the peripherals, and ... The default system memory map is shown in Figure 3.5. ... Peripheral memory map Peripheral memory map AMBA",
      "FirstSentences" : "Peripheral memory map The bridge controls the memory map for the peripherals, and generates a select signal for each peripheral. The default system memory map is shown in Figure 3.5. Figure 3.5."
    }, {
      "title" : "Signal description",
      "uri" : "https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/decoder/signal-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/decoder/signal-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0138/d/asb-modules/decoder/signal-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/decoder/signal-description",
      "excerpt" : "When no slave is selected this signal is driven by the bus decoder. ... This signal becomes valid during the HIGH phase before the data transfer is required, and ... Signal description AMBA",
      "firstSentences" : "Signal description This section describes the signals that interface to the decoder. Name Type Description BCLK Input This clock times all bus transfers. Both the LOW phase and HIGH phase of BCLK ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ASB Example AMBA SYstem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0138/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0138/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0138/d/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... ASB Example AMBA SYstem Technical Reference Manual AMBA",
        "firstSentences" : "ASB Example AMBA SYstem Technical Reference Manual Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ASB Example AMBA SYstem Technical Reference Manual ",
          "document_number" : "ddi0138",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4878695",
          "sysurihash" : "xBucsFRzXiZzsKUn",
          "urihash" : "xBucsFRzXiZzsKUn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0138/d/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206797040000,
          "topparentid" : 4878695,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373563000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083349000,
          "permanentid" : "1c95f5aedb7316220807fa919f41d330f388d9f565fb4f70e3ea2c9a25f2",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e23bbfd977155116a50dc",
          "transactionid" : 863734,
          "title" : "ASB Example AMBA SYstem Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649083349000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0138:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083349182422622,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1925,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083067132,
          "syssize" : 1925,
          "sysdate" : 1649083349000,
          "haslayout" : "1",
          "topparent" : "4878695",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4878695,
          "content_description" : "This document is a comprehensive manual for the behavioral HDL model of the ASB Example AMBA SYstem (EASY) It gives detailed information about the function of the whole system, each module in the system, and describes how to design a new system module.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0138/d/?lang=en",
          "modified" : 1638971875000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083349182422622,
          "uri" : "https://developer.arm.com/documentation/ddi0138/d/en",
          "syscollection" : "default"
        },
        "Title" : "ASB Example AMBA SYstem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0138/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0138/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0138/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0138/d/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... ASB Example AMBA SYstem Technical Reference Manual AMBA",
        "FirstSentences" : "ASB Example AMBA SYstem Technical Reference Manual Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Signal description ",
        "document_number" : "ddi0138",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4878695",
        "sysurihash" : "mTbwqaðUisd4q2X6",
        "urihash" : "mTbwqaðUisd4q2X6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/decoder/signal-description",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206797040000,
        "topparentid" : 4878695,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373563000,
        "sysconcepts" : "bus ; signals ; HIGH phase ; transfers ; Remap Input ; decoding ; burst sequence ; internal memory ; startup code ; transaction ; interface",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4878695,
        "parentitem" : "5e8e23bbfd977155116a50dc",
        "concepts" : "bus ; signals ; HIGH phase ; transfers ; Remap Input ; decoding ; burst sequence ; internal memory ; startup code ; transaction ; interface",
        "documenttype" : "html",
        "isattachment" : "4878695",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083349000,
        "permanentid" : "ddb328f43c6ee8dbe037dd6e30088058f951152b2b08246a8ccc09962129",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bcfd977155116a515e",
        "transactionid" : 863734,
        "title" : "Signal description ",
        "products" : [ "AMBA" ],
        "date" : 1649083349000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0138:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083349058402958,
        "sysisattachment" : "4878695",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4878695,
        "size" : 2328,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0138/d/asb-modules/decoder/signal-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083067038,
        "syssize" : 2328,
        "sysdate" : 1649083349000,
        "haslayout" : "1",
        "topparent" : "4878695",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4878695,
        "content_description" : "This document is a comprehensive manual for the behavioral HDL model of the ASB Example AMBA SYstem (EASY) It gives detailed information about the function of the whole system, each module in the system, and describes how to design a new system module.",
        "wordcount" : 134,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083349000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0138/d/asb-modules/decoder/signal-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0138/d/asb-modules/decoder/signal-description?lang=en",
        "modified" : 1638971875000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083349058402958,
        "uri" : "https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/decoder/signal-description",
        "syscollection" : "default"
      },
      "Title" : "Signal description",
      "Uri" : "https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/decoder/signal-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/decoder/signal-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0138/d/asb-modules/decoder/signal-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0138/d/en/asb-modules/decoder/signal-description",
      "Excerpt" : "When no slave is selected this signal is driven by the bus decoder. ... This signal becomes valid during the HIGH phase before the data transfer is required, and ... Signal description AMBA",
      "FirstSentences" : "Signal description This section describes the signals that interface to the decoder. Name Type Description BCLK Input This clock times all bus transfers. Both the LOW phase and HIGH phase of BCLK ..."
    } ],
    "totalNumberOfChildResults" : 109,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Interrupt controller memory map ",
      "document_number" : "ddi0138",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4878695",
      "sysurihash" : "p44vEVCyEFaCV412",
      "urihash" : "p44vEVCyEFaCV412",
      "sysuri" : "https://developer.arm.com/documentation/ddi0138/d/en/apb-modules/interrupt-controller/interrupt-controller-memory-map",
      "systransactionid" : 863734,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1206797040000,
      "topparentid" : 4878695,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373563000,
      "sysconcepts" : "base address ; controller ; system implementation ; register ; offset",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4878695,
      "parentitem" : "5e8e23bbfd977155116a50dc",
      "concepts" : "base address ; controller ; system implementation ; register ; offset",
      "documenttype" : "html",
      "isattachment" : "4878695",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649083349000,
      "permanentid" : "4cc665c22a9b1c8a5c6ea569062dd6c7eaaf5e4205d6498dcf1768b8c62b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e23bdfd977155116a51ff",
      "transactionid" : 863734,
      "title" : "Interrupt controller memory map ",
      "products" : [ "AMBA" ],
      "date" : 1649083349000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0138:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083349720543792,
      "sysisattachment" : "4878695",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4878695,
      "size" : 751,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0138/d/apb-modules/interrupt-controller/interrupt-controller-memory-map?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083067132,
      "syssize" : 751,
      "sysdate" : 1649083349000,
      "haslayout" : "1",
      "topparent" : "4878695",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4878695,
      "content_description" : "This document is a comprehensive manual for the behavioral HDL model of the ASB Example AMBA SYstem (EASY) It gives detailed information about the function of the whole system, each module in the system, and describes how to design a new system module.",
      "wordcount" : 57,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083349000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0138/d/apb-modules/interrupt-controller/interrupt-controller-memory-map?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0138/d/apb-modules/interrupt-controller/interrupt-controller-memory-map?lang=en",
      "modified" : 1638971875000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083349720543792,
      "uri" : "https://developer.arm.com/documentation/ddi0138/d/en/apb-modules/interrupt-controller/interrupt-controller-memory-map",
      "syscollection" : "default"
    },
    "Title" : "Interrupt controller memory map",
    "Uri" : "https://developer.arm.com/documentation/ddi0138/d/en/apb-modules/interrupt-controller/interrupt-controller-memory-map",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0138/d/en/apb-modules/interrupt-controller/interrupt-controller-memory-map",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0138/d/apb-modules/interrupt-controller/interrupt-controller-memory-map?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0138/d/en/apb-modules/interrupt-controller/interrupt-controller-memory-map",
    "Excerpt" : "Interrupt controller memory map The base address of the interrupt controller is not fixed ... However, the offset of any particular register from the base address is fixed. ... memory map AMBA",
    "FirstSentences" : "Interrupt controller memory map The base address of the interrupt controller is not fixed and may be different for any particular system implementation. However, the offset of any particular ..."
  }, {
    "title" : "64-bit to 32-bit downsizer",
    "uri" : "https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components/64-bit-to-32-bit-downsizer",
    "printableUri" : "https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components/64-bit-to-32-bit-downsizer",
    "clickUri" : "https://developer.arm.com/documentation/ddi0243/c/AHB-Components/64-bit-to-32-bit-downsizer?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components/64-bit-to-32-bit-downsizer",
    "excerpt" : "64-bit to 32-bit downsizer The AHB downsizer module, Downsizer64, converts 64-bit wide AHB master data ... The downsizer module reduces the width of the data bus by half from an AHB master to ...",
    "firstSentences" : "64-bit to 32-bit downsizer The AHB downsizer module, Downsizer64, converts 64-bit wide AHB master data buses to narrower 32-bit slave AHB data buses. The downsizer module reduces the width of the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2437,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Design Kit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0243/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0243/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0243/c/en",
      "excerpt" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Design Kit Technical Reference Manual ",
        "document_number" : "ddi0243",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3478687",
        "sysurihash" : "UEtP97LB36IzKñvw",
        "urihash" : "UEtP97LB36IzKñvw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0243/c/en",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1187288775000,
        "topparentid" : 3478687,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912529000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148322000,
        "permanentid" : "7dca09c40d99f34da64b33cba12dc7646c9c3aa61bdf3597979968cbea42",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106f110daa596235e82338",
        "transactionid" : 864250,
        "title" : "AMBA Design Kit Technical Reference Manual ",
        "products" : [ "AMBA" ],
        "date" : 1649148322000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0243:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148322193634171,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1777,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147961636,
        "syssize" : 1777,
        "sysdate" : 1649148322000,
        "haslayout" : "1",
        "topparent" : "3478687",
        "label_version" : "r3p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3478687,
        "content_description" : "This is the technical reference manual for the AMBA Design Kit (ADK).",
        "wordcount" : 134,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148322000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0243/c/?lang=en",
        "modified" : 1638977162000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148322193634171,
        "uri" : "https://developer.arm.com/documentation/ddi0243/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Design Kit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0243/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0243/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0243/c/en",
      "Excerpt" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AHB Components",
      "uri" : "https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components",
      "printableUri" : "https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components",
      "clickUri" : "https://developer.arm.com/documentation/ddi0243/c/AHB-Components?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components",
      "excerpt" : "Chapter 3. AHB Components This chapter describes the AHB components used in the AMBA Design Kit ( ... It contains the following sections: Reset controller Arbiter Default slave Master-to- ...",
      "firstSentences" : "Chapter 3. AHB Components This chapter describes the AHB components used in the AMBA Design Kit (ADK). It contains the following sections: Reset controller Arbiter Default slave Master-to-slave ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Design Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0243/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0243/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0243/c/en",
        "excerpt" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Design Kit Technical Reference Manual ",
          "document_number" : "ddi0243",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3478687",
          "sysurihash" : "UEtP97LB36IzKñvw",
          "urihash" : "UEtP97LB36IzKñvw",
          "sysuri" : "https://developer.arm.com/documentation/ddi0243/c/en",
          "systransactionid" : 864250,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1187288775000,
          "topparentid" : 3478687,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912529000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148322000,
          "permanentid" : "7dca09c40d99f34da64b33cba12dc7646c9c3aa61bdf3597979968cbea42",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106f110daa596235e82338",
          "transactionid" : 864250,
          "title" : "AMBA Design Kit Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649148322000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0243:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148322193634171,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1777,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147961636,
          "syssize" : 1777,
          "sysdate" : 1649148322000,
          "haslayout" : "1",
          "topparent" : "3478687",
          "label_version" : "r3p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3478687,
          "content_description" : "This is the technical reference manual for the AMBA Design Kit (ADK).",
          "wordcount" : 134,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148322000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0243/c/?lang=en",
          "modified" : 1638977162000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148322193634171,
          "uri" : "https://developer.arm.com/documentation/ddi0243/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Design Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0243/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0243/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0243/c/en",
        "Excerpt" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB Components ",
        "document_number" : "ddi0243",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3478687",
        "sysurihash" : "TtambRGHw5iatF6n",
        "urihash" : "TtambRGHw5iatF6n",
        "sysuri" : "https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1187288775000,
        "topparentid" : 3478687,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912529000,
        "sysconcepts" : "AHB ; bridge ; multiplexor ; slave ; controller ; bus ; Asynchronous AHB-AHB ; decoder APB",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3478687,
        "parentitem" : "5f106f110daa596235e82338",
        "concepts" : "AHB ; bridge ; multiplexor ; slave ; controller ; bus ; Asynchronous AHB-AHB ; decoder APB",
        "documenttype" : "html",
        "isattachment" : "3478687",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148326000,
        "permanentid" : "0f3c81d19f26a513c36689089d67744118f3ee7f7982ed6e2c29ed75941f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106f120daa596235e82368",
        "transactionid" : 864250,
        "title" : "AHB Components ",
        "products" : [ "AMBA" ],
        "date" : 1649148326000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0243:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148326279246016,
        "sysisattachment" : "3478687",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3478687,
        "size" : 516,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0243/c/AHB-Components?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147961636,
        "syssize" : 516,
        "sysdate" : 1649148326000,
        "haslayout" : "1",
        "topparent" : "3478687",
        "label_version" : "r3p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3478687,
        "content_description" : "This is the technical reference manual for the AMBA Design Kit (ADK).",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148326000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0243/c/AHB-Components?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0243/c/AHB-Components?lang=en",
        "modified" : 1638977162000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148326279246016,
        "uri" : "https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components",
        "syscollection" : "default"
      },
      "Title" : "AHB Components",
      "Uri" : "https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0243/c/AHB-Components?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components",
      "Excerpt" : "Chapter 3. AHB Components This chapter describes the AHB components used in the AMBA Design Kit ( ... It contains the following sections: Reset controller Arbiter Default slave Master-to- ...",
      "FirstSentences" : "Chapter 3. AHB Components This chapter describes the AHB components used in the AMBA Design Kit (ADK). It contains the following sections: Reset controller Arbiter Default slave Master-to-slave ..."
    }, {
      "title" : "AMBA Design Kit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0243/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0243/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0243/c/en",
      "excerpt" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Design Kit Technical Reference Manual ",
        "document_number" : "ddi0243",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3478687",
        "sysurihash" : "UEtP97LB36IzKñvw",
        "urihash" : "UEtP97LB36IzKñvw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0243/c/en",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1187288775000,
        "topparentid" : 3478687,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912529000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148322000,
        "permanentid" : "7dca09c40d99f34da64b33cba12dc7646c9c3aa61bdf3597979968cbea42",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106f110daa596235e82338",
        "transactionid" : 864250,
        "title" : "AMBA Design Kit Technical Reference Manual ",
        "products" : [ "AMBA" ],
        "date" : 1649148322000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0243:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148322193634171,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1777,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147961636,
        "syssize" : 1777,
        "sysdate" : 1649148322000,
        "haslayout" : "1",
        "topparent" : "3478687",
        "label_version" : "r3p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3478687,
        "content_description" : "This is the technical reference manual for the AMBA Design Kit (ADK).",
        "wordcount" : 134,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148322000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0243/c/?lang=en",
        "modified" : 1638977162000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148322193634171,
        "uri" : "https://developer.arm.com/documentation/ddi0243/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Design Kit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0243/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0243/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0243/c/en",
      "Excerpt" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Test interface driver",
      "uri" : "https://developer.arm.com/documentation/ddi0243/c/en/Behavioral-Models/Test-interface-driver",
      "printableUri" : "https://developer.arm.com/documentation/ddi0243/c/en/Behavioral-Models/Test-interface-driver",
      "clickUri" : "https://developer.arm.com/documentation/ddi0243/c/Behavioral-Models/Test-interface-driver?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0243/c/en/Behavioral-Models/Test-interface-driver",
      "excerpt" : "Test interface driver The test interface driver, Ticbox, is an external module that drives the test ... This test input file is the output from a C program written with the TICTalk command ...",
      "firstSentences" : "Test interface driver The test interface driver, Ticbox, is an external module that drives the test interface lines to gain access to the AHB bus, and then applies test vectors from a test input ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Design Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0243/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0243/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0243/c/en",
        "excerpt" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Design Kit Technical Reference Manual ",
          "document_number" : "ddi0243",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3478687",
          "sysurihash" : "UEtP97LB36IzKñvw",
          "urihash" : "UEtP97LB36IzKñvw",
          "sysuri" : "https://developer.arm.com/documentation/ddi0243/c/en",
          "systransactionid" : 864250,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1187288775000,
          "topparentid" : 3478687,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912529000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148322000,
          "permanentid" : "7dca09c40d99f34da64b33cba12dc7646c9c3aa61bdf3597979968cbea42",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106f110daa596235e82338",
          "transactionid" : 864250,
          "title" : "AMBA Design Kit Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649148322000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0243:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148322193634171,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1777,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147961636,
          "syssize" : 1777,
          "sysdate" : 1649148322000,
          "haslayout" : "1",
          "topparent" : "3478687",
          "label_version" : "r3p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3478687,
          "content_description" : "This is the technical reference manual for the AMBA Design Kit (ADK).",
          "wordcount" : 134,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148322000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0243/c/?lang=en",
          "modified" : 1638977162000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148322193634171,
          "uri" : "https://developer.arm.com/documentation/ddi0243/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Design Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0243/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0243/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0243/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0243/c/en",
        "Excerpt" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Design Kit Technical Reference Manual Copyright 2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Test interface driver ",
        "document_number" : "ddi0243",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3478687",
        "sysurihash" : "ZHAh06ZsxyiDBX4a",
        "urihash" : "ZHAh06ZsxyiDBX4a",
        "sysuri" : "https://developer.arm.com/documentation/ddi0243/c/en/Behavioral-Models/Test-interface-driver",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1187288775000,
        "topparentid" : 3478687,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912529000,
        "sysconcepts" : "test interface ; input file ; Ticbox ; AMBA ; error message ; command language ; program written ; AHB bus ; simulation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3478687,
        "parentitem" : "5f106f110daa596235e82338",
        "concepts" : "test interface ; input file ; Ticbox ; AMBA ; error message ; command language ; program written ; AHB bus ; simulation",
        "documenttype" : "html",
        "isattachment" : "3478687",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148322000,
        "permanentid" : "700f7732e42d6c972ca6f15b97179cc1f8d4c3aee7bcbf9ac31b5d834812",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106f130daa596235e8241d",
        "transactionid" : 864250,
        "title" : "Test interface driver ",
        "products" : [ "AMBA" ],
        "date" : 1649148322000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0243:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148322158702210,
        "sysisattachment" : "3478687",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3478687,
        "size" : 1545,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0243/c/Behavioral-Models/Test-interface-driver?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147961500,
        "syssize" : 1545,
        "sysdate" : 1649148322000,
        "haslayout" : "1",
        "topparent" : "3478687",
        "label_version" : "r3p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3478687,
        "content_description" : "This is the technical reference manual for the AMBA Design Kit (ADK).",
        "wordcount" : 112,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148322000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0243/c/Behavioral-Models/Test-interface-driver?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0243/c/Behavioral-Models/Test-interface-driver?lang=en",
        "modified" : 1638977162000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148322158702210,
        "uri" : "https://developer.arm.com/documentation/ddi0243/c/en/Behavioral-Models/Test-interface-driver",
        "syscollection" : "default"
      },
      "Title" : "Test interface driver",
      "Uri" : "https://developer.arm.com/documentation/ddi0243/c/en/Behavioral-Models/Test-interface-driver",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0243/c/en/Behavioral-Models/Test-interface-driver",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0243/c/Behavioral-Models/Test-interface-driver?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0243/c/en/Behavioral-Models/Test-interface-driver",
      "Excerpt" : "Test interface driver The test interface driver, Ticbox, is an external module that drives the test ... This test input file is the output from a C program written with the TICTalk command ...",
      "FirstSentences" : "Test interface driver The test interface driver, Ticbox, is an external module that drives the test interface lines to gain access to the AHB bus, and then applies test vectors from a test input ..."
    } ],
    "totalNumberOfChildResults" : 103,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "64-bit to 32-bit downsizer ",
      "document_number" : "ddi0243",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3478687",
      "sysurihash" : "D1q04RñVOzOGncAq",
      "urihash" : "D1q04RñVOzOGncAq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components/64-bit-to-32-bit-downsizer",
      "systransactionid" : 864250,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1187288775000,
      "topparentid" : 3478687,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594912529000,
      "sysconcepts" : "downsizer module ; data buses ; AHB ; slave ; master ; reads ; transfers ; signal interface ; Downsizer64",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 3478687,
      "parentitem" : "5f106f110daa596235e82338",
      "concepts" : "downsizer module ; data buses ; AHB ; slave ; master ; reads ; transfers ; signal interface ; Downsizer64",
      "documenttype" : "html",
      "isattachment" : "3478687",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148351000,
      "permanentid" : "77c8e2b58340e695c7b3b31d513fab587cd426a5822d3ac9dc05efeb4c43",
      "syslanguage" : [ "English" ],
      "itemid" : "5f106f120daa596235e823c6",
      "transactionid" : 864250,
      "title" : "64-bit to 32-bit downsizer ",
      "products" : [ "AMBA" ],
      "date" : 1649148351000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0243:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148351776064482,
      "sysisattachment" : "3478687",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3478687,
      "size" : 641,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0243/c/AHB-Components/64-bit-to-32-bit-downsizer?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147961636,
      "syssize" : 641,
      "sysdate" : 1649148351000,
      "haslayout" : "1",
      "topparent" : "3478687",
      "label_version" : "r3p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3478687,
      "content_description" : "This is the technical reference manual for the AMBA Design Kit (ADK).",
      "wordcount" : 57,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148351000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0243/c/AHB-Components/64-bit-to-32-bit-downsizer?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0243/c/AHB-Components/64-bit-to-32-bit-downsizer?lang=en",
      "modified" : 1638977162000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148351776064482,
      "uri" : "https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components/64-bit-to-32-bit-downsizer",
      "syscollection" : "default"
    },
    "Title" : "64-bit to 32-bit downsizer",
    "Uri" : "https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components/64-bit-to-32-bit-downsizer",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components/64-bit-to-32-bit-downsizer",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0243/c/AHB-Components/64-bit-to-32-bit-downsizer?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0243/c/en/AHB-Components/64-bit-to-32-bit-downsizer",
    "Excerpt" : "64-bit to 32-bit downsizer The AHB downsizer module, Downsizer64, converts 64-bit wide AHB master data ... The downsizer module reduces the width of the data bus by half from an AHB master to ...",
    "FirstSentences" : "64-bit to 32-bit downsizer The AHB downsizer module, Downsizer64, converts 64-bit wide AHB master data buses to narrower 32-bit slave AHB data buses. The downsizer module reduces the width of the ..."
  }, {
    "title" : "Peripheral memory map",
    "uri" : "https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Peripheral-memory-map",
    "printableUri" : "https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Peripheral-memory-map",
    "clickUri" : "https://developer.arm.com/documentation/ddi0170/a/AHB-Modules/APB-bridge/Peripheral-memory-map?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Peripheral-memory-map",
    "excerpt" : "Peripheral memory map The APB bridge controls the memory map for the peripherals, and generates a select signal for each peripheral. The default system memory map is shown in Figure 4.2.",
    "firstSentences" : "Peripheral memory map The APB bridge controls the memory map for the peripherals, and generates a select signal for each peripheral. The default system memory map is shown in Figure 4.2. Figure 4.2.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2437,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AHB Example AMBA SYstem Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0170/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0170/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0170/a/en",
      "excerpt" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. ... The ARM logo, AMBA, PrimeCell, Angel, ARMulator, EmbeddedICE, ModelGen, Multi-ICE, ...",
      "firstSentences" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB Example AMBA SYstem Technical Reference Manual ",
        "document_number" : "ddi0170",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498477",
        "sysurihash" : "yhmgKGUM3kj8PWKF",
        "urihash" : "yhmgKGUM3kj8PWKF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0170/a/en",
        "systransactionid" : 864247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1179232962000,
        "topparentid" : 3498477,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908974000,
        "sysconcepts" : "ARM ; ARM7TDMI ; warranties ; copyright holder ; written permission ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "ARM ; ARM7TDMI ; warranties ; copyright holder ; written permission ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability ; EmbeddedICE",
        "documenttype" : "html",
        "sysindexeddate" : 1649148164000,
        "permanentid" : "ecd38d12c54e354bee4ab683f6db77915b7c357bc4f073e346be76cd59f9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f10612e0daa596235e7b0f7",
        "transactionid" : 864247,
        "title" : "AHB Example AMBA SYstem Technical Reference Manual ",
        "products" : [ "AMBA" ],
        "date" : 1649148162000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0170:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148162863313777,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1803,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147941236,
        "syssize" : 1803,
        "sysdate" : 1649148162000,
        "haslayout" : "1",
        "topparent" : "3498477",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3498477,
        "content_description" : "This document is a comprehensive manual for the behavioral HDL model of the Example AMBA SYstem (EASY).",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148164000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0170/a/?lang=en",
        "modified" : 1645013378000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148162863313777,
        "uri" : "https://developer.arm.com/documentation/ddi0170/a/en",
        "syscollection" : "default"
      },
      "Title" : "AHB Example AMBA SYstem Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0170/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0170/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0170/a/en",
      "Excerpt" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. ... The ARM logo, AMBA, PrimeCell, Angel, ARMulator, EmbeddedICE, ModelGen, Multi-ICE, ...",
      "FirstSentences" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ..."
    },
    "childResults" : [ {
      "title" : "Function and operation of module",
      "uri" : "https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
      "printableUri" : "https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
      "clickUri" : "https://developer.arm.com/documentation/ddi0170/a/AHB-Modules/APB-bridge/Function-and-operation-of-module?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
      "excerpt" : "The next state is: ST_WENABLE, when there are no further peripheral transfers to perform ... The next state will always be ST_WENABLEP. ... The ST_RENABLE state is always entered from ST_READ.",
      "firstSentences" : "Function and operation of module The APB bridge responds to transaction requests from the currently granted AHB master. The AHB transactions are then converted into APB transactions. The state ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AHB Example AMBA SYstem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0170/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0170/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0170/a/en",
        "excerpt" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. ... The ARM logo, AMBA, PrimeCell, Angel, ARMulator, EmbeddedICE, ModelGen, Multi-ICE, ...",
        "firstSentences" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AHB Example AMBA SYstem Technical Reference Manual ",
          "document_number" : "ddi0170",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3498477",
          "sysurihash" : "yhmgKGUM3kj8PWKF",
          "urihash" : "yhmgKGUM3kj8PWKF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0170/a/en",
          "systransactionid" : 864247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1179232962000,
          "topparentid" : 3498477,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594908974000,
          "sysconcepts" : "ARM ; ARM7TDMI ; warranties ; copyright holder ; written permission ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "ARM ; ARM7TDMI ; warranties ; copyright holder ; written permission ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability ; EmbeddedICE",
          "documenttype" : "html",
          "sysindexeddate" : 1649148164000,
          "permanentid" : "ecd38d12c54e354bee4ab683f6db77915b7c357bc4f073e346be76cd59f9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f10612e0daa596235e7b0f7",
          "transactionid" : 864247,
          "title" : "AHB Example AMBA SYstem Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649148162000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0170:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148162863313777,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1803,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147941236,
          "syssize" : 1803,
          "sysdate" : 1649148162000,
          "haslayout" : "1",
          "topparent" : "3498477",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3498477,
          "content_description" : "This document is a comprehensive manual for the behavioral HDL model of the Example AMBA SYstem (EASY).",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148164000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0170/a/?lang=en",
          "modified" : 1645013378000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148162863313777,
          "uri" : "https://developer.arm.com/documentation/ddi0170/a/en",
          "syscollection" : "default"
        },
        "Title" : "AHB Example AMBA SYstem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0170/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0170/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0170/a/en",
        "Excerpt" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. ... The ARM logo, AMBA, PrimeCell, Angel, ARMulator, EmbeddedICE, ModelGen, Multi-ICE, ...",
        "FirstSentences" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Function and operation of module ",
        "document_number" : "ddi0170",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498477",
        "sysurihash" : "R1TsYñpi4awEWUðs",
        "urihash" : "R1TsYñpi4awEWUðs",
        "sysuri" : "https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1179232962000,
        "topparentid" : 3498477,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908974000,
        "sysconcepts" : "peripherals ; APB ; AHB ; signals ; driven HIGH ; pending transfer ; relevant PSEL ; WWAIT ; AMBA Specification ; timing diagrams ; undefined location ; HREADYout",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3498477,
        "parentitem" : "5f10612e0daa596235e7b0f7",
        "concepts" : "peripherals ; APB ; AHB ; signals ; driven HIGH ; pending transfer ; relevant PSEL ; WWAIT ; AMBA Specification ; timing diagrams ; undefined location ; HREADYout",
        "documenttype" : "html",
        "isattachment" : "3498477",
        "sysindexeddate" : 1649148341000,
        "permanentid" : "63173da9f19987845b953dfbd487f71611296b88595b96a0f503e984bcce",
        "syslanguage" : [ "English" ],
        "itemid" : "5f10612e0daa596235e7b15b",
        "transactionid" : 864250,
        "title" : "Function and operation of module ",
        "products" : [ "AMBA" ],
        "date" : 1649148341000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0170:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148341706892903,
        "sysisattachment" : "3498477",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3498477,
        "size" : 5003,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0170/a/AHB-Modules/APB-bridge/Function-and-operation-of-module?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147941236,
        "syssize" : 5003,
        "sysdate" : 1649148341000,
        "haslayout" : "1",
        "topparent" : "3498477",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3498477,
        "content_description" : "This document is a comprehensive manual for the behavioral HDL model of the Example AMBA SYstem (EASY).",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148341000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0170/a/AHB-Modules/APB-bridge/Function-and-operation-of-module?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0170/a/AHB-Modules/APB-bridge/Function-and-operation-of-module?lang=en",
        "modified" : 1645013378000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148341706892903,
        "uri" : "https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
        "syscollection" : "default"
      },
      "Title" : "Function and operation of module",
      "Uri" : "https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0170/a/AHB-Modules/APB-bridge/Function-and-operation-of-module?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
      "Excerpt" : "The next state is: ST_WENABLE, when there are no further peripheral transfers to perform ... The next state will always be ST_WENABLEP. ... The ST_RENABLE state is always entered from ST_READ.",
      "FirstSentences" : "Function and operation of module The APB bridge responds to transaction requests from the currently granted AHB master. The AHB transactions are then converted into APB transactions. The state ..."
    }, {
      "title" : "AHB Example AMBA SYstem Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0170/a/en/pdf/DDI0170.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0170/a/en/pdf/DDI0170.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f1061300daa596235e7b232",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0170/a/en/pdf/DDI0170.pdf",
      "excerpt" : "DDI0170A ... Preface ... About this document ... vi Further reading ... viii Feedback ... ix ... Introduction ... Overview of EASY ... The EASY Microcontroller ... 2.1 ... 2.3 ... 2.4 ... 3-7",
      "firstSentences" : "AHB Example AMBA SYstem Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. DDI0170A ii AHB Example AMBA SYstem Technical Reference Manual Copyright © 1999 ARM Limited.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AHB Example AMBA SYstem Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0170/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0170/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0170/a/en",
        "excerpt" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. ... The ARM logo, AMBA, PrimeCell, Angel, ARMulator, EmbeddedICE, ModelGen, Multi-ICE, ...",
        "firstSentences" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AHB Example AMBA SYstem Technical Reference Manual ",
          "document_number" : "ddi0170",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3498477",
          "sysurihash" : "yhmgKGUM3kj8PWKF",
          "urihash" : "yhmgKGUM3kj8PWKF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0170/a/en",
          "systransactionid" : 864247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1179232962000,
          "topparentid" : 3498477,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594908974000,
          "sysconcepts" : "ARM ; ARM7TDMI ; warranties ; copyright holder ; written permission ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "ARM ; ARM7TDMI ; warranties ; copyright holder ; written permission ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability ; EmbeddedICE",
          "documenttype" : "html",
          "sysindexeddate" : 1649148164000,
          "permanentid" : "ecd38d12c54e354bee4ab683f6db77915b7c357bc4f073e346be76cd59f9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f10612e0daa596235e7b0f7",
          "transactionid" : 864247,
          "title" : "AHB Example AMBA SYstem Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649148162000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0170:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148162863313777,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1803,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147941236,
          "syssize" : 1803,
          "sysdate" : 1649148162000,
          "haslayout" : "1",
          "topparent" : "3498477",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3498477,
          "content_description" : "This document is a comprehensive manual for the behavioral HDL model of the Example AMBA SYstem (EASY).",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148164000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0170/a/?lang=en",
          "modified" : 1645013378000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148162863313777,
          "uri" : "https://developer.arm.com/documentation/ddi0170/a/en",
          "syscollection" : "default"
        },
        "Title" : "AHB Example AMBA SYstem Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0170/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0170/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0170/a/en",
        "Excerpt" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. ... The ARM logo, AMBA, PrimeCell, Angel, ARMulator, EmbeddedICE, ModelGen, Multi-ICE, ...",
        "FirstSentences" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB Example AMBA SYstem Technical Reference Manual ",
        "document_number" : "ddi0170",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498477",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "hrxyI6EQ5lr7D4yq",
        "urihash" : "hrxyI6EQ5lr7D4yq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0170/a/en/pdf/DDI0170.pdf",
        "systransactionid" : 864247,
        "copyright" : "Copyright © 1999 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1179232962000,
        "topparentid" : 3498477,
        "numberofpages" : 222,
        "sysconcepts" : "block diagram ; transfers ; signals ; multiplexors ; shows ; ARM Limited ; peripherals ; bus ; memory map ; state machines ; active LOW ; rising edge ; bus masters ; APB bridge ; controls ; registers",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3498477,
        "parentitem" : "5f10612e0daa596235e7b0f7",
        "concepts" : "block diagram ; transfers ; signals ; multiplexors ; shows ; ARM Limited ; peripherals ; bus ; memory map ; state machines ; active LOW ; rising edge ; bus masters ; APB bridge ; controls ; registers",
        "documenttype" : "pdf",
        "isattachment" : "3498477",
        "sysindexeddate" : 1649148164000,
        "permanentid" : "d12904d7e1da6c4013a35880723a2e10dadb02d17f72d96ebe4aac76032e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1061300daa596235e7b232",
        "transactionid" : 864247,
        "title" : "AHB Example AMBA SYstem Technical Reference Manual ",
        "date" : 1649148163000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0170:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148163681931007,
        "sysisattachment" : "3498477",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3498477,
        "size" : 1331879,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f1061300daa596235e7b232",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147943500,
        "syssize" : 1331879,
        "sysdate" : 1649148163000,
        "topparent" : "3498477",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 3498477,
        "content_description" : "This document is a comprehensive manual for the behavioral HDL model of the Example AMBA SYstem (EASY).",
        "wordcount" : 2311,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148164000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f1061300daa596235e7b232",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148163681931007,
        "uri" : "https://developer.arm.com/documentation/ddi0170/a/en/pdf/DDI0170.pdf",
        "syscollection" : "default"
      },
      "Title" : "AHB Example AMBA SYstem Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0170/a/en/pdf/DDI0170.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0170/a/en/pdf/DDI0170.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f1061300daa596235e7b232",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0170/a/en/pdf/DDI0170.pdf",
      "Excerpt" : "DDI0170A ... Preface ... About this document ... vi Further reading ... viii Feedback ... ix ... Introduction ... Overview of EASY ... The EASY Microcontroller ... 2.1 ... 2.3 ... 2.4 ... 3-7",
      "FirstSentences" : "AHB Example AMBA SYstem Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. DDI0170A ii AHB Example AMBA SYstem Technical Reference Manual Copyright © 1999 ARM Limited."
    }, {
      "title" : "AHB Example AMBA SYstem Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0170/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0170/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0170/a/en",
      "excerpt" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. ... The ARM logo, AMBA, PrimeCell, Angel, ARMulator, EmbeddedICE, ModelGen, Multi-ICE, ...",
      "firstSentences" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB Example AMBA SYstem Technical Reference Manual ",
        "document_number" : "ddi0170",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498477",
        "sysurihash" : "yhmgKGUM3kj8PWKF",
        "urihash" : "yhmgKGUM3kj8PWKF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0170/a/en",
        "systransactionid" : 864247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1179232962000,
        "topparentid" : 3498477,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908974000,
        "sysconcepts" : "ARM ; ARM7TDMI ; warranties ; copyright holder ; written permission ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "ARM ; ARM7TDMI ; warranties ; copyright holder ; written permission ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability ; EmbeddedICE",
        "documenttype" : "html",
        "sysindexeddate" : 1649148164000,
        "permanentid" : "ecd38d12c54e354bee4ab683f6db77915b7c357bc4f073e346be76cd59f9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f10612e0daa596235e7b0f7",
        "transactionid" : 864247,
        "title" : "AHB Example AMBA SYstem Technical Reference Manual ",
        "products" : [ "AMBA" ],
        "date" : 1649148162000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0170:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148162863313777,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1803,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147941236,
        "syssize" : 1803,
        "sysdate" : 1649148162000,
        "haslayout" : "1",
        "topparent" : "3498477",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3498477,
        "content_description" : "This document is a comprehensive manual for the behavioral HDL model of the Example AMBA SYstem (EASY).",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148164000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0170/a/?lang=en",
        "modified" : 1645013378000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148162863313777,
        "uri" : "https://developer.arm.com/documentation/ddi0170/a/en",
        "syscollection" : "default"
      },
      "Title" : "AHB Example AMBA SYstem Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0170/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0170/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0170/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0170/a/en",
      "Excerpt" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. ... The ARM logo, AMBA, PrimeCell, Angel, ARMulator, EmbeddedICE, ModelGen, Multi-ICE, ...",
      "FirstSentences" : "AHB Example AMBA SYstem Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ..."
    } ],
    "totalNumberOfChildResults" : 103,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Peripheral memory map ",
      "document_number" : "ddi0170",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3498477",
      "sysurihash" : "t4BhEVBX6khke4mo",
      "urihash" : "t4BhEVBX6khke4mo",
      "sysuri" : "https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Peripheral-memory-map",
      "systransactionid" : 864250,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1179232962000,
      "topparentid" : 3498477,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594908974000,
      "sysconcepts" : "memory ; peripherals ; APB bridge ; select",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 3498477,
      "parentitem" : "5f10612e0daa596235e7b0f7",
      "concepts" : "memory ; peripherals ; APB bridge ; select",
      "documenttype" : "html",
      "isattachment" : "3498477",
      "sysindexeddate" : 1649148343000,
      "permanentid" : "b2c3a7be2354a4537e14351023c9f3eb8abcd8552282678b9bc1ed1692ce",
      "syslanguage" : [ "English" ],
      "itemid" : "5f10612e0daa596235e7b159",
      "transactionid" : 864250,
      "title" : "Peripheral memory map ",
      "products" : [ "AMBA" ],
      "date" : 1649148343000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0170:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148343564081837,
      "sysisattachment" : "3498477",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3498477,
      "size" : 247,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0170/a/AHB-Modules/APB-bridge/Peripheral-memory-map?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147941236,
      "syssize" : 247,
      "sysdate" : 1649148343000,
      "haslayout" : "1",
      "topparent" : "3498477",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3498477,
      "content_description" : "This document is a comprehensive manual for the behavioral HDL model of the Example AMBA SYstem (EASY).",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148343000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0170/a/AHB-Modules/APB-bridge/Peripheral-memory-map?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0170/a/AHB-Modules/APB-bridge/Peripheral-memory-map?lang=en",
      "modified" : 1645013378000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148343564081837,
      "uri" : "https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Peripheral-memory-map",
      "syscollection" : "default"
    },
    "Title" : "Peripheral memory map",
    "Uri" : "https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Peripheral-memory-map",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Peripheral-memory-map",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0170/a/AHB-Modules/APB-bridge/Peripheral-memory-map?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0170/a/en/AHB-Modules/APB-bridge/Peripheral-memory-map",
    "Excerpt" : "Peripheral memory map The APB bridge controls the memory map for the peripherals, and generates a select signal for each peripheral. The default system memory map is shown in Figure 4.2.",
    "FirstSentences" : "Peripheral memory map The APB bridge controls the memory map for the peripherals, and generates a select signal for each peripheral. The default system memory map is shown in Figure 4.2. Figure 4.2."
  }, {
    "title" : "Arm Ethos-U NPU Application development overview",
    "uri" : "https://developer.arm.com/documentation/101888/0500/en/pdf/arm_ethos_u_npu_application_development_overview_101888_0500_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101888/0500/en/pdf/arm_ethos_u_npu_application_development_overview_101888_0500_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fae5cefca04df4095c1ca31",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101888/0500/en/pdf/arm_ethos_u_npu_application_development_overview_101888_0500_05_en.pdf",
    "excerpt" : "Date ... This document may include technical inaccuracies or typographical errors. ... DAMAGES. ... If any of the provisions contained in these terms conflict with any of the provisions of any ...",
    "firstSentences" : "Arm® Ethos™-U NPU Version 5.0 Application development overview Copyright © 2020 Arm Limited or its affiliates. All rights reserved. 101888_0500_05_en Arm® Ethos™-U NPU Application development ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2437,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Ethos-U NPU Application development overview",
      "uri" : "https://developer.arm.com/documentation/101888/0500/en",
      "printableUri" : "https://developer.arm.com/documentation/101888/0500/en",
      "clickUri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101888/0500/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Ethos\\u2122-U NPU Application development overview Version 5.0 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Ethos-U NPU Application development overview ",
        "document_number" : "101888",
        "document_version" : "0500",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4303387",
        "sysurihash" : "ECKð45iRfpl6JBlN",
        "urihash" : "ECKð45iRfpl6JBlN",
        "sysuri" : "https://developer.arm.com/documentation/101888/0500/en",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1603447909000,
        "topparentid" : 4303387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605262575000,
        "sysconcepts" : "First release ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
        "concepts" : "First release ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "sysindexeddate" : 1649151161000,
        "permanentid" : "15ae12cc3b04132edcc647014081dd9750d88bf50ceafffb5cc69d6afd4c",
        "syslanguage" : [ "English" ],
        "itemid" : "5fae5cefca04df4095c1ca1b",
        "transactionid" : 864310,
        "title" : "Arm Ethos-U NPU Application development overview ",
        "products" : [ "Ethos-U55" ],
        "date" : 1649151161000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101888:0500:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151161634432014,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4453,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150806360,
        "syssize" : 4453,
        "sysdate" : 1649151161000,
        "haslayout" : "1",
        "topparent" : "4303387",
        "label_version" : "5.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4303387,
        "content_description" : "This manual gives an overview of the flow of data between an application and the Arm Ethos-U NPU.",
        "wordcount" : 300,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151161000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101888/0500/?lang=en",
        "modified" : 1637243941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151161634432014,
        "uri" : "https://developer.arm.com/documentation/101888/0500/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Ethos-U NPU Application development overview",
      "Uri" : "https://developer.arm.com/documentation/101888/0500/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101888/0500/en",
      "ClickUri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101888/0500/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Ethos\\u2122-U NPU Application development overview Version 5.0 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Arm Ethos-U NPU Application development overview",
      "uri" : "https://developer.arm.com/documentation/101888/0500/en",
      "printableUri" : "https://developer.arm.com/documentation/101888/0500/en",
      "clickUri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101888/0500/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Ethos\\u2122-U NPU Application development overview Version 5.0 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Ethos-U NPU Application development overview ",
        "document_number" : "101888",
        "document_version" : "0500",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4303387",
        "sysurihash" : "ECKð45iRfpl6JBlN",
        "urihash" : "ECKð45iRfpl6JBlN",
        "sysuri" : "https://developer.arm.com/documentation/101888/0500/en",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1603447909000,
        "topparentid" : 4303387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605262575000,
        "sysconcepts" : "First release ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
        "concepts" : "First release ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "sysindexeddate" : 1649151161000,
        "permanentid" : "15ae12cc3b04132edcc647014081dd9750d88bf50ceafffb5cc69d6afd4c",
        "syslanguage" : [ "English" ],
        "itemid" : "5fae5cefca04df4095c1ca1b",
        "transactionid" : 864310,
        "title" : "Arm Ethos-U NPU Application development overview ",
        "products" : [ "Ethos-U55" ],
        "date" : 1649151161000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101888:0500:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151161634432014,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4453,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150806360,
        "syssize" : 4453,
        "sysdate" : 1649151161000,
        "haslayout" : "1",
        "topparent" : "4303387",
        "label_version" : "5.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4303387,
        "content_description" : "This manual gives an overview of the flow of data between an application and the Arm Ethos-U NPU.",
        "wordcount" : 300,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151161000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101888/0500/?lang=en",
        "modified" : 1637243941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151161634432014,
        "uri" : "https://developer.arm.com/documentation/101888/0500/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Ethos-U NPU Application development overview",
      "Uri" : "https://developer.arm.com/documentation/101888/0500/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101888/0500/en",
      "ClickUri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101888/0500/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Ethos\\u2122-U NPU Application development overview Version 5.0 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    }, {
      "title" : "Use cases",
      "uri" : "https://developer.arm.com/documentation/101888/0500/en/NPU-software-overview/Use-cases",
      "printableUri" : "https://developer.arm.com/documentation/101888/0500/en/NPU-software-overview/Use-cases",
      "clickUri" : "https://developer.arm.com/documentation/101888/0500/NPU-software-overview/Use-cases?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101888/0500/en/NPU-software-overview/Use-cases",
      "excerpt" : "Use cases There are two major use cases for the subsystem. Linux dispatches inferences Linux allocates DRAM memory for the network, input ... You would have to implement this use case.",
      "firstSentences" : "Use cases There are two major use cases for the subsystem. Linux dispatches inferences Linux allocates DRAM memory for the network, input feature map (IFM), and the output feature map (OFM). An ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Ethos-U NPU Application development overview",
        "uri" : "https://developer.arm.com/documentation/101888/0500/en",
        "printableUri" : "https://developer.arm.com/documentation/101888/0500/en",
        "clickUri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101888/0500/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Ethos\\u2122-U NPU Application development overview Version 5.0 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Ethos-U NPU Application development overview ",
          "document_number" : "101888",
          "document_version" : "0500",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4303387",
          "sysurihash" : "ECKð45iRfpl6JBlN",
          "urihash" : "ECKð45iRfpl6JBlN",
          "sysuri" : "https://developer.arm.com/documentation/101888/0500/en",
          "systransactionid" : 864310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1603447909000,
          "topparentid" : 4303387,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1605262575000,
          "sysconcepts" : "First release ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
          "concepts" : "First release ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1649151161000,
          "permanentid" : "15ae12cc3b04132edcc647014081dd9750d88bf50ceafffb5cc69d6afd4c",
          "syslanguage" : [ "English" ],
          "itemid" : "5fae5cefca04df4095c1ca1b",
          "transactionid" : 864310,
          "title" : "Arm Ethos-U NPU Application development overview ",
          "products" : [ "Ethos-U55" ],
          "date" : 1649151161000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101888:0500:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151161634432014,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4453,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150806360,
          "syssize" : 4453,
          "sysdate" : 1649151161000,
          "haslayout" : "1",
          "topparent" : "4303387",
          "label_version" : "5.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4303387,
          "content_description" : "This manual gives an overview of the flow of data between an application and the Arm Ethos-U NPU.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151161000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101888/0500/?lang=en",
          "modified" : 1637243941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151161634432014,
          "uri" : "https://developer.arm.com/documentation/101888/0500/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Ethos-U NPU Application development overview",
        "Uri" : "https://developer.arm.com/documentation/101888/0500/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101888/0500/en",
        "ClickUri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101888/0500/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Ethos\\u2122-U NPU Application development overview Version 5.0 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Use cases ",
        "document_number" : "101888",
        "document_version" : "0500",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4303387",
        "sysurihash" : "02jfr6tñwok0Fgi6",
        "urihash" : "02jfr6tñwok0Fgi6",
        "sysuri" : "https://developer.arm.com/documentation/101888/0500/en/NPU-software-overview/Use-cases",
        "systransactionid" : 864305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1603447909000,
        "topparentid" : 4303387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605262575000,
        "sysconcepts" : "Ethos-U subsystem ; feature map ; inferences ; Ethos ; scanning ; driver stack ; sleep mode ; capturing IFMs ; DRAM memory",
        "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
        "attachmentparentid" : 4303387,
        "parentitem" : "5fae5cefca04df4095c1ca1b",
        "concepts" : "Ethos-U subsystem ; feature map ; inferences ; Ethos ; scanning ; driver stack ; sleep mode ; capturing IFMs ; DRAM memory",
        "documenttype" : "html",
        "isattachment" : "4303387",
        "sysindexeddate" : 1649150932000,
        "permanentid" : "e2a2acb27917532e664c6ad096b03cf975a302c389e3561b40259f4351b7",
        "syslanguage" : [ "English" ],
        "itemid" : "5fae5cefca04df4095c1ca2a",
        "transactionid" : 864305,
        "title" : "Use cases ",
        "products" : [ "Ethos-U55" ],
        "date" : 1649150932000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101888:0500:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150932182095662,
        "sysisattachment" : "4303387",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4303387,
        "size" : 995,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101888/0500/NPU-software-overview/Use-cases?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150806360,
        "syssize" : 995,
        "sysdate" : 1649150932000,
        "haslayout" : "1",
        "topparent" : "4303387",
        "label_version" : "5.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4303387,
        "content_description" : "This manual gives an overview of the flow of data between an application and the Arm Ethos-U NPU.",
        "wordcount" : 87,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150932000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101888/0500/NPU-software-overview/Use-cases?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101888/0500/NPU-software-overview/Use-cases?lang=en",
        "modified" : 1637243941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150932182095662,
        "uri" : "https://developer.arm.com/documentation/101888/0500/en/NPU-software-overview/Use-cases",
        "syscollection" : "default"
      },
      "Title" : "Use cases",
      "Uri" : "https://developer.arm.com/documentation/101888/0500/en/NPU-software-overview/Use-cases",
      "PrintableUri" : "https://developer.arm.com/documentation/101888/0500/en/NPU-software-overview/Use-cases",
      "ClickUri" : "https://developer.arm.com/documentation/101888/0500/NPU-software-overview/Use-cases?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101888/0500/en/NPU-software-overview/Use-cases",
      "Excerpt" : "Use cases There are two major use cases for the subsystem. Linux dispatches inferences Linux allocates DRAM memory for the network, input ... You would have to implement this use case.",
      "FirstSentences" : "Use cases There are two major use cases for the subsystem. Linux dispatches inferences Linux allocates DRAM memory for the network, input feature map (IFM), and the output feature map (OFM). An ..."
    }, {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/101888/0500/en/Preface",
      "printableUri" : "https://developer.arm.com/documentation/101888/0500/en/Preface",
      "clickUri" : "https://developer.arm.com/documentation/101888/0500/Preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101888/0500/en/Preface",
      "excerpt" : "Preface This preface introduces the Arm Ethos -U NPU Application development overview. It contains the following: About this book. Feedback. Preface Ethos-U55",
      "firstSentences" : "Preface This preface introduces the Arm Ethos -U NPU Application development overview. It contains the following: About this book. Feedback. Preface Ethos-U55",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Ethos-U NPU Application development overview",
        "uri" : "https://developer.arm.com/documentation/101888/0500/en",
        "printableUri" : "https://developer.arm.com/documentation/101888/0500/en",
        "clickUri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101888/0500/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Ethos\\u2122-U NPU Application development overview Version 5.0 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Ethos-U NPU Application development overview ",
          "document_number" : "101888",
          "document_version" : "0500",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4303387",
          "sysurihash" : "ECKð45iRfpl6JBlN",
          "urihash" : "ECKð45iRfpl6JBlN",
          "sysuri" : "https://developer.arm.com/documentation/101888/0500/en",
          "systransactionid" : 864310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1603447909000,
          "topparentid" : 4303387,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1605262575000,
          "sysconcepts" : "First release ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
          "concepts" : "First release ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "sysindexeddate" : 1649151161000,
          "permanentid" : "15ae12cc3b04132edcc647014081dd9750d88bf50ceafffb5cc69d6afd4c",
          "syslanguage" : [ "English" ],
          "itemid" : "5fae5cefca04df4095c1ca1b",
          "transactionid" : 864310,
          "title" : "Arm Ethos-U NPU Application development overview ",
          "products" : [ "Ethos-U55" ],
          "date" : 1649151161000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101888:0500:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151161634432014,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4453,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150806360,
          "syssize" : 4453,
          "sysdate" : 1649151161000,
          "haslayout" : "1",
          "topparent" : "4303387",
          "label_version" : "5.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4303387,
          "content_description" : "This manual gives an overview of the flow of data between an application and the Arm Ethos-U NPU.",
          "wordcount" : 300,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151161000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101888/0500/?lang=en",
          "modified" : 1637243941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151161634432014,
          "uri" : "https://developer.arm.com/documentation/101888/0500/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Ethos-U NPU Application development overview",
        "Uri" : "https://developer.arm.com/documentation/101888/0500/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101888/0500/en",
        "ClickUri" : "https://developer.arm.com/documentation/101888/0500/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101888/0500/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Ethos\\u2122-U NPU Application development overview Version 5.0 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "101888",
        "document_version" : "0500",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4303387",
        "sysurihash" : "w3vmr1Jhw7sdThe1",
        "urihash" : "w3vmr1Jhw7sdThe1",
        "sysuri" : "https://developer.arm.com/documentation/101888/0500/en/Preface",
        "systransactionid" : 864305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1603447909000,
        "topparentid" : 4303387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605262575000,
        "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
        "attachmentparentid" : 4303387,
        "parentitem" : "5fae5cefca04df4095c1ca1b",
        "documenttype" : "html",
        "isattachment" : "4303387",
        "sysindexeddate" : 1649150931000,
        "permanentid" : "691485270fe7873ec46b0930380f7f0dc0c523bdc605d097b10e69fe301d",
        "syslanguage" : [ "English" ],
        "itemid" : "5fae5cefca04df4095c1ca1d",
        "transactionid" : 864305,
        "title" : "Preface ",
        "products" : [ "Ethos-U55" ],
        "date" : 1649150931000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101888:0500:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150931944299551,
        "sysisattachment" : "4303387",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4303387,
        "size" : 158,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101888/0500/Preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150806360,
        "syssize" : 158,
        "sysdate" : 1649150931000,
        "haslayout" : "1",
        "topparent" : "4303387",
        "label_version" : "5.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4303387,
        "content_description" : "This manual gives an overview of the flow of data between an application and the Arm Ethos-U NPU.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150931000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101888/0500/Preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101888/0500/Preface?lang=en",
        "modified" : 1637243941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150931944299551,
        "uri" : "https://developer.arm.com/documentation/101888/0500/en/Preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/101888/0500/en/Preface",
      "PrintableUri" : "https://developer.arm.com/documentation/101888/0500/en/Preface",
      "ClickUri" : "https://developer.arm.com/documentation/101888/0500/Preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101888/0500/en/Preface",
      "Excerpt" : "Preface This preface introduces the Arm Ethos -U NPU Application development overview. It contains the following: About this book. Feedback. Preface Ethos-U55",
      "FirstSentences" : "Preface This preface introduces the Arm Ethos -U NPU Application development overview. It contains the following: About this book. Feedback. Preface Ethos-U55"
    } ],
    "totalNumberOfChildResults" : 20,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Ethos-U NPU Application development overview ",
      "document_number" : "101888",
      "document_version" : "0500",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4303387",
      "sysauthor" : "ARM",
      "sysurihash" : "yOVGðFj82rCVd3h7",
      "urihash" : "yOVGðFj82rCVd3h7",
      "sysuri" : "https://developer.arm.com/documentation/101888/0500/en/pdf/arm_ethos_u_npu_application_development_overview_101888_0500_05_en.pdf",
      "keywords" : "machine learning ecosystem, ml solutions, computer vision, neural network, ml, artificial intelligence ecosystem, machine learning, ethos",
      "systransactionid" : 864310,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1603447909000,
      "topparentid" : 4303387,
      "numberofpages" : 23,
      "sysconcepts" : "Ethos-U NPU ; feature map ; source code ; embedded system ; AXI interfaces ; documentation ; arm ; memory ; software stack ; neural network ; machine learning ; optimize performance ; written agreement ; third party ; provisions ; applications",
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "attachmentparentid" : 4303387,
      "parentitem" : "5fae5cefca04df4095c1ca1b",
      "concepts" : "Ethos-U NPU ; feature map ; source code ; embedded system ; AXI interfaces ; documentation ; arm ; memory ; software stack ; neural network ; machine learning ; optimize performance ; written agreement ; third party ; provisions ; applications",
      "documenttype" : "pdf",
      "isattachment" : "4303387",
      "sysindexeddate" : 1649151162000,
      "permanentid" : "0d660e806097c1aa9e44d8fcd0d9278b7847d5aa5afc7e22c4a5f6ed35ea",
      "syslanguage" : [ "English" ],
      "itemid" : "5fae5cefca04df4095c1ca31",
      "transactionid" : 864310,
      "title" : "Arm Ethos-U NPU Application development overview ",
      "subject" : "This manual gives an overview of the flow of data between an application and the Arm® Ethos-U NPU.",
      "date" : 1649151162000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101888:0500:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151162484083466,
      "sysisattachment" : "4303387",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4303387,
      "size" : 384152,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fae5cefca04df4095c1ca31",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150807632,
      "syssubject" : "This manual gives an overview of the flow of data between an application and the Arm® Ethos-U NPU.",
      "syssize" : 384152,
      "sysdate" : 1649151162000,
      "topparent" : "4303387",
      "author" : "ARM",
      "label_version" : "5.0",
      "systopparentid" : 4303387,
      "content_description" : "This manual gives an overview of the flow of data between an application and the Arm Ethos-U NPU.",
      "wordcount" : 853,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151162000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fae5cefca04df4095c1ca31",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151162484083466,
      "uri" : "https://developer.arm.com/documentation/101888/0500/en/pdf/arm_ethos_u_npu_application_development_overview_101888_0500_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Ethos-U NPU Application development overview",
    "Uri" : "https://developer.arm.com/documentation/101888/0500/en/pdf/arm_ethos_u_npu_application_development_overview_101888_0500_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101888/0500/en/pdf/arm_ethos_u_npu_application_development_overview_101888_0500_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fae5cefca04df4095c1ca31",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101888/0500/en/pdf/arm_ethos_u_npu_application_development_overview_101888_0500_05_en.pdf",
    "Excerpt" : "Date ... This document may include technical inaccuracies or typographical errors. ... DAMAGES. ... If any of the provisions contained in these terms conflict with any of the provisions of any ...",
    "FirstSentences" : "Arm® Ethos™-U NPU Version 5.0 Application development overview Copyright © 2020 Arm Limited or its affiliates. All rights reserved. 101888_0500_05_en Arm® Ethos™-U NPU Application development ..."
  }, {
    "title" : "Function and operation of module",
    "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
    "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
    "clickUri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge/Function-and-operation-of-module?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
    "excerpt" : "The next state is: ST_WENABLE, when there are no more peripheral transfers to perform ST_ ... The ST_RENABLE state is always entered from ST_READ. ... Function and operation of module AMBA",
    "firstSentences" : "Function and operation of module The APB bridge responds to transaction requests from the currently granted AHB master. The AHB transactions are then converted into APB transactions. The state ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2437,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA University Kit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
      "excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA University Kit Technical Reference Manual ",
        "document_number" : "ddi0226",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3470759",
        "sysurihash" : "MxFbp82KKñKHjNao",
        "urihash" : "MxFbp82KKñKHjNao",
        "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "systransactionid" : 864228,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181126125000,
        "topparentid" : 3470759,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912823000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147220000,
        "permanentid" : "a72e14e3f53d2120b80012d50c97ef8c790f1e73d81fcdee904aabec6864",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1070370daa596235e82f99",
        "transactionid" : 864228,
        "title" : "AMBA University Kit Technical Reference Manual ",
        "products" : [ "AMBA" ],
        "date" : 1649147220000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0226:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147220569278138,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1798,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147016515,
        "syssize" : 1798,
        "sysdate" : 1649147220000,
        "haslayout" : "1",
        "topparent" : "3470759",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3470759,
        "content_description" : "This document is the technical reference manual for the AUK.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147220000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0226/a/?lang=en",
        "modified" : 1638976531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147220569278138,
        "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA University Kit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
      "Excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "APB bridge",
      "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
      "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
      "clickUri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
      "excerpt" : "APB bridge The AHB to APB bridge is an AHB slave, providing an interface between the ... Read and write transfers on the AHB are converted into equivalent transfers on the ... APB bridge AMBA",
      "firstSentences" : "APB bridge The AHB to APB bridge is an AHB slave, providing an interface between the high- speed AHB and the low-power APB. Read and write transfers on the AHB are converted into equivalent ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA University Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
        "excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA University Kit Technical Reference Manual ",
          "document_number" : "ddi0226",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3470759",
          "sysurihash" : "MxFbp82KKñKHjNao",
          "urihash" : "MxFbp82KKñKHjNao",
          "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en",
          "systransactionid" : 864228,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1181126125000,
          "topparentid" : 3470759,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912823000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147220000,
          "permanentid" : "a72e14e3f53d2120b80012d50c97ef8c790f1e73d81fcdee904aabec6864",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1070370daa596235e82f99",
          "transactionid" : 864228,
          "title" : "AMBA University Kit Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649147220000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0226:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147220569278138,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147016515,
          "syssize" : 1798,
          "sysdate" : 1649147220000,
          "haslayout" : "1",
          "topparent" : "3470759",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3470759,
          "content_description" : "This document is the technical reference manual for the AUK.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147220000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0226/a/?lang=en",
          "modified" : 1638976531000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147220569278138,
          "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA University Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
        "Excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "APB bridge ",
        "document_number" : "ddi0226",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3470759",
        "sysurihash" : "1vF1Yl7hemM53AhU",
        "urihash" : "1vF1Yl7hemM53AhU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
        "systransactionid" : 864229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181126125000,
        "topparentid" : 3470759,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912823000,
        "sysconcepts" : "APB ; AHB ; bridge module ; block diagram ; transfers ; interface ; memory map ; signal generation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3470759,
        "parentitem" : "5f1070370daa596235e82f99",
        "concepts" : "APB ; AHB ; bridge module ; block diagram ; transfers ; interface ; memory map ; signal generation",
        "documenttype" : "html",
        "isattachment" : "3470759",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147262000,
        "permanentid" : "030beb19bde5e24424bb5af25eb9c75f972defe447d51dc433f94c4a0257",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1070370daa596235e82fcb",
        "transactionid" : 864229,
        "title" : "APB bridge ",
        "products" : [ "AMBA" ],
        "date" : 1649147262000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0226:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147262231399834,
        "sysisattachment" : "3470759",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3470759,
        "size" : 750,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147016515,
        "syssize" : 750,
        "sysdate" : 1649147262000,
        "haslayout" : "1",
        "topparent" : "3470759",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3470759,
        "content_description" : "This document is the technical reference manual for the AUK.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147262000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0226/a/AHB-Modules/APB-bridge?lang=en",
        "modified" : 1638976531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147262231399834,
        "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
        "syscollection" : "default"
      },
      "Title" : "APB bridge",
      "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge",
      "Excerpt" : "APB bridge The AHB to APB bridge is an AHB slave, providing an interface between the ... Read and write transfers on the AHB are converted into equivalent transfers on the ... APB bridge AMBA",
      "FirstSentences" : "APB bridge The AHB to APB bridge is an AHB slave, providing an interface between the high- speed AHB and the low-power APB. Read and write transfers on the AHB are converted into equivalent ..."
    }, {
      "title" : "AMBA University Kit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f1070380daa596235e83057",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
      "excerpt" : "Chapter 3 ... ARM DDI 0226A ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... Overview of the AUK ... 1-2 ... The AUK Microcontroller",
      "firstSentences" : "AMBA University Kit Revision: r0p0 Technical Reference Manual Copyright © 2001 ARM Limited. All rights reserved. ARM DDI 0226A ii AMBA University Kit Technical Reference Manual Copyright © 2001 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA University Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
        "excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA University Kit Technical Reference Manual ",
          "document_number" : "ddi0226",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3470759",
          "sysurihash" : "MxFbp82KKñKHjNao",
          "urihash" : "MxFbp82KKñKHjNao",
          "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en",
          "systransactionid" : 864228,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1181126125000,
          "topparentid" : 3470759,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912823000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147220000,
          "permanentid" : "a72e14e3f53d2120b80012d50c97ef8c790f1e73d81fcdee904aabec6864",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1070370daa596235e82f99",
          "transactionid" : 864228,
          "title" : "AMBA University Kit Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649147220000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0226:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147220569278138,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147016515,
          "syssize" : 1798,
          "sysdate" : 1649147220000,
          "haslayout" : "1",
          "topparent" : "3470759",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3470759,
          "content_description" : "This document is the technical reference manual for the AUK.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147220000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0226/a/?lang=en",
          "modified" : 1638976531000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147220569278138,
          "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA University Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
        "Excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA University Kit Technical Reference Manual ",
        "document_number" : "ddi0226",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3470759",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "xrLalueEZPnoXAyZ",
        "urihash" : "xrLalueEZPnoXAyZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
        "systransactionid" : 864229,
        "copyright" : "Copyright © 2001 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1181126125000,
        "topparentid" : 3470759,
        "numberofpages" : 202,
        "sysconcepts" : "block diagram ; signals ; transfers ; peripherals ; accesses ; rising edge ; data bus ; memory map ; slaves ; masters ; registers ; wait states ; pause controller ; controllers ; test mode ; multiplexors",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3470759,
        "parentitem" : "5f1070370daa596235e82f99",
        "concepts" : "block diagram ; signals ; transfers ; peripherals ; accesses ; rising edge ; data bus ; memory map ; slaves ; masters ; registers ; wait states ; pause controller ; controllers ; test mode ; multiplexors",
        "documenttype" : "pdf",
        "isattachment" : "3470759",
        "sysindexeddate" : 1649147250000,
        "permanentid" : "cee9c01ab094f4856dbb49c8d06092159aae066d2e277027909ce883c76c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1070380daa596235e83057",
        "transactionid" : 864229,
        "title" : "AMBA University Kit Technical Reference Manual ",
        "date" : 1649147241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0226:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147241940146616,
        "sysisattachment" : "3470759",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3470759,
        "size" : 1292433,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f1070380daa596235e83057",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147019186,
        "syssize" : 1292433,
        "sysdate" : 1649147241000,
        "topparent" : "3470759",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3470759,
        "content_description" : "This document is the technical reference manual for the AUK.",
        "wordcount" : 2376,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147250000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f1070380daa596235e83057",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147241940146616,
        "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
        "syscollection" : "default"
      },
      "Title" : "AMBA University Kit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f1070380daa596235e83057",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/pdf/DDI0226.pdf",
      "Excerpt" : "Chapter 3 ... ARM DDI 0226A ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... Overview of the AUK ... 1-2 ... The AUK Microcontroller",
      "FirstSentences" : "AMBA University Kit Revision: r0p0 Technical Reference Manual Copyright © 2001 ARM Limited. All rights reserved. ARM DDI 0226A ii AMBA University Kit Technical Reference Manual Copyright © 2001 ..."
    }, {
      "title" : "Arbiter signal interface",
      "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/Arbiter/Arbiter-signal-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
      "excerpt" : "HREADY Input Transfer done. ... Four, eight, and sixteen beat bursts are supported. ... This signal has the same timing as the HMASTER signals. Arbiter signal interface AMBA",
      "firstSentences" : "Arbiter signal interface Figure 4.7 shows the signal interface of the arbiter. Figure 4.7. Signal interface Table 4.2 describes the signals used in the arbiter. Signal Direction Description HCLK ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA University Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
        "excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA University Kit Technical Reference Manual ",
          "document_number" : "ddi0226",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3470759",
          "sysurihash" : "MxFbp82KKñKHjNao",
          "urihash" : "MxFbp82KKñKHjNao",
          "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en",
          "systransactionid" : 864228,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1181126125000,
          "topparentid" : 3470759,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912823000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147220000,
          "permanentid" : "a72e14e3f53d2120b80012d50c97ef8c790f1e73d81fcdee904aabec6864",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1070370daa596235e82f99",
          "transactionid" : 864228,
          "title" : "AMBA University Kit Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649147220000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0226:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147220569278138,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147016515,
          "syssize" : 1798,
          "sysdate" : 1649147220000,
          "haslayout" : "1",
          "topparent" : "3470759",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3470759,
          "content_description" : "This document is the technical reference manual for the AUK.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147220000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0226/a/?lang=en",
          "modified" : 1638976531000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147220569278138,
          "uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA University Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0226/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en",
        "Excerpt" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA University Kit Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arbiter signal interface ",
        "document_number" : "ddi0226",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3470759",
        "sysurihash" : "HqQñS8QIñQñUJvIW",
        "urihash" : "HqQñS8QIñQñUJvIW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
        "systransactionid" : 864228,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181126125000,
        "topparentid" : 3470759,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912823000,
        "sysconcepts" : "signal interface ; bus ; transfers ; Input Request ; arbiter ; responses ; bursts ; HGRANTx ; locked sequence ; highest priority ; incrementing ; reattempt",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3470759,
        "parentitem" : "5f1070370daa596235e82f99",
        "concepts" : "signal interface ; bus ; transfers ; Input Request ; arbiter ; responses ; bursts ; HGRANTx ; locked sequence ; highest priority ; incrementing ; reattempt",
        "documenttype" : "html",
        "isattachment" : "3470759",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147240000,
        "permanentid" : "6ec86b5e1abaeb6b4858d74ba23cf5d5797908e74d8ee6656152ba5fc91d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1070370daa596235e82fd2",
        "transactionid" : 864228,
        "title" : "Arbiter signal interface ",
        "products" : [ "AMBA" ],
        "date" : 1649147240000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0226:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147240062177783,
        "sysisattachment" : "3470759",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3470759,
        "size" : 2029,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/Arbiter/Arbiter-signal-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147016515,
        "syssize" : 2029,
        "sysdate" : 1649147240000,
        "haslayout" : "1",
        "topparent" : "3470759",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3470759,
        "content_description" : "This document is the technical reference manual for the AUK.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147240000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/Arbiter/Arbiter-signal-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0226/a/AHB-Modules/Arbiter/Arbiter-signal-interface?lang=en",
        "modified" : 1638976531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147240062177783,
        "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
        "syscollection" : "default"
      },
      "Title" : "Arbiter signal interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/Arbiter/Arbiter-signal-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/Arbiter/Arbiter-signal-interface",
      "Excerpt" : "HREADY Input Transfer done. ... Four, eight, and sixteen beat bursts are supported. ... This signal has the same timing as the HMASTER signals. Arbiter signal interface AMBA",
      "FirstSentences" : "Arbiter signal interface Figure 4.7 shows the signal interface of the arbiter. Figure 4.7. Signal interface Table 4.2 describes the signals used in the arbiter. Signal Direction Description HCLK ..."
    } ],
    "totalNumberOfChildResults" : 158,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Function and operation of module ",
      "document_number" : "ddi0226",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3470759",
      "sysurihash" : "b8kUiNhEG6YZ4Gqr",
      "urihash" : "b8kUiNhEG6YZ4Gqr",
      "sysuri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
      "systransactionid" : 864229,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1181126125000,
      "topparentid" : 3470759,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594912823000,
      "sysconcepts" : "peripherals ; APB ; AHB ; signals ; driven HIGH ; pending transfer ; relevant PSEL ; WWAIT ; AMBA Specification ; timing diagrams ; undefined location ; HREADYout",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 3470759,
      "parentitem" : "5f1070370daa596235e82f99",
      "concepts" : "peripherals ; APB ; AHB ; signals ; driven HIGH ; pending transfer ; relevant PSEL ; WWAIT ; AMBA Specification ; timing diagrams ; undefined location ; HREADYout",
      "documenttype" : "html",
      "isattachment" : "3470759",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147262000,
      "permanentid" : "a8c30faaf1f371afc96a93f19f3e4cdcc25c1b386089a33ba683f88905cd",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1070370daa596235e82fce",
      "transactionid" : 864229,
      "title" : "Function and operation of module ",
      "products" : [ "AMBA" ],
      "date" : 1649147262000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0226:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147262821545922,
      "sysisattachment" : "3470759",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3470759,
      "size" : 4981,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge/Function-and-operation-of-module?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147016515,
      "syssize" : 4981,
      "sysdate" : 1649147262000,
      "haslayout" : "1",
      "topparent" : "3470759",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3470759,
      "content_description" : "This document is the technical reference manual for the AUK.",
      "wordcount" : 168,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147262000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge/Function-and-operation-of-module?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0226/a/AHB-Modules/APB-bridge/Function-and-operation-of-module?lang=en",
      "modified" : 1638976531000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147262821545922,
      "uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
      "syscollection" : "default"
    },
    "Title" : "Function and operation of module",
    "Uri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0226/a/AHB-Modules/APB-bridge/Function-and-operation-of-module?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0226/a/en/AHB-Modules/APB-bridge/Function-and-operation-of-module",
    "Excerpt" : "The next state is: ST_WENABLE, when there are no more peripheral transfers to perform ST_ ... The ST_RENABLE state is always entered from ST_READ. ... Function and operation of module AMBA",
    "FirstSentences" : "Function and operation of module The APB bridge responds to transaction requests from the currently granted AHB master. The AHB transactions are then converted into APB transactions. The state ..."
  }, {
    "title" : "Write address generation",
    "uri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/address-generation/write-address-generation",
    "printableUri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/address-generation/write-address-generation",
    "clickUri" : "https://developer.arm.com/documentation/ddi0242/b/functional-description/address-generation/write-address-generation?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0242/b/en/functional-description/address-generation/write-address-generation",
    "excerpt" : "Write address generation The write pointer register (WritePointerReg) sets the trace RAM start address. It must be programmed before trace capture is enabled.",
    "firstSentences" : "Write address generation The write pointer register (WritePointerReg) sets the trace RAM start address. It must be programmed before trace capture is enabled. The WritePointerReg increments when ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2437,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Embedded Trace Buffer Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0242/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0242/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0242/b/en",
      "excerpt" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Embedded Trace Buffer Technical Reference Manual ",
        "document_number" : "ddi0242",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3479926",
        "sysurihash" : "QñDly0ftoOUiSiKW",
        "urihash" : "QñDly0ftoOUiSiKW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0242/b/en",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389113000,
        "topparentid" : 3479926,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370466000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146891000,
        "permanentid" : "82bb10da454d3f6d8ab46777982e00eff042a38d69e64312b54a71004228",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e17a2fd977155116a3c4b",
        "transactionid" : 864222,
        "title" : "Embedded Trace Buffer Technical Reference Manual ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649146891000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0242:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146891498650664,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1811,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146636666,
        "syssize" : 1811,
        "sysdate" : 1649146891000,
        "haslayout" : "1",
        "topparent" : "3479926",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3479926,
        "content_description" : "This document is the technical reference manual for the ETB.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146891000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0242/b/?lang=en",
        "modified" : 1638977082000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146891498650664,
        "uri" : "https://developer.arm.com/documentation/ddi0242/b/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Buffer Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0242/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0242/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0242/b/en",
      "Excerpt" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "BIST interface",
      "uri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/bist-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/bist-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0242/b/functional-description/bist-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0242/b/en/functional-description/bist-interface",
      "excerpt" : "BIST interface ATPG testing can only test out the interface between the ETB RAM and ... It is unable to find faults in the actual RAM. ... When BISTEN is HIGH do not: set the TraceCaptEn bit.",
      "firstSentences" : "BIST interface ATPG testing can only test out the interface between the ETB RAM and the ETB. It is unable to find faults in the actual RAM. A Built-In Self Test (BIST) interface is required that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Embedded Trace Buffer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0242/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0242/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0242/b/en",
        "excerpt" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Embedded Trace Buffer Technical Reference Manual ",
          "document_number" : "ddi0242",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3479926",
          "sysurihash" : "QñDly0ftoOUiSiKW",
          "urihash" : "QñDly0ftoOUiSiKW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0242/b/en",
          "systransactionid" : 864222,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176389113000,
          "topparentid" : 3479926,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370466000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146891000,
          "permanentid" : "82bb10da454d3f6d8ab46777982e00eff042a38d69e64312b54a71004228",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e17a2fd977155116a3c4b",
          "transactionid" : 864222,
          "title" : "Embedded Trace Buffer Technical Reference Manual ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649146891000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0242:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146891498650664,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1811,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146636666,
          "syssize" : 1811,
          "sysdate" : 1649146891000,
          "haslayout" : "1",
          "topparent" : "3479926",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3479926,
          "content_description" : "This document is the technical reference manual for the ETB.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146891000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0242/b/?lang=en",
          "modified" : 1638977082000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146891498650664,
          "uri" : "https://developer.arm.com/documentation/ddi0242/b/en",
          "syscollection" : "default"
        },
        "Title" : "Embedded Trace Buffer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0242/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0242/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0242/b/en",
        "Excerpt" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "BIST interface ",
        "document_number" : "ddi0242",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3479926",
        "sysurihash" : "UCob5b9O5coxBihr",
        "urihash" : "UCob5b9O5coxBihr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/bist-interface",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389113000,
        "topparentid" : 3479926,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370466000,
        "sysconcepts" : "BIST interface ; block diagram ; functional mode ; controller access ; TraceCaptEn ; faults",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 3479926,
        "parentitem" : "5e8e17a2fd977155116a3c4b",
        "concepts" : "BIST interface ; block diagram ; functional mode ; controller access ; TraceCaptEn ; faults",
        "documenttype" : "html",
        "isattachment" : "3479926",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146897000,
        "permanentid" : "c7d1b595d8946f7cd96510163413bd9f094612d74ad1dff1021a93effb10",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e17a2fd977155116a3c68",
        "transactionid" : 864222,
        "title" : "BIST interface ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649146897000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0242:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146897022004713,
        "sysisattachment" : "3479926",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3479926,
        "size" : 652,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0242/b/functional-description/bist-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146636666,
        "syssize" : 652,
        "sysdate" : 1649146897000,
        "haslayout" : "1",
        "topparent" : "3479926",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3479926,
        "content_description" : "This document is the technical reference manual for the ETB.",
        "wordcount" : 62,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146897000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0242/b/functional-description/bist-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0242/b/functional-description/bist-interface?lang=en",
        "modified" : 1638977082000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146897022004713,
        "uri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/bist-interface",
        "syscollection" : "default"
      },
      "Title" : "BIST interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/bist-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/bist-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0242/b/functional-description/bist-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0242/b/en/functional-description/bist-interface",
      "Excerpt" : "BIST interface ATPG testing can only test out the interface between the ETB RAM and ... It is unable to find faults in the actual RAM. ... When BISTEN is HIGH do not: set the TraceCaptEn bit.",
      "FirstSentences" : "BIST interface ATPG testing can only test out the interface between the ETB RAM and the ETB. It is unable to find faults in the actual RAM. A Built-In Self Test (BIST) interface is required that ..."
    }, {
      "title" : "Embedded Trace Buffer Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0242/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0242/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0242/b/en",
      "excerpt" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Embedded Trace Buffer Technical Reference Manual ",
        "document_number" : "ddi0242",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3479926",
        "sysurihash" : "QñDly0ftoOUiSiKW",
        "urihash" : "QñDly0ftoOUiSiKW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0242/b/en",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389113000,
        "topparentid" : 3479926,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370466000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146891000,
        "permanentid" : "82bb10da454d3f6d8ab46777982e00eff042a38d69e64312b54a71004228",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e17a2fd977155116a3c4b",
        "transactionid" : 864222,
        "title" : "Embedded Trace Buffer Technical Reference Manual ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649146891000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0242:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146891498650664,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1811,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146636666,
        "syssize" : 1811,
        "sysdate" : 1649146891000,
        "haslayout" : "1",
        "topparent" : "3479926",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3479926,
        "content_description" : "This document is the technical reference manual for the ETB.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146891000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0242/b/?lang=en",
        "modified" : 1638977082000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146891498650664,
        "uri" : "https://developer.arm.com/documentation/ddi0242/b/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Buffer Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0242/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0242/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0242/b/en",
      "Excerpt" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/functional-information/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/functional-information/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0242/b/functional-description/functional-information/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0242/b/en/functional-description/functional-information/interfaces",
      "excerpt" : "Interfaces The on-chip ETB module has three primary interfaces: the trace port from the ETM a 5-pin IEEE ... Additionally, the ETB accesses a trace RAM that must be implemented in the target ...",
      "firstSentences" : "Interfaces The on-chip ETB module has three primary interfaces: the trace port from the ETM a 5-pin IEEE 1149.1 (JTAG) interface an AHB slave-based memory-mapped peripheral to give software access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Embedded Trace Buffer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0242/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0242/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0242/b/en",
        "excerpt" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Embedded Trace Buffer Technical Reference Manual ",
          "document_number" : "ddi0242",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3479926",
          "sysurihash" : "QñDly0ftoOUiSiKW",
          "urihash" : "QñDly0ftoOUiSiKW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0242/b/en",
          "systransactionid" : 864222,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176389113000,
          "topparentid" : 3479926,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370466000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146891000,
          "permanentid" : "82bb10da454d3f6d8ab46777982e00eff042a38d69e64312b54a71004228",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e17a2fd977155116a3c4b",
          "transactionid" : 864222,
          "title" : "Embedded Trace Buffer Technical Reference Manual ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649146891000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0242:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146891498650664,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1811,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146636666,
          "syssize" : 1811,
          "sysdate" : 1649146891000,
          "haslayout" : "1",
          "topparent" : "3479926",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3479926,
          "content_description" : "This document is the technical reference manual for the ETB.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146891000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0242/b/?lang=en",
          "modified" : 1638977082000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146891498650664,
          "uri" : "https://developer.arm.com/documentation/ddi0242/b/en",
          "syscollection" : "default"
        },
        "Title" : "Embedded Trace Buffer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0242/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0242/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0242/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0242/b/en",
        "Excerpt" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Embedded Trace Buffer Technical Reference Manual (Rev 0) Copyright 2001-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "ddi0242",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3479926",
        "sysurihash" : "pF9lYvfdXVJXgL3e",
        "urihash" : "pF9lYvfdXVJXgL3e",
        "sysuri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/functional-information/interfaces",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389113000,
        "topparentid" : 3479926,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370466000,
        "sysconcepts" : "RAM interface ; ETB module ; accesses ; system integrator ; single generic ; target technology ; memory-mapped peripheral ; AHB slave-based",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 3479926,
        "parentitem" : "5e8e17a2fd977155116a3c4b",
        "concepts" : "RAM interface ; ETB module ; accesses ; system integrator ; single generic ; target technology ; memory-mapped peripheral ; AHB slave-based",
        "documenttype" : "html",
        "isattachment" : "3479926",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146891000,
        "permanentid" : "112bed4e31cf2995a585b7939778d18cb8fd91ba82166934852bcb766558",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e17a2fd977155116a3c5c",
        "transactionid" : 864222,
        "title" : "Interfaces ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649146891000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0242:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146891436014472,
        "sysisattachment" : "3479926",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3479926,
        "size" : 703,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0242/b/functional-description/functional-information/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146636650,
        "syssize" : 703,
        "sysdate" : 1649146891000,
        "haslayout" : "1",
        "topparent" : "3479926",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3479926,
        "content_description" : "This document is the technical reference manual for the ETB.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146891000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0242/b/functional-description/functional-information/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0242/b/functional-description/functional-information/interfaces?lang=en",
        "modified" : 1638977082000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146891436014472,
        "uri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/functional-information/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/functional-information/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/functional-information/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0242/b/functional-description/functional-information/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0242/b/en/functional-description/functional-information/interfaces",
      "Excerpt" : "Interfaces The on-chip ETB module has three primary interfaces: the trace port from the ETM a 5-pin IEEE ... Additionally, the ETB accesses a trace RAM that must be implemented in the target ...",
      "FirstSentences" : "Interfaces The on-chip ETB module has three primary interfaces: the trace port from the ETM a 5-pin IEEE 1149.1 (JTAG) interface an AHB slave-based memory-mapped peripheral to give software access ..."
    } ],
    "totalNumberOfChildResults" : 77,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Write address generation ",
      "document_number" : "ddi0242",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3479926",
      "sysurihash" : "ggCMPAG1KyLeHeMO",
      "urihash" : "ggCMPAG1KyLeHeMO",
      "sysuri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/address-generation/write-address-generation",
      "systransactionid" : 864222,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176389113000,
      "topparentid" : 3479926,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370466000,
      "sysconcepts" : "trace capture ; WritePointerReg ; RAM ; register ; pointer ; controller clock ; Data Formatter ; DataValid flag ; TraceCaptEn",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "attachmentparentid" : 3479926,
      "parentitem" : "5e8e17a2fd977155116a3c4b",
      "concepts" : "trace capture ; WritePointerReg ; RAM ; register ; pointer ; controller clock ; Data Formatter ; DataValid flag ; TraceCaptEn",
      "documenttype" : "html",
      "isattachment" : "3479926",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146898000,
      "permanentid" : "7f3ae598d6094d86301e3f40f4ddf3165d1e747c6ca7a56724d186791a5d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e17a2fd977155116a3c66",
      "transactionid" : 864222,
      "title" : "Write address generation ",
      "products" : [ "Debug Visibility and Trace" ],
      "date" : 1649146898000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0242:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146898573624917,
      "sysisattachment" : "3479926",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3479926,
      "size" : 683,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0242/b/functional-description/address-generation/write-address-generation?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146636666,
      "syssize" : 683,
      "sysdate" : 1649146898000,
      "haslayout" : "1",
      "topparent" : "3479926",
      "label_version" : "0.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3479926,
      "content_description" : "This document is the technical reference manual for the ETB.",
      "wordcount" : 61,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146898000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0242/b/functional-description/address-generation/write-address-generation?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0242/b/functional-description/address-generation/write-address-generation?lang=en",
      "modified" : 1638977082000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146898573624917,
      "uri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/address-generation/write-address-generation",
      "syscollection" : "default"
    },
    "Title" : "Write address generation",
    "Uri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/address-generation/write-address-generation",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0242/b/en/functional-description/address-generation/write-address-generation",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0242/b/functional-description/address-generation/write-address-generation?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0242/b/en/functional-description/address-generation/write-address-generation",
    "Excerpt" : "Write address generation The write pointer register (WritePointerReg) sets the trace RAM start address. It must be programmed before trace capture is enabled.",
    "FirstSentences" : "Write address generation The write pointer register (WritePointerReg) sets the trace RAM start address. It must be programmed before trace capture is enabled. The WritePointerReg increments when ..."
  }, {
    "title" : "Resource identification",
    "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
    "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
    "clickUri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/resource-identification?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
    "excerpt" : "Resource identification To identify a resource requires seven bits: three bits for the resource type four bits ... Table 2.3 describes the resource encoding. ... Resource identification AMBA",
    "firstSentences" : "Resource identification To identify a resource requires seven bits: three bits for the resource type four bits for the index. Table 2.3 describes the resource encoding. Bit Description [6:4] ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2437,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
      "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
      "firstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
        "document_number" : "ddi0328",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987354",
        "sysurihash" : "PVpsxfIðW2eBBoTR",
        "urihash" : "PVpsxfIðW2eBBoTR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1209413175000,
        "topparentid" : 4987354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377050000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085072000,
        "permanentid" : "194e86700394e723af7780ddcbc00eb9d7ab5d9ba96aa118d2f3a36330dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e315afd977155116a81b2",
        "transactionid" : 863768,
        "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
        "products" : [ "AMBA" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0328:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072595876781,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2059,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084936391,
        "syssize" : 2059,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "4987354",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987354,
        "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
        "wordcount" : 165,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0328/e/?lang=en",
        "modified" : 1639043196000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072595876781,
        "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
      "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
      "FirstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e315cfd977155116a8273",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... ARM delivered this document to. ... Web Address ... http://www.arm.com ... Copyright © 2004-2008 ARM Limited.",
      "firstSentences" : "AMBA AHB Trace Macrocell (HTM) Revision: r0p4 Technical Reference Manual Copyright © 2004-2008 ARM Limited. All rights reserved. ARM DDI 0328E ii AMBA AHB Trace Macrocell (HTM) Technical Reference ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
        "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
        "firstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
          "document_number" : "ddi0328",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987354",
          "sysurihash" : "PVpsxfIðW2eBBoTR",
          "urihash" : "PVpsxfIðW2eBBoTR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1209413175000,
          "topparentid" : 4987354,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377050000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085072000,
          "permanentid" : "194e86700394e723af7780ddcbc00eb9d7ab5d9ba96aa118d2f3a36330dc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e315afd977155116a81b2",
          "transactionid" : 863768,
          "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649085072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0328:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085072595876781,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2059,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084936391,
          "syssize" : 2059,
          "sysdate" : 1649085072000,
          "haslayout" : "1",
          "topparent" : "4987354",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987354,
          "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0328/e/?lang=en",
          "modified" : 1639043196000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085072595876781,
          "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
        "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
        "FirstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
        "document_number" : "ddi0328",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987354",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "YvlTsbU3tdswGHK3",
        "urihash" : "YvlTsbU3tdswGHK3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
        "systransactionid" : 863769,
        "copyright" : "Copyright ©€2004-2008 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1209413175000,
        "topparentid" : 4987354,
        "numberofpages" : 198,
        "sysconcepts" : "registers ; shows ; transfers ; assignments ; signals ; wait states ; FIFOs ; resources ; controllers ; triggering ; functionality ; ATB ; accesses ; clamping logic ; tracing ; clock",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4987354,
        "parentitem" : "5e8e315afd977155116a81b2",
        "concepts" : "registers ; shows ; transfers ; assignments ; signals ; wait states ; FIFOs ; resources ; controllers ; triggering ; functionality ; ATB ; accesses ; clamping logic ; tracing ; clock",
        "documenttype" : "pdf",
        "isattachment" : "4987354",
        "sysindexeddate" : 1649085135000,
        "permanentid" : "37e943d1143452ebdca1fea7a8853c49bdf9583329bdae0652ef57a1f5f2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e315cfd977155116a8273",
        "transactionid" : 863769,
        "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
        "date" : 1649085135000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0328:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085135430566483,
        "sysisattachment" : "4987354",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987354,
        "size" : 1522258,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e315cfd977155116a8273",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084938961,
        "syssize" : 1522258,
        "sysdate" : 1649085135000,
        "topparent" : "4987354",
        "author" : "ARM Limited",
        "label_version" : "r0p4",
        "systopparentid" : 4987354,
        "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
        "wordcount" : 2227,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085135000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e315cfd977155116a8273",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085135430566483,
        "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e315cfd977155116a8273",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... ARM delivered this document to. ... Web Address ... http://www.arm.com ... Copyright © 2004-2008 ARM Limited.",
      "FirstSentences" : "AMBA AHB Trace Macrocell (HTM) Revision: r0p4 Technical Reference Manual Copyright © 2004-2008 ARM Limited. All rights reserved. ARM DDI 0328E ii AMBA AHB Trace Macrocell (HTM) Technical Reference ..."
    }, {
      "title" : "Internal event bus",
      "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
      "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
      "clickUri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/internal-event-bus?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
      "excerpt" : "Internal event bus Some of the resources only require signals from AHB or control ... Other resources require outputs from other resources, and are called derived ... Internal event bus AMBA",
      "firstSentences" : "Internal event bus Some of the resources only require signals from AHB or control registers to generate output, and are called primary resources. Other resources require outputs from other ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
        "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
        "firstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
          "document_number" : "ddi0328",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987354",
          "sysurihash" : "PVpsxfIðW2eBBoTR",
          "urihash" : "PVpsxfIðW2eBBoTR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1209413175000,
          "topparentid" : 4987354,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377050000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085072000,
          "permanentid" : "194e86700394e723af7780ddcbc00eb9d7ab5d9ba96aa118d2f3a36330dc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e315afd977155116a81b2",
          "transactionid" : 863768,
          "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649085072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0328:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085072595876781,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2059,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084936391,
          "syssize" : 2059,
          "sysdate" : 1649085072000,
          "haslayout" : "1",
          "topparent" : "4987354",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987354,
          "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0328/e/?lang=en",
          "modified" : 1639043196000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085072595876781,
          "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
        "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
        "FirstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Internal event bus ",
        "document_number" : "ddi0328",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987354",
        "sysurihash" : "cAaFg830zlYz66ñF",
        "urihash" : "cAaFg830zlYz66ñF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1209413175000,
        "topparentid" : 4987354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377050000,
        "sysconcepts" : "derived resources ; event bus ; register ; control ; signals ; Boolean function ; design ; AHB",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4987354,
        "parentitem" : "5e8e315afd977155116a81b2",
        "concepts" : "derived resources ; event bus ; register ; control ; signals ; Boolean function ; design ; AHB",
        "documenttype" : "html",
        "isattachment" : "4987354",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085133000,
        "permanentid" : "cb6f61920c2f3c0018c9a504f0d31c5406eebad16739c1c1faaef067be91",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e315afd977155116a81d7",
        "transactionid" : 863769,
        "title" : "Internal event bus ",
        "products" : [ "AMBA" ],
        "date" : 1649085133000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0328:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085133232876861,
        "sysisattachment" : "4987354",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987354,
        "size" : 711,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/internal-event-bus?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084936391,
        "syssize" : 711,
        "sysdate" : 1649085133000,
        "haslayout" : "1",
        "topparent" : "4987354",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987354,
        "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085133000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/internal-event-bus?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0328/e/functional-description/htm-resources/internal-event-bus?lang=en",
        "modified" : 1639043196000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085133232876861,
        "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
        "syscollection" : "default"
      },
      "Title" : "Internal event bus",
      "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/internal-event-bus?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
      "Excerpt" : "Internal event bus Some of the resources only require signals from AHB or control ... Other resources require outputs from other resources, and are called derived ... Internal event bus AMBA",
      "FirstSentences" : "Internal event bus Some of the resources only require signals from AHB or control registers to generate output, and are called primary resources. Other resources require outputs from other ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description The HTM is a real-time trace module capable of address and data ... This chapter contains the following sections: HTM structure HTM trace control block ...",
      "firstSentences" : "Chapter 2. Functional Description The HTM is a real-time trace module capable of address and data tracing of the AHB bus. This chapter contains the following sections: HTM structure HTM trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
        "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
        "firstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
          "document_number" : "ddi0328",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987354",
          "sysurihash" : "PVpsxfIðW2eBBoTR",
          "urihash" : "PVpsxfIðW2eBBoTR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1209413175000,
          "topparentid" : 4987354,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377050000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085072000,
          "permanentid" : "194e86700394e723af7780ddcbc00eb9d7ab5d9ba96aa118d2f3a36330dc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e315afd977155116a81b2",
          "transactionid" : 863768,
          "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649085072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0328:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085072595876781,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2059,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084936391,
          "syssize" : 2059,
          "sysdate" : 1649085072000,
          "haslayout" : "1",
          "topparent" : "4987354",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987354,
          "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0328/e/?lang=en",
          "modified" : 1639043196000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085072595876781,
          "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
        "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
        "FirstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0328",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987354",
        "sysurihash" : "jSexuAOZMw4XJaES",
        "urihash" : "jSexuAOZMw4XJaES",
        "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1209413175000,
        "topparentid" : 4987354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377050000,
        "sysconcepts" : "resources ; bus ; trace ; unit Endianness ; module capable ; idle ; Functional",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4987354,
        "parentitem" : "5e8e315afd977155116a81b2",
        "concepts" : "resources ; bus ; trace ; unit Endianness ; module capable ; idle ; Functional",
        "documenttype" : "html",
        "isattachment" : "4987354",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085073000,
        "permanentid" : "c9e2e008a2b59073595e3065afb21fcc0e69c3cb18c2c63ba2f881703161",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e315afd977155116a81d1",
        "transactionid" : 863768,
        "title" : "Functional Description ",
        "products" : [ "AMBA" ],
        "date" : 1649085073000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0328:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085073796207471,
        "sysisattachment" : "4987354",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987354,
        "size" : 414,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084936391,
        "syssize" : 414,
        "sysdate" : 1649085073000,
        "haslayout" : "1",
        "topparent" : "4987354",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987354,
        "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0328/e/functional-description?lang=en",
        "modified" : 1639043196000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085073796207471,
        "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description The HTM is a real-time trace module capable of address and data ... This chapter contains the following sections: HTM structure HTM trace control block ...",
      "FirstSentences" : "Chapter 2. Functional Description The HTM is a real-time trace module capable of address and data tracing of the AHB bus. This chapter contains the following sections: HTM structure HTM trace ..."
    } ],
    "totalNumberOfChildResults" : 170,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Resource identification ",
      "document_number" : "ddi0328",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4987354",
      "sysurihash" : "xmñgLCAOA0r9BTcT",
      "urihash" : "xmñgLCAOA0r9BTcT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
      "systransactionid" : 863769,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1209413175000,
      "topparentid" : 4987354,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377050000,
      "sysconcepts" : "resource types ; address comparators ; encodings ; hard-wired input ; Reserved Trace ; AMBA Control ; b111 ; start ; Sequencer",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4987354,
      "parentitem" : "5e8e315afd977155116a81b2",
      "concepts" : "resource types ; address comparators ; encodings ; hard-wired input ; Reserved Trace ; AMBA Control ; b111 ; start ; Sequencer",
      "documenttype" : "html",
      "isattachment" : "4987354",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085135000,
      "permanentid" : "4fe75d45d330b94580270afe7d0bf6546df276fbe42bcc46283b4a86a044",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e315afd977155116a81d9",
      "transactionid" : 863769,
      "title" : "Resource identification ",
      "products" : [ "AMBA" ],
      "date" : 1649085135000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0328:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085135687191434,
      "sysisattachment" : "4987354",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4987354,
      "size" : 1184,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/resource-identification?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084936391,
      "syssize" : 1184,
      "sysdate" : 1649085135000,
      "haslayout" : "1",
      "topparent" : "4987354",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4987354,
      "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
      "wordcount" : 95,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085135000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/resource-identification?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0328/e/functional-description/htm-resources/resource-identification?lang=en",
      "modified" : 1639043196000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085135687191434,
      "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
      "syscollection" : "default"
    },
    "Title" : "Resource identification",
    "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/resource-identification?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
    "Excerpt" : "Resource identification To identify a resource requires seven bits: three bits for the resource type four bits ... Table 2.3 describes the resource encoding. ... Resource identification AMBA",
    "FirstSentences" : "Resource identification To identify a resource requires seven bits: three bits for the resource type four bits for the index. Table 2.3 describes the resource encoding. Bit Description [6:4] ..."
  }, {
    "title" : "Global configurability",
    "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/functional-information/global-configurability?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "excerpt" : "Global configurability The size of the trace RAM is configurable. See the ETB11 Implementation Guide for more information. ... ETB11 must always use 32-bit trace RAM with ETM11RV.",
    "firstSentences" : "Global configurability The size of the trace RAM is configurable. See the ETB11 Implementation Guide for more information. Throughout this document ETB_ADDR_WIDTH refers to the address of the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2437,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETB11 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
      "excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETB11 Technical Reference Manual ",
        "document_number" : "ddi0275",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488431",
        "sysurihash" : "5ZLy3KdQWDj0N3i1",
        "urihash" : "5ZLy3KdQWDj0N3i1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "systransactionid" : 863677,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756805000,
        "topparentid" : 3488431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373354000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080615000,
        "permanentid" : "99aaa390f0a7d36020aa123726ed19e32daad5bfb0006592a925c7952db0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e22ea88295d1e18d377af",
        "transactionid" : 863677,
        "title" : "ETB11 Technical Reference Manual ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649080615000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0275:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080615366616493,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1975,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080519743,
        "syssize" : 1975,
        "sysdate" : 1649080615000,
        "haslayout" : "1",
        "topparent" : "3488431",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488431,
        "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
        "wordcount" : 157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080615000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0275/d/?lang=en",
        "modified" : 1638977990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080615366616493,
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "syscollection" : "default"
      },
      "Title" : "ETB11 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
      "Excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AHB transfers",
      "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "excerpt" : "AHB transfers This section describes: Read transfer Write transfer. AHB transfers Debug Visibility and Trace",
      "firstSentences" : "AHB transfers This section describes: Read transfer Write transfer. AHB transfers Debug Visibility and Trace",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETB11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETB11 Technical Reference Manual ",
          "document_number" : "ddi0275",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488431",
          "sysurihash" : "5ZLy3KdQWDj0N3i1",
          "urihash" : "5ZLy3KdQWDj0N3i1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "systransactionid" : 863677,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756805000,
          "topparentid" : 3488431,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373354000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080615000,
          "permanentid" : "99aaa390f0a7d36020aa123726ed19e32daad5bfb0006592a925c7952db0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e22ea88295d1e18d377af",
          "transactionid" : 863677,
          "title" : "ETB11 Technical Reference Manual ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649080615000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0275:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080615366616493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1975,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080519743,
          "syssize" : 1975,
          "sysdate" : 1649080615000,
          "haslayout" : "1",
          "topparent" : "3488431",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488431,
          "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080615000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0275/d/?lang=en",
          "modified" : 1638977990000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080615366616493,
          "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETB11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "Excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB transfers ",
        "document_number" : "ddi0275",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488431",
        "sysurihash" : "qTlNLRCVcFESeðNK",
        "urihash" : "qTlNLRCVcFESeðNK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1172756805000,
        "topparentid" : 3488431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373354000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 3488431,
        "parentitem" : "5e8e22ea88295d1e18d377af",
        "documenttype" : "html",
        "isattachment" : "3488431",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080644000,
        "permanentid" : "faea2ec05610d2b42efe1e8eaf1ff19de2644caa3fd9d89ffe0522ab19e5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e22eb88295d1e18d377d6",
        "transactionid" : 863678,
        "title" : "AHB transfers ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649080644000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0275:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080644509639306,
        "sysisattachment" : "3488431",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488431,
        "size" : 108,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080519743,
        "syssize" : 108,
        "sysdate" : 1649080644000,
        "haslayout" : "1",
        "topparent" : "3488431",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488431,
        "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
        "wordcount" : 12,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080644000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0275/d/functional-description/ahb-transfers?lang=en",
        "modified" : 1638977990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080644509639306,
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
        "syscollection" : "default"
      },
      "Title" : "AHB transfers",
      "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "Excerpt" : "AHB transfers This section describes: Read transfer Write transfer. AHB transfers Debug Visibility and Trace",
      "FirstSentences" : "AHB transfers This section describes: Read transfer Write transfer. AHB transfers Debug Visibility and Trace"
    }, {
      "title" : "Test data registers",
      "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/tap-controller/test-data-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "excerpt" : "Test data registers There are two test data registers that can be connected between ... They are described in: Bypass Register Scan chain 0. ... Test data registers Debug Visibility and Trace",
      "firstSentences" : "Test data registers There are two test data registers that can be connected between DBGTDI and DBGTDO. They are described in: Bypass Register Scan chain 0. Bypass Register This is a single bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETB11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETB11 Technical Reference Manual ",
          "document_number" : "ddi0275",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488431",
          "sysurihash" : "5ZLy3KdQWDj0N3i1",
          "urihash" : "5ZLy3KdQWDj0N3i1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "systransactionid" : 863677,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756805000,
          "topparentid" : 3488431,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373354000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080615000,
          "permanentid" : "99aaa390f0a7d36020aa123726ed19e32daad5bfb0006592a925c7952db0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e22ea88295d1e18d377af",
          "transactionid" : 863677,
          "title" : "ETB11 Technical Reference Manual ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649080615000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0275:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080615366616493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1975,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080519743,
          "syssize" : 1975,
          "sysdate" : 1649080615000,
          "haslayout" : "1",
          "topparent" : "3488431",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488431,
          "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080615000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0275/d/?lang=en",
          "modified" : 1638977990000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080615366616493,
          "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETB11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "Excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Test data registers ",
        "document_number" : "ddi0275",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488431",
        "sysurihash" : "RDKlzjvhWzFqDze5",
        "urihash" : "RDKlzjvhWzFqDze5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756805000,
        "topparentid" : 3488431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373354000,
        "sysconcepts" : "registers ; test data ; instruction ; Bypass ; controller ; accesses ; Scan ; parallel input ; transfers serial",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 3488431,
        "parentitem" : "5e8e22ea88295d1e18d377af",
        "concepts" : "registers ; test data ; instruction ; Bypass ; controller ; accesses ; Scan ; parallel input ; transfers serial",
        "documenttype" : "html",
        "isattachment" : "3488431",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080644000,
        "permanentid" : "7e183da6ae6acd45329adbfeba43931323179fc7b4b30421a0a2e59f2f4b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e22eb88295d1e18d377cc",
        "transactionid" : 863678,
        "title" : "Test data registers ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649080644000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0275:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080644288482883,
        "sysisattachment" : "3488431",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488431,
        "size" : 1051,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/tap-controller/test-data-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080519743,
        "syssize" : 1051,
        "sysdate" : 1649080644000,
        "haslayout" : "1",
        "topparent" : "3488431",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488431,
        "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080644000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/tap-controller/test-data-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0275/d/functional-description/tap-controller/test-data-registers?lang=en",
        "modified" : 1638977990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080644288482883,
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
        "syscollection" : "default"
      },
      "Title" : "Test data registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/tap-controller/test-data-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "Excerpt" : "Test data registers There are two test data registers that can be connected between ... They are described in: Bypass Register Scan chain 0. ... Test data registers Debug Visibility and Trace",
      "FirstSentences" : "Test data registers There are two test data registers that can be connected between DBGTDI and DBGTDO. They are described in: Bypass Register Scan chain 0. Bypass Register This is a single bit ..."
    }, {
      "title" : "Read transfer",
      "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers/read-transfer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "excerpt" : "How the CReq, CAck, and HAck signals are produced is shown in Figure 2.8. ... Figure 2.10. Software read cycle with synchronous CLK and HCLK Read transfer Debug Visibility and Trace",
      "firstSentences" : "Read transfer Two types of read transfer are described: Asynchronous HCLK and CLK Synchronous HCLK and CLK. Asynchronous HCLK and CLK When HSEL goes HIGH, this indicates that an AHB transfer ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETB11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETB11 Technical Reference Manual ",
          "document_number" : "ddi0275",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488431",
          "sysurihash" : "5ZLy3KdQWDj0N3i1",
          "urihash" : "5ZLy3KdQWDj0N3i1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "systransactionid" : 863677,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756805000,
          "topparentid" : 3488431,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373354000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080615000,
          "permanentid" : "99aaa390f0a7d36020aa123726ed19e32daad5bfb0006592a925c7952db0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e22ea88295d1e18d377af",
          "transactionid" : 863677,
          "title" : "ETB11 Technical Reference Manual ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649080615000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0275:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080615366616493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1975,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080519743,
          "syssize" : 1975,
          "sysdate" : 1649080615000,
          "haslayout" : "1",
          "topparent" : "3488431",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488431,
          "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080615000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0275/d/?lang=en",
          "modified" : 1638977990000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080615366616493,
          "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETB11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "Excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Read transfer ",
        "document_number" : "ddi0275",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488431",
        "sysurihash" : "p0BRIwh3ñdEHQ0H5",
        "urihash" : "p0BRIwh3ñdEHQ0H5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756805000,
        "topparentid" : 3488431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373354000,
        "sysconcepts" : "goes HIGH ; synchronization ; SBYPASS signal ; HADDR ; HSEL ; cycle ; software read ; rising edge ; Wait states ; pipelined nature ; bus master ; indicating ; MuxedData",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 3488431,
        "parentitem" : "5e8e22ea88295d1e18d377af",
        "concepts" : "goes HIGH ; synchronization ; SBYPASS signal ; HADDR ; HSEL ; cycle ; software read ; rising edge ; Wait states ; pipelined nature ; bus master ; indicating ; MuxedData",
        "documenttype" : "html",
        "isattachment" : "3488431",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080643000,
        "permanentid" : "88fbd60cf2b365e5f59baabbc6d8116a5444c257c1d57a614448f012be3b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e22eb88295d1e18d377d7",
        "transactionid" : 863678,
        "title" : "Read transfer ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649080643000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0275:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080643148787013,
        "sysisattachment" : "3488431",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488431,
        "size" : 2592,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers/read-transfer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080519743,
        "syssize" : 2592,
        "sysdate" : 1649080643000,
        "haslayout" : "1",
        "topparent" : "3488431",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488431,
        "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080643000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers/read-transfer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0275/d/functional-description/ahb-transfers/read-transfer?lang=en",
        "modified" : 1638977990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080643148787013,
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
        "syscollection" : "default"
      },
      "Title" : "Read transfer",
      "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers/read-transfer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "Excerpt" : "How the CReq, CAck, and HAck signals are produced is shown in Figure 2.8. ... Figure 2.10. Software read cycle with synchronous CLK and HCLK Read transfer Debug Visibility and Trace",
      "FirstSentences" : "Read transfer Two types of read transfer are described: Asynchronous HCLK and CLK Synchronous HCLK and CLK. Asynchronous HCLK and CLK When HSEL goes HIGH, this indicates that an AHB transfer ..."
    } ],
    "totalNumberOfChildResults" : 52,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Global configurability ",
      "document_number" : "ddi0275",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488431",
      "sysurihash" : "iyW0obrabm4sFXnz",
      "urihash" : "iyW0obrabm4sFXnz",
      "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172756805000,
      "topparentid" : 3488431,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373354000,
      "sysconcepts" : "trace RAM ; ETB ; ADDR ; configurability ; ETM11RV ; ETB11",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "attachmentparentid" : 3488431,
      "parentitem" : "5e8e22ea88295d1e18d377af",
      "concepts" : "trace RAM ; ETB ; ADDR ; configurability ; ETM11RV ; ETB11",
      "documenttype" : "html",
      "isattachment" : "3488431",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080644000,
      "permanentid" : "e81c4c4fc7cb801a61837cb31365643ee96760a05bd9a0bdd6c5dd20ac31",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e22eb88295d1e18d377c2",
      "transactionid" : 863678,
      "title" : "Global configurability ",
      "products" : [ "Debug Visibility and Trace" ],
      "date" : 1649080644000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0275:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080644540752615,
      "sysisattachment" : "3488431",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488431,
      "size" : 484,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/functional-information/global-configurability?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080519743,
      "syssize" : 484,
      "sysdate" : 1649080644000,
      "haslayout" : "1",
      "topparent" : "3488431",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3488431,
      "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
      "wordcount" : 50,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080644000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/functional-information/global-configurability?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0275/d/functional-description/functional-information/global-configurability?lang=en",
      "modified" : 1638977990000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080644540752615,
      "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
      "syscollection" : "default"
    },
    "Title" : "Global configurability",
    "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/functional-information/global-configurability?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "Excerpt" : "Global configurability The size of the trace RAM is configurable. See the ETB11 Implementation Guide for more information. ... ETB11 must always use 32-bit trace RAM with ETM11RV.",
    "FirstSentences" : "Global configurability The size of the trace RAM is configurable. See the ETB11 Implementation Guide for more information. Throughout this document ETB_ADDR_WIDTH refers to the address of the ..."
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description",
    "excerpt" : "Functional description The Dual-Timer module block diagram is shown in Figure 2.1. Note In Figure 2.1, test logic is not shown for clarity. ... Functional description AMBA",
    "firstSentences" : "Functional description The Dual-Timer module block diagram is shown in Figure 2.1. Note In Figure 2.1, test logic is not shown for clarity. Figure 2.1. Dual-Timer module block diagram The Dual- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2437,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
      "excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
        "document_number" : "ddi0271",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3485582",
        "sysurihash" : "dM6k8R8j3ð8dLltI",
        "urihash" : "dM6k8R8j3ð8dLltI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "systransactionid" : 864278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259875000,
        "topparentid" : 3485582,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372865000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149766000,
        "permanentid" : "4548c0cbf8f9ce48fb27ace8b983d8420570549c6b92b912571004c7a4d1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2101fd977155116a4ab4",
        "transactionid" : 864278,
        "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
        "products" : [ "AMBA" ],
        "date" : 1649149766000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0271:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149766834129342,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1940,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149687781,
        "syssize" : 1940,
        "sysdate" : 1649149766000,
        "haslayout" : "1",
        "topparent" : "3485582",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3485582,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
        "wordcount" : 156,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149766000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0271/d/?lang=en",
        "modified" : 1638977802000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149766834129342,
        "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
      "Excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the Dual-Timer Module (SP804) operation. It contains the following sections: Overview Functional description.",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the Dual-Timer Module (SP804) operation. It contains the following sections: Overview Functional description. Functional Overview AMBA",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
        "excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
          "document_number" : "ddi0271",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3485582",
          "sysurihash" : "dM6k8R8j3ð8dLltI",
          "urihash" : "dM6k8R8j3ð8dLltI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en",
          "systransactionid" : 864278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259875000,
          "topparentid" : 3485582,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372865000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149766000,
          "permanentid" : "4548c0cbf8f9ce48fb27ace8b983d8420570549c6b92b912571004c7a4d1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2101fd977155116a4ab4",
          "transactionid" : 864278,
          "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649149766000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0271:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149766834129342,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1940,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149687781,
          "syssize" : 1940,
          "sysdate" : 1649149766000,
          "haslayout" : "1",
          "topparent" : "3485582",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3485582,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
          "wordcount" : 156,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149766000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0271/d/?lang=en",
          "modified" : 1638977802000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149766834129342,
          "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
        "Excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0271",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3485582",
        "sysurihash" : "ZKVBAz3yxL7P29Aq",
        "urihash" : "ZKVBAz3yxL7P29Aq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview",
        "systransactionid" : 864282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158259875000,
        "topparentid" : 3485582,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372865000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3485582,
        "parentitem" : "5e8e2101fd977155116a4ab4",
        "documenttype" : "html",
        "isattachment" : "3485582",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149915000,
        "permanentid" : "dcdd38311a5758d77444772c3df1dca790418527b517d08c6fd0c47cbb39",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2101fd977155116a4ac5",
        "transactionid" : 864282,
        "title" : "Functional Overview ",
        "products" : [ "AMBA" ],
        "date" : 1649149915000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0271:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149915710706854,
        "sysisattachment" : "3485582",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3485582,
        "size" : 188,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149687781,
        "syssize" : 188,
        "sysdate" : 1649149915000,
        "haslayout" : "1",
        "topparent" : "3485582",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3485582,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149915000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0271/d/functional-overview?lang=en",
        "modified" : 1638977802000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149915710706854,
        "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the Dual-Timer Module (SP804) operation. It contains the following sections: Overview Functional description.",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the Dual-Timer Module (SP804) operation. It contains the following sections: Overview Functional description. Functional Overview AMBA"
    }, {
      "title" : "Identification Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/identification-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/identification-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview/functional-description/identification-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/identification-registers",
      "excerpt" : "Identification Registers The Dual-Timer module contains a set of read-only ... Software can use this information to automatically configure itself. ... Identification Registers AMBA",
      "firstSentences" : "Identification Registers The Dual-Timer module contains a set of read-only Identification Registers that can be used by software to identify the timer peripheral type and revision. Software can ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
        "excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
          "document_number" : "ddi0271",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3485582",
          "sysurihash" : "dM6k8R8j3ð8dLltI",
          "urihash" : "dM6k8R8j3ð8dLltI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en",
          "systransactionid" : 864278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259875000,
          "topparentid" : 3485582,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372865000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149766000,
          "permanentid" : "4548c0cbf8f9ce48fb27ace8b983d8420570549c6b92b912571004c7a4d1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2101fd977155116a4ab4",
          "transactionid" : 864278,
          "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649149766000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0271:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149766834129342,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1940,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149687781,
          "syssize" : 1940,
          "sysdate" : 1649149766000,
          "haslayout" : "1",
          "topparent" : "3485582",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3485582,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
          "wordcount" : 156,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149766000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0271/d/?lang=en",
          "modified" : 1638977802000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149766834129342,
          "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
        "Excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Identification Registers ",
        "document_number" : "ddi0271",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3485582",
        "sysurihash" : "tkFiðWq1g9xN6Yu9",
        "urihash" : "tkFiðWq1g9xN6Yu9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/identification-registers",
        "systransactionid" : 864281,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158259875000,
        "topparentid" : 3485582,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372865000,
        "sysconcepts" : "Identification Registers ; peripheral type ; Dual-Timer module",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3485582,
        "parentitem" : "5e8e2101fd977155116a4ab4",
        "concepts" : "Identification Registers ; peripheral type ; Dual-Timer module",
        "documenttype" : "html",
        "isattachment" : "3485582",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149874000,
        "permanentid" : "d64c36f93db31bc826124e9a7c188836fea9918cef5da6cef583bb0b6c80",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2101fd977155116a4ad0",
        "transactionid" : 864281,
        "title" : "Identification Registers ",
        "products" : [ "AMBA" ],
        "date" : 1649149874000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0271:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149874905179349,
        "sysisattachment" : "3485582",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3485582,
        "size" : 347,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview/functional-description/identification-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149687781,
        "syssize" : 347,
        "sysdate" : 1649149874000,
        "haslayout" : "1",
        "topparent" : "3485582",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3485582,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview/functional-description/identification-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0271/d/functional-overview/functional-description/identification-registers?lang=en",
        "modified" : 1638977802000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149874905179349,
        "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/identification-registers",
        "syscollection" : "default"
      },
      "Title" : "Identification Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/identification-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/identification-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview/functional-description/identification-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/identification-registers",
      "Excerpt" : "Identification Registers The Dual-Timer module contains a set of read-only ... Software can use this information to automatically configure itself. ... Identification Registers AMBA",
      "FirstSentences" : "Identification Registers The Dual-Timer module contains a set of read-only Identification Registers that can be used by software to identify the timer peripheral type and revision. Software can ..."
    }, {
      "title" : "Prescaler operation",
      "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/prescaler-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/prescaler-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview/functional-description/prescaler-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/prescaler-operation",
      "excerpt" : "Prescaler operation The prescaler generates a timer clock enable that is used to enable the decrementing of the ... Figure 2.6 shows how the timer clock enable is generated by the prescaler.",
      "firstSentences" : "Prescaler operation The prescaler generates a timer clock enable that is used to enable the decrementing of the timer counter at one of the following rates: the effective timer clock rate where ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2437,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
        "excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
          "document_number" : "ddi0271",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3485582",
          "sysurihash" : "dM6k8R8j3ð8dLltI",
          "urihash" : "dM6k8R8j3ð8dLltI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en",
          "systransactionid" : 864278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259875000,
          "topparentid" : 3485582,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372865000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149766000,
          "permanentid" : "4548c0cbf8f9ce48fb27ace8b983d8420570549c6b92b912571004c7a4d1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2101fd977155116a4ab4",
          "transactionid" : 864278,
          "title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649149766000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0271:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149766834129342,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1940,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149687781,
          "syssize" : 1940,
          "sysdate" : 1649149766000,
          "haslayout" : "1",
          "topparent" : "3485582",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3485582,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
          "wordcount" : 156,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149766000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0271/d/?lang=en",
          "modified" : 1638977802000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149766834129342,
          "uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Dual-Timer Module (SP804) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en",
        "Excerpt" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM Dual-Timer Module (SP804) Technical Reference Manual Copyright 2002-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Prescaler operation ",
        "document_number" : "ddi0271",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3485582",
        "sysurihash" : "3svdw7G4LmjNMrðO",
        "urihash" : "3svdw7G4LmjNMrðO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/prescaler-operation",
        "systransactionid" : 864281,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259875000,
        "topparentid" : 3485582,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372865000,
        "sysconcepts" : "timer clock ; shows ; prescaler",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3485582,
        "parentitem" : "5e8e2101fd977155116a4ab4",
        "concepts" : "timer clock ; shows ; prescaler",
        "documenttype" : "html",
        "isattachment" : "3485582",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149873000,
        "permanentid" : "5d39b95a1ef63e221f845887ce801587b10119b37eadd37968ae58b050fc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2101fd977155116a4acc",
        "transactionid" : 864281,
        "title" : "Prescaler operation ",
        "products" : [ "AMBA" ],
        "date" : 1649149873000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0271:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149873268857488,
        "sysisattachment" : "3485582",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3485582,
        "size" : 658,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview/functional-description/prescaler-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149687781,
        "syssize" : 658,
        "sysdate" : 1649149873000,
        "haslayout" : "1",
        "topparent" : "3485582",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3485582,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview/functional-description/prescaler-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0271/d/functional-overview/functional-description/prescaler-operation?lang=en",
        "modified" : 1638977802000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149873268857488,
        "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/prescaler-operation",
        "syscollection" : "default"
      },
      "Title" : "Prescaler operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/prescaler-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/prescaler-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview/functional-description/prescaler-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description/prescaler-operation",
      "Excerpt" : "Prescaler operation The prescaler generates a timer clock enable that is used to enable the decrementing of the ... Figure 2.6 shows how the timer clock enable is generated by the prescaler.",
      "FirstSentences" : "Prescaler operation The prescaler generates a timer clock enable that is used to enable the decrementing of the timer counter at one of the following rates: the effective timer clock rate where ..."
    } ],
    "totalNumberOfChildResults" : 50,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "ddi0271",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3485582",
      "sysurihash" : "yjmA3XUsW7gGzJVO",
      "urihash" : "yjmA3XUsW7gGzJVO",
      "sysuri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description",
      "systransactionid" : 864282,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158259875000,
      "topparentid" : 3485582,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372865000,
      "sysconcepts" : "Dual-Timer module ; block diagram ; clock ; timer ; Interface Free-running ; Identification Registers ; test logic ; clarity",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 3485582,
      "parentitem" : "5e8e2101fd977155116a4ab4",
      "concepts" : "Dual-Timer module ; block diagram ; clock ; timer ; Interface Free-running ; Identification Registers ; test logic ; clarity",
      "documenttype" : "html",
      "isattachment" : "3485582",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149916000,
      "permanentid" : "88cba04e090ddba37acd3fbc218c72122ad7c7808adc36b77a93d01203bc",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2101fd977155116a4ac7",
      "transactionid" : 864282,
      "title" : "Functional description ",
      "products" : [ "AMBA" ],
      "date" : 1649149916000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0271:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149916182730697,
      "sysisattachment" : "3485582",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3485582,
      "size" : 480,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149687781,
      "syssize" : 480,
      "sysdate" : 1649149916000,
      "haslayout" : "1",
      "topparent" : "3485582",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3485582,
      "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM Dual-Timer module (SP804).",
      "wordcount" : 43,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149916000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0271/d/functional-overview/functional-description?lang=en",
      "modified" : 1638977802000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149916182730697,
      "uri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0271/d/functional-overview/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0271/d/en/functional-overview/functional-description",
    "Excerpt" : "Functional description The Dual-Timer module block diagram is shown in Figure 2.1. Note In Figure 2.1, test logic is not shown for clarity. ... Functional description AMBA",
    "FirstSentences" : "Functional description The Dual-Timer module block diagram is shown in Figure 2.1. Note In Figure 2.1, test logic is not shown for clarity. Figure 2.1. Dual-Timer module block diagram The Dual- ..."
  }, {
    "title" : "AMBA Remap and Pause Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0048/c/en/pdf/DDI0048.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0048/c/en/pdf/DDI0048.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c0f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0048/c/en/pdf/DDI0048.pdf",
    "excerpt" : "1.1 ... About AMBA Remap and Pause ... 1-2 Hardware Interface and Signal Description ... 1-3 Remap and Pause ... 1-5 Remap and Pause Memory Map ... 1-8 ... Copyright © 1997 ARM Limited. ... iv",
    "firstSentences" : "AMBA Remap and Pause Revision: r0p0 Technical Reference Manual Copyright © 1997 ARM Limited. All rights reserved. ARM DDI 0048AC ii AMBA Remap and Pause Technical Reference Manual Copyright © 1997 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2433,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Remap and Pause Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0048/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0048/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0048/c/en",
      "excerpt" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Remap and Pause Technical Reference Manual ",
        "document_number" : "ddi0048",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4876944",
        "sysurihash" : "8c5vsfARs8QLuQa0",
        "urihash" : "8c5vsfARs8QLuQa0",
        "sysuri" : "https://developer.arm.com/documentation/ddi0048/c/en",
        "systransactionid" : 861313,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614213000,
        "topparentid" : 4876944,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370410000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720247000,
        "permanentid" : "ca1cb1a7ddaafab45f64b382fd7dd100a2e0d536260a0f42e81b24a47a80",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c02",
        "transactionid" : 861313,
        "title" : "AMBA Remap and Pause Technical Reference Manual ",
        "products" : [ "AMBA" ],
        "date" : 1648720240000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0048:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720240300034471,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1797,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720238642,
        "syssize" : 1797,
        "sysdate" : 1648720240000,
        "haslayout" : "1",
        "topparent" : "4876944",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876944,
        "content_description" : "This document is a reference manual for the AMBA Remap and Pause module, which is connected to the Advanced Peripheral Bus (APB).",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720247000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0048/c/?lang=en",
        "modified" : 1638963675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720240300034471,
        "uri" : "https://developer.arm.com/documentation/ddi0048/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Remap and Pause Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0048/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0048/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0048/c/en",
      "Excerpt" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AMBA Remap and Pause Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0048/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0048/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0048/c/en",
      "excerpt" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2433,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Remap and Pause Technical Reference Manual ",
        "document_number" : "ddi0048",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4876944",
        "sysurihash" : "8c5vsfARs8QLuQa0",
        "urihash" : "8c5vsfARs8QLuQa0",
        "sysuri" : "https://developer.arm.com/documentation/ddi0048/c/en",
        "systransactionid" : 861313,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614213000,
        "topparentid" : 4876944,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370410000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720247000,
        "permanentid" : "ca1cb1a7ddaafab45f64b382fd7dd100a2e0d536260a0f42e81b24a47a80",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c02",
        "transactionid" : 861313,
        "title" : "AMBA Remap and Pause Technical Reference Manual ",
        "products" : [ "AMBA" ],
        "date" : 1648720240000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0048:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720240300034471,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1797,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720238642,
        "syssize" : 1797,
        "sysdate" : 1648720240000,
        "haslayout" : "1",
        "topparent" : "4876944",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876944,
        "content_description" : "This document is a reference manual for the AMBA Remap and Pause module, which is connected to the Advanced Peripheral Bus (APB).",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720247000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0048/c/?lang=en",
        "modified" : 1638963675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720240300034471,
        "uri" : "https://developer.arm.com/documentation/ddi0048/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Remap and Pause Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0048/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0048/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0048/c/en",
      "Excerpt" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "AMBA Remap and Pause",
      "uri" : "https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause",
      "printableUri" : "https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause",
      "clickUri" : "https://developer.arm.com/documentation/ddi0048/c/amba-remap-and-pause?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause",
      "excerpt" : "Chapter 1. AMBA Remap and Pause This document provides information on the Remap and Pause module, ... It contains the following sections: About AMBA Remap and Pause Hardware Interface and ...",
      "firstSentences" : "Chapter 1. AMBA Remap and Pause This document provides information on the Remap and Pause module, which is connected to the Advanced Peripheral Bus (APB). It contains the following sections: About ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2433,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Remap and Pause Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0048/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0048/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0048/c/en",
        "excerpt" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Remap and Pause Technical Reference Manual ",
          "document_number" : "ddi0048",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4876944",
          "sysurihash" : "8c5vsfARs8QLuQa0",
          "urihash" : "8c5vsfARs8QLuQa0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0048/c/en",
          "systransactionid" : 861313,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180614213000,
          "topparentid" : 4876944,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370410000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720247000,
          "permanentid" : "ca1cb1a7ddaafab45f64b382fd7dd100a2e0d536260a0f42e81b24a47a80",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e176afd977155116a3c02",
          "transactionid" : 861313,
          "title" : "AMBA Remap and Pause Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1648720240000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0048:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720240300034471,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1797,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720238642,
          "syssize" : 1797,
          "sysdate" : 1648720240000,
          "haslayout" : "1",
          "topparent" : "4876944",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876944,
          "content_description" : "This document is a reference manual for the AMBA Remap and Pause module, which is connected to the Advanced Peripheral Bus (APB).",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720247000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0048/c/?lang=en",
          "modified" : 1638963675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720240300034471,
          "uri" : "https://developer.arm.com/documentation/ddi0048/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Remap and Pause Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0048/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0048/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0048/c/en",
        "Excerpt" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Remap and Pause ",
        "document_number" : "ddi0048",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4876944",
        "sysurihash" : "JJu38cLmjBAavwyl",
        "urihash" : "JJu38cLmjBAavwyl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614213000,
        "topparentid" : 4876944,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370410000,
        "sysconcepts" : "Remap ; Peripheral Bus ; Pause module ; APB",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876944,
        "parentitem" : "5e8e176afd977155116a3c02",
        "concepts" : "Remap ; Peripheral Bus ; Pause module ; APB",
        "documenttype" : "html",
        "isattachment" : "4876944",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720240000,
        "permanentid" : "27f1c1804fcb292d51d3052b966c74c413ccf029015111624986d780db1d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c04",
        "transactionid" : 861312,
        "title" : "AMBA Remap and Pause ",
        "products" : [ "AMBA" ],
        "date" : 1648720240000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0048:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720240307616900,
        "sysisattachment" : "4876944",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4876944,
        "size" : 318,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0048/c/amba-remap-and-pause?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720238642,
        "syssize" : 318,
        "sysdate" : 1648720240000,
        "haslayout" : "1",
        "topparent" : "4876944",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876944,
        "content_description" : "This document is a reference manual for the AMBA Remap and Pause module, which is connected to the Advanced Peripheral Bus (APB).",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720240000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0048/c/amba-remap-and-pause?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0048/c/amba-remap-and-pause?lang=en",
        "modified" : 1638963675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720240307616900,
        "uri" : "https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause",
        "syscollection" : "default"
      },
      "Title" : "AMBA Remap and Pause",
      "Uri" : "https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0048/c/amba-remap-and-pause?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause",
      "Excerpt" : "Chapter 1. AMBA Remap and Pause This document provides information on the Remap and Pause module, ... It contains the following sections: About AMBA Remap and Pause Hardware Interface and ...",
      "FirstSentences" : "Chapter 1. AMBA Remap and Pause This document provides information on the Remap and Pause module, which is connected to the Advanced Peripheral Bus (APB). It contains the following sections: About ..."
    }, {
      "title" : "About AMBA Remap and Pause",
      "uri" : "https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause/about-amba-remap-and-pause",
      "printableUri" : "https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause/about-amba-remap-and-pause",
      "clickUri" : "https://developer.arm.com/documentation/ddi0048/c/amba-remap-and-pause/about-amba-remap-and-pause?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause/about-amba-remap-and-pause",
      "excerpt" : "About AMBA Remap and Pause The Reset and Pause module provides: defined boot behavior with power on reset detection wait for interrupt ... Figure 1.1 shows the remap and pause block diagram.",
      "firstSentences" : "About AMBA Remap and Pause The Reset and Pause module provides: defined boot behavior with power on reset detection wait for interrupt Pause mode an identification register. Figure 1.1 shows the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2433,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Remap and Pause Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0048/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0048/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0048/c/en",
        "excerpt" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA Remap and Pause Technical Reference Manual ",
          "document_number" : "ddi0048",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4876944",
          "sysurihash" : "8c5vsfARs8QLuQa0",
          "urihash" : "8c5vsfARs8QLuQa0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0048/c/en",
          "systransactionid" : 861313,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180614213000,
          "topparentid" : 4876944,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370410000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720247000,
          "permanentid" : "ca1cb1a7ddaafab45f64b382fd7dd100a2e0d536260a0f42e81b24a47a80",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e176afd977155116a3c02",
          "transactionid" : 861313,
          "title" : "AMBA Remap and Pause Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1648720240000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0048:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720240300034471,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1797,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720238642,
          "syssize" : 1797,
          "sysdate" : 1648720240000,
          "haslayout" : "1",
          "topparent" : "4876944",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876944,
          "content_description" : "This document is a reference manual for the AMBA Remap and Pause module, which is connected to the Advanced Peripheral Bus (APB).",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720247000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0048/c/?lang=en",
          "modified" : 1638963675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720240300034471,
          "uri" : "https://developer.arm.com/documentation/ddi0048/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Remap and Pause Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0048/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0048/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0048/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0048/c/en",
        "Excerpt" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Remap and Pause Technical Reference Manual Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About AMBA Remap and Pause ",
        "document_number" : "ddi0048",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4876944",
        "sysurihash" : "FNaLjVP6DdniATð8",
        "urihash" : "FNaLjVP6DdniATð8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause/about-amba-remap-and-pause",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614213000,
        "topparentid" : 4876944,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370410000,
        "sysconcepts" : "reset ; remap ; pause ; block diagram ; identification register ; boot behavior ; power",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876944,
        "parentitem" : "5e8e176afd977155116a3c02",
        "concepts" : "reset ; remap ; pause ; block diagram ; identification register ; boot behavior ; power",
        "documenttype" : "html",
        "isattachment" : "4876944",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720240000,
        "permanentid" : "a6fcec95eeb3cf17b15e0ba12d1ef38dce0cdf59365ec7f98e66a05fdac5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c05",
        "transactionid" : 861312,
        "title" : "About AMBA Remap and Pause ",
        "products" : [ "AMBA" ],
        "date" : 1648720240000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0048:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720240273815626,
        "sysisattachment" : "4876944",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4876944,
        "size" : 299,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0048/c/amba-remap-and-pause/about-amba-remap-and-pause?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720238642,
        "syssize" : 299,
        "sysdate" : 1648720240000,
        "haslayout" : "1",
        "topparent" : "4876944",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876944,
        "content_description" : "This document is a reference manual for the AMBA Remap and Pause module, which is connected to the Advanced Peripheral Bus (APB).",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720240000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0048/c/amba-remap-and-pause/about-amba-remap-and-pause?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0048/c/amba-remap-and-pause/about-amba-remap-and-pause?lang=en",
        "modified" : 1638963675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720240273815626,
        "uri" : "https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause/about-amba-remap-and-pause",
        "syscollection" : "default"
      },
      "Title" : "About AMBA Remap and Pause",
      "Uri" : "https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause/about-amba-remap-and-pause",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause/about-amba-remap-and-pause",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0048/c/amba-remap-and-pause/about-amba-remap-and-pause?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0048/c/en/amba-remap-and-pause/about-amba-remap-and-pause",
      "Excerpt" : "About AMBA Remap and Pause The Reset and Pause module provides: defined boot behavior with power on reset detection wait for interrupt ... Figure 1.1 shows the remap and pause block diagram.",
      "FirstSentences" : "About AMBA Remap and Pause The Reset and Pause module provides: defined boot behavior with power on reset detection wait for interrupt Pause mode an identification register. Figure 1.1 shows the ..."
    } ],
    "totalNumberOfChildResults" : 12,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMBA Remap and Pause Technical Reference Manual ",
      "document_number" : "ddi0048",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4876944",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "jSuh09LciLKuSEw9",
      "urihash" : "jSuh09LciLKuSEw9",
      "sysuri" : "https://developer.arm.com/documentation/ddi0048/c/en/pdf/DDI0048.pdf",
      "systransactionid" : 861313,
      "copyright" : "Copyright © 1997 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1180614213000,
      "topparentid" : 4876944,
      "numberofpages" : 12,
      "sysconcepts" : "ARM ; memory map ; reset ; pause controller ; registers ; address bus ; peripherals ; remapping ; falling edge ; Write-only ; functionality",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876944,
      "parentitem" : "5e8e176afd977155116a3c02",
      "concepts" : "ARM ; memory map ; reset ; pause controller ; registers ; address bus ; peripherals ; remapping ; falling edge ; Write-only ; functionality",
      "documenttype" : "pdf",
      "isattachment" : "4876944",
      "sysindexeddate" : 1648720247000,
      "permanentid" : "e4f522d0fe3d95d06aecb453628f96efc80e71974fdd2568f213fe4ca094",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e176afd977155116a3c0f",
      "transactionid" : 861313,
      "title" : "AMBA Remap and Pause Technical Reference Manual ",
      "date" : 1648720240000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0048:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720240480514306,
      "sysisattachment" : "4876944",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4876944,
      "size" : 99392,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c0f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720239819,
      "syssize" : 99392,
      "sysdate" : 1648720240000,
      "topparent" : "4876944",
      "author" : "ARM Limited",
      "label_version" : "r0p0",
      "systopparentid" : 4876944,
      "content_description" : "This document is a reference manual for the AMBA Remap and Pause module, which is connected to the Advanced Peripheral Bus (APB).",
      "wordcount" : 394,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720247000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c0f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720240480514306,
      "uri" : "https://developer.arm.com/documentation/ddi0048/c/en/pdf/DDI0048.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA Remap and Pause Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0048/c/en/pdf/DDI0048.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0048/c/en/pdf/DDI0048.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c0f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0048/c/en/pdf/DDI0048.pdf",
    "Excerpt" : "1.1 ... About AMBA Remap and Pause ... 1-2 Hardware Interface and Signal Description ... 1-3 Remap and Pause ... 1-5 Remap and Pause Memory Map ... 1-8 ... Copyright © 1997 ARM Limited. ... iv",
    "FirstSentences" : "AMBA Remap and Pause Revision: r0p0 Technical Reference Manual Copyright © 1997 ARM Limited. All rights reserved. ARM DDI 0048AC ii AMBA Remap and Pause Technical Reference Manual Copyright © 1997 ..."
  }, {
    "title" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0354/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0354/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0354/b/en",
    "excerpt" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
    "firstSentences" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright 2004-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2433,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Timing diagrams",
      "uri" : "https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams",
      "printableUri" : "https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams",
      "clickUri" : "https://developer.arm.com/documentation/ddi0354/b/functional-overview/timing-diagrams?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams",
      "excerpt" : "Timing diagrams This section provides timing diagrams in: Address channels Write data channel Write response channel Read data channel. Timing diagrams AXI",
      "firstSentences" : "Timing diagrams This section provides timing diagrams in: Address channels Write data channel Write response channel Read data channel. Timing diagrams AXI",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2433,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0354/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0354/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0354/b/en",
        "excerpt" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright 2004-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual ",
          "document_number" : "ddi0354",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481757",
          "sysurihash" : "MXWdsoxzp0yc4r14",
          "urihash" : "MXWdsoxzp0yc4r14",
          "sysuri" : "https://developer.arm.com/documentation/ddi0354/b/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259197000,
          "topparentid" : 3481757,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371574000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720180000,
          "permanentid" : "8e6a4575b88397ef3904efdf70ce17d5a53749f7661ddb521213257e44df",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf6fd977155116a4539",
          "transactionid" : 861312,
          "title" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual ",
          "products" : [ "AXI" ],
          "date" : 1648720178000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0354:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720178441501242,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1877,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720174724,
          "syssize" : 1877,
          "sysdate" : 1648720178000,
          "haslayout" : "1",
          "topparent" : "3481757",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481757,
          "content_description" : "This is the Technical Reference Manual for the PrimeCell AXI Configurable Interconnect (ACI).",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720180000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0354/b/?lang=en",
          "modified" : 1639048160000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720178441501242,
          "uri" : "https://developer.arm.com/documentation/ddi0354/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0354/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0354/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0354/b/en",
        "Excerpt" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright 2004-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Timing diagrams ",
        "document_number" : "ddi0354",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481757",
        "sysurihash" : "BKañGvrm3U9beA4H",
        "urihash" : "BKañGvrm3U9beA4H",
        "sysuri" : "https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158259197000,
        "topparentid" : 3481757,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371574000,
        "sysconcepts" : "data channel ; timing diagrams",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "attachmentparentid" : 3481757,
        "parentitem" : "5e8e1bf6fd977155116a4539",
        "concepts" : "data channel ; timing diagrams",
        "documenttype" : "html",
        "isattachment" : "3481757",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720180000,
        "permanentid" : "f2156c727fe4c3dc05e26e5dc6c58481b3dbb2631cb8cb931856b794ff1c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf6fd977155116a4555",
        "transactionid" : 861312,
        "title" : "Timing diagrams ",
        "products" : [ "AXI" ],
        "date" : 1648720178000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0354:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720178405967790,
        "sysisattachment" : "3481757",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481757,
        "size" : 155,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0354/b/functional-overview/timing-diagrams?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720174713,
        "syssize" : 155,
        "sysdate" : 1648720178000,
        "haslayout" : "1",
        "topparent" : "3481757",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481757,
        "content_description" : "This is the Technical Reference Manual for the PrimeCell AXI Configurable Interconnect (ACI).",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720180000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0354/b/functional-overview/timing-diagrams?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0354/b/functional-overview/timing-diagrams?lang=en",
        "modified" : 1639048160000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720178405967790,
        "uri" : "https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams",
        "syscollection" : "default"
      },
      "Title" : "Timing diagrams",
      "Uri" : "https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0354/b/functional-overview/timing-diagrams?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams",
      "Excerpt" : "Timing diagrams This section provides timing diagrams in: Address channels Write data channel Write response channel Read data channel. Timing diagrams AXI",
      "FirstSentences" : "Timing diagrams This section provides timing diagrams in: Address channels Write data channel Write response channel Read data channel. Timing diagrams AXI"
    }, {
      "title" : "Address channels",
      "uri" : "https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams/address-channels",
      "printableUri" : "https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams/address-channels",
      "clickUri" : "https://developer.arm.com/documentation/ddi0354/b/functional-overview/timing-diagrams/address-channels?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams/address-channels",
      "excerpt" : "Address channels The address channel timing diagrams are provided in: Zero latency With latency. The diagrams provided in Figure 2.10 and Figure 2.11 illustrate the timing for the write ...",
      "firstSentences" : "Address channels The address channel timing diagrams are provided in: Zero latency With latency. The diagrams provided in Figure 2.10 and Figure 2.11 illustrate the timing for the write address ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2433,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0354/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0354/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0354/b/en",
        "excerpt" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright 2004-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual ",
          "document_number" : "ddi0354",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481757",
          "sysurihash" : "MXWdsoxzp0yc4r14",
          "urihash" : "MXWdsoxzp0yc4r14",
          "sysuri" : "https://developer.arm.com/documentation/ddi0354/b/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259197000,
          "topparentid" : 3481757,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371574000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720180000,
          "permanentid" : "8e6a4575b88397ef3904efdf70ce17d5a53749f7661ddb521213257e44df",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf6fd977155116a4539",
          "transactionid" : 861312,
          "title" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual ",
          "products" : [ "AXI" ],
          "date" : 1648720178000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0354:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720178441501242,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1877,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720174724,
          "syssize" : 1877,
          "sysdate" : 1648720178000,
          "haslayout" : "1",
          "topparent" : "3481757",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481757,
          "content_description" : "This is the Technical Reference Manual for the PrimeCell AXI Configurable Interconnect (ACI).",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720180000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0354/b/?lang=en",
          "modified" : 1639048160000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720178441501242,
          "uri" : "https://developer.arm.com/documentation/ddi0354/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0354/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0354/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0354/b/en",
        "Excerpt" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright 2004-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Address channels ",
        "document_number" : "ddi0354",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481757",
        "sysurihash" : "BUuYLF7GocUsBw7J",
        "urihash" : "BUuYLF7GocUsBw7J",
        "sysuri" : "https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams/address-channels",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259197000,
        "topparentid" : 3481757,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371574000,
        "sysconcepts" : "address channel ; latency ; timing ; arbiter ; transaction ; shows ; diagrams ; prefixes change ; AWVALIDSx",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "attachmentparentid" : 3481757,
        "parentitem" : "5e8e1bf6fd977155116a4539",
        "concepts" : "address channel ; latency ; timing ; arbiter ; transaction ; shows ; diagrams ; prefixes change ; AWVALIDSx",
        "documenttype" : "html",
        "isattachment" : "3481757",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720180000,
        "permanentid" : "8d57e444cfe68ab094fd3323780a45e7fd3329323edf2e94774c203bf74f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf6fd977155116a4556",
        "transactionid" : 861312,
        "title" : "Address channels ",
        "products" : [ "AXI" ],
        "date" : 1648720178000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0354:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720178378256456,
        "sysisattachment" : "3481757",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481757,
        "size" : 854,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0354/b/functional-overview/timing-diagrams/address-channels?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720174713,
        "syssize" : 854,
        "sysdate" : 1648720178000,
        "haslayout" : "1",
        "topparent" : "3481757",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481757,
        "content_description" : "This is the Technical Reference Manual for the PrimeCell AXI Configurable Interconnect (ACI).",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720180000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0354/b/functional-overview/timing-diagrams/address-channels?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0354/b/functional-overview/timing-diagrams/address-channels?lang=en",
        "modified" : 1639048160000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720178378256456,
        "uri" : "https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams/address-channels",
        "syscollection" : "default"
      },
      "Title" : "Address channels",
      "Uri" : "https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams/address-channels",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams/address-channels",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0354/b/functional-overview/timing-diagrams/address-channels?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0354/b/en/functional-overview/timing-diagrams/address-channels",
      "Excerpt" : "Address channels The address channel timing diagrams are provided in: Zero latency With latency. The diagrams provided in Figure 2.10 and Figure 2.11 illustrate the timing for the write ...",
      "FirstSentences" : "Address channels The address channel timing diagrams are provided in: Zero latency With latency. The diagrams provided in Figure 2.10 and Figure 2.11 illustrate the timing for the write address ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ddi0354/b/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/ddi0354/b/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/ddi0354/b/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0354/b/en/introduction",
      "excerpt" : "Chapter 1. Introduction This chapter introduces the ACI. It contains the following sections: About the ACI Features Product revisions. Introduction AXI",
      "firstSentences" : "Chapter 1. Introduction This chapter introduces the ACI. It contains the following sections: About the ACI Features Product revisions. Introduction AXI",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2433,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0354/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0354/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0354/b/en",
        "excerpt" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright 2004-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual ",
          "document_number" : "ddi0354",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481757",
          "sysurihash" : "MXWdsoxzp0yc4r14",
          "urihash" : "MXWdsoxzp0yc4r14",
          "sysuri" : "https://developer.arm.com/documentation/ddi0354/b/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259197000,
          "topparentid" : 3481757,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371574000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720180000,
          "permanentid" : "8e6a4575b88397ef3904efdf70ce17d5a53749f7661ddb521213257e44df",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf6fd977155116a4539",
          "transactionid" : 861312,
          "title" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual ",
          "products" : [ "AXI" ],
          "date" : 1648720178000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0354:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720178441501242,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1877,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720174724,
          "syssize" : 1877,
          "sysdate" : 1648720178000,
          "haslayout" : "1",
          "topparent" : "3481757",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481757,
          "content_description" : "This is the Technical Reference Manual for the PrimeCell AXI Configurable Interconnect (ACI).",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720180000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0354/b/?lang=en",
          "modified" : 1639048160000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720178441501242,
          "uri" : "https://developer.arm.com/documentation/ddi0354/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0354/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0354/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0354/b/en",
        "Excerpt" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright 2004-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ddi0354",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481757",
        "sysurihash" : "aABi4FQhCaVrgicm",
        "urihash" : "aABi4FQhCaVrgicm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0354/b/en/introduction",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158259197000,
        "topparentid" : 3481757,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371574000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "attachmentparentid" : 3481757,
        "parentitem" : "5e8e1bf6fd977155116a4539",
        "documenttype" : "html",
        "isattachment" : "3481757",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720180000,
        "permanentid" : "b56f5a74c106669b75c90427ab50ed14b33ec81b7b5438d8e9aa278765df",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf6fd977155116a4545",
        "transactionid" : 861312,
        "title" : "Introduction ",
        "products" : [ "AXI" ],
        "date" : 1648720178000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0354:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720178350479715,
        "sysisattachment" : "3481757",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481757,
        "size" : 151,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0354/b/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720174693,
        "syssize" : 151,
        "sysdate" : 1648720178000,
        "haslayout" : "1",
        "topparent" : "3481757",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481757,
        "content_description" : "This is the Technical Reference Manual for the PrimeCell AXI Configurable Interconnect (ACI).",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720180000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0354/b/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0354/b/introduction?lang=en",
        "modified" : 1639048160000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720178350479715,
        "uri" : "https://developer.arm.com/documentation/ddi0354/b/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ddi0354/b/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0354/b/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0354/b/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0354/b/en/introduction",
      "Excerpt" : "Chapter 1. Introduction This chapter introduces the ACI. It contains the following sections: About the ACI Features Product revisions. Introduction AXI",
      "FirstSentences" : "Chapter 1. Introduction This chapter introduces the ACI. It contains the following sections: About the ACI Features Product revisions. Introduction AXI"
    } ],
    "totalNumberOfChildResults" : 48,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual ",
      "document_number" : "ddi0354",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3481757",
      "sysurihash" : "MXWdsoxzp0yc4r14",
      "urihash" : "MXWdsoxzp0yc4r14",
      "sysuri" : "https://developer.arm.com/documentation/ddi0354/b/en",
      "systransactionid" : 861312,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158259197000,
      "topparentid" : 3481757,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371574000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720180000,
      "permanentid" : "8e6a4575b88397ef3904efdf70ce17d5a53749f7661ddb521213257e44df",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1bf6fd977155116a4539",
      "transactionid" : 861312,
      "title" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual ",
      "products" : [ "AXI" ],
      "date" : 1648720178000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0354:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720178441501242,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1877,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720174724,
      "syssize" : 1877,
      "sysdate" : 1648720178000,
      "haslayout" : "1",
      "topparent" : "3481757",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3481757,
      "content_description" : "This is the Technical Reference Manual for the PrimeCell AXI Configurable Interconnect (ACI).",
      "wordcount" : 146,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720180000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0354/b/?lang=en",
      "modified" : 1639048160000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720178441501242,
      "uri" : "https://developer.arm.com/documentation/ddi0354/b/en",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0354/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0354/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0354/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0354/b/en",
    "Excerpt" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
    "FirstSentences" : "PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual Copyright 2004-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
  }, {
    "title" : "Arm Neoverse CMN650 Coherent Mesh Network",
    "uri" : "https://developer.arm.com/documentation/101481/0200/en/pdf/arm_neoverse_cmn_650_trm_101481_0200_04_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101481/0200/en/pdf/arm_neoverse_cmn_650_trm_101481_0200_04_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61388169d5c3af01554940e9",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en/pdf/arm_neoverse_cmn_650_trm_101481_0200_04_en.pdf",
    "excerpt" : "First Full release for r2p0 ... No license, express or implied, by estoppel or otherwise to any intellectual property ... INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND",
    "firstSentences" : "Arm® Neoverse™ CMN‑650 Coherent Mesh Network Revision: r2p0 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 04 101481_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2426,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse CMN650 Coherent Mesh Network",
      "uri" : "https://developer.arm.com/documentation/101481/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/101481/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 CMN\\u2011650 Coherent Mesh Network Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 12 June 2019 Confidential First ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  Neoverse  CMN650 Coherent Mesh Network ",
        "document_number" : "101481",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4835745",
        "sysurihash" : "Ga7oWBNWuXveðy3n",
        "urihash" : "Ga7oWBNWuXveðy3n",
        "sysuri" : "https://developer.arm.com/documentation/101481/0200/en",
        "systransactionid" : 1003625,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1628640000000,
        "topparentid" : 4835745,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1631093072000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|6107b7d3237e4e09d0d3cd3f|6107b7c4237e4e09d0d3cd3e|6107b77d237e4e09d0d3cd3d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|6107b77d237e4e09d0d3cd3d" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666600886000,
        "permanentid" : "ea57d7c428a335c2a69c3963f5e49ad803130066999b1753065d1b784a91",
        "syslanguage" : [ "English" ],
        "itemid" : "61388150d5c3af0155493b29",
        "transactionid" : 1003625,
        "title" : "Arm  Neoverse  CMN650 Coherent Mesh Network ",
        "products" : [ "Neoverse CMN-650" ],
        "date" : 1666600886000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101481:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666600886121575262,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4751,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666600869812,
        "syssize" : 4751,
        "sysdate" : 1666600886000,
        "haslayout" : "1",
        "topparent" : "4835745",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4835745,
        "content_description" : "This book is for the Arm Neoverse CMN650 Coherent Mesh Network product.",
        "wordcount" : 319,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-650" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|Neoverse Interconnect", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650" ],
        "document_revision" : "0200-04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666600886000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101481/0200/?lang=en",
        "modified" : 1636631849000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666600886121575262,
        "uri" : "https://developer.arm.com/documentation/101481/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse CMN650 Coherent Mesh Network",
      "Uri" : "https://developer.arm.com/documentation/101481/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101481/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 CMN\\u2011650 Coherent Mesh Network Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 12 June 2019 Confidential First ..."
    },
    "childResults" : [ {
      "title" : "CCIX Gateway (CXG)",
      "uri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/CCIX-Gateway--CXG-",
      "printableUri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/CCIX-Gateway--CXG-",
      "clickUri" : "https://developer.arm.com/documentation/101481/0200/Components-and-configuration/Components/CCIX-Gateway--CXG-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/CCIX-Gateway--CXG-",
      "excerpt" : "CCIX Gateway (CXG) A CXG device bridges between CHI and CXS. A CXG device contains the following components: CCIX Request Agent (CXRA) proxy and CCIX Home Agent (CXHA) proxy ... Figure 1.",
      "firstSentences" : "CCIX Gateway (CXG) A CXG device bridges between CHI and CXS. A CXG device contains the following components: CCIX Request Agent (CXRA) proxy and CCIX Home Agent (CXHA) proxy functionality. CXS ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2426,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse CMN650 Coherent Mesh Network",
        "uri" : "https://developer.arm.com/documentation/101481/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101481/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 CMN\\u2011650 Coherent Mesh Network Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 12 June 2019 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  Neoverse  CMN650 Coherent Mesh Network ",
          "document_number" : "101481",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4835745",
          "sysurihash" : "Ga7oWBNWuXveðy3n",
          "urihash" : "Ga7oWBNWuXveðy3n",
          "sysuri" : "https://developer.arm.com/documentation/101481/0200/en",
          "systransactionid" : 1003625,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1628640000000,
          "topparentid" : 4835745,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1631093072000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|6107b7d3237e4e09d0d3cd3f|6107b7c4237e4e09d0d3cd3e|6107b77d237e4e09d0d3cd3d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|6107b77d237e4e09d0d3cd3d" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666600886000,
          "permanentid" : "ea57d7c428a335c2a69c3963f5e49ad803130066999b1753065d1b784a91",
          "syslanguage" : [ "English" ],
          "itemid" : "61388150d5c3af0155493b29",
          "transactionid" : 1003625,
          "title" : "Arm  Neoverse  CMN650 Coherent Mesh Network ",
          "products" : [ "Neoverse CMN-650" ],
          "date" : 1666600886000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101481:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666600886121575262,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4751,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666600869812,
          "syssize" : 4751,
          "sysdate" : 1666600886000,
          "haslayout" : "1",
          "topparent" : "4835745",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4835745,
          "content_description" : "This book is for the Arm Neoverse CMN650 Coherent Mesh Network product.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-650" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|Neoverse Interconnect", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650" ],
          "document_revision" : "0200-04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666600886000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101481/0200/?lang=en",
          "modified" : 1636631849000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666600886121575262,
          "uri" : "https://developer.arm.com/documentation/101481/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse CMN650 Coherent Mesh Network",
        "Uri" : "https://developer.arm.com/documentation/101481/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101481/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 CMN\\u2011650 Coherent Mesh Network Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 12 June 2019 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CCIX Gateway (CXG) ",
        "document_number" : "101481",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4835745",
        "sysurihash" : "4SHS2OTBd3V6qZes",
        "urihash" : "4SHS2OTBd3V6qZes",
        "sysuri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/CCIX-Gateway--CXG-",
        "systransactionid" : 1003625,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1628640000000,
        "topparentid" : 4835745,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1631093072000,
        "sysconcepts" : "block diagram ; u2011650 hierarchy ; Link Agent ; functionality ; CXLA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|6107b7d3237e4e09d0d3cd3f|6107b7c4237e4e09d0d3cd3e|6107b77d237e4e09d0d3cd3d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|6107b77d237e4e09d0d3cd3d" ],
        "attachmentparentid" : 4835745,
        "parentitem" : "61388150d5c3af0155493b29",
        "concepts" : "block diagram ; u2011650 hierarchy ; Link Agent ; functionality ; CXLA",
        "documenttype" : "html",
        "isattachment" : "4835745",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666600888000,
        "permanentid" : "306644a3f641553ed56dd53ced6b3b47c9eb82ca3dc1e9baa5014a80f0e3",
        "syslanguage" : [ "English" ],
        "itemid" : "61388155d5c3af0155493b44",
        "transactionid" : 1003625,
        "title" : "CCIX Gateway (CXG) ",
        "products" : [ "Neoverse CMN-650" ],
        "date" : 1666600888000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101481:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666600888486067326,
        "sysisattachment" : "4835745",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4835745,
        "size" : 385,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101481/0200/Components-and-configuration/Components/CCIX-Gateway--CXG-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666600869812,
        "syssize" : 385,
        "sysdate" : 1666600888000,
        "haslayout" : "1",
        "topparent" : "4835745",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4835745,
        "content_description" : "This book is for the Arm Neoverse CMN650 Coherent Mesh Network product.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-650" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|Neoverse Interconnect", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650" ],
        "document_revision" : "0200-04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666600888000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101481/0200/Components-and-configuration/Components/CCIX-Gateway--CXG-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101481/0200/Components-and-configuration/Components/CCIX-Gateway--CXG-?lang=en",
        "modified" : 1636631849000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666600888486067326,
        "uri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/CCIX-Gateway--CXG-",
        "syscollection" : "default"
      },
      "Title" : "CCIX Gateway (CXG)",
      "Uri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/CCIX-Gateway--CXG-",
      "PrintableUri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/CCIX-Gateway--CXG-",
      "ClickUri" : "https://developer.arm.com/documentation/101481/0200/Components-and-configuration/Components/CCIX-Gateway--CXG-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/CCIX-Gateway--CXG-",
      "Excerpt" : "CCIX Gateway (CXG) A CXG device bridges between CHI and CXS. A CXG device contains the following components: CCIX Request Agent (CXRA) proxy and CCIX Home Agent (CXHA) proxy ... Figure 1.",
      "FirstSentences" : "CCIX Gateway (CXG) A CXG device bridges between CHI and CXS. A CXG device contains the following components: CCIX Request Agent (CXRA) proxy and CCIX Home Agent (CXHA) proxy functionality. CXS ..."
    }, {
      "title" : "AMBA 5 CHI to ACE5-Lite bridge (SBSX)",
      "uri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/AMBA-5-CHI-to-ACE5-Lite-bridge--SBSX-",
      "printableUri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/AMBA-5-CHI-to-ACE5-Lite-bridge--SBSX-",
      "clickUri" : "https://developer.arm.com/documentation/101481/0200/Components-and-configuration/Components/AMBA-5-CHI-to-ACE5-Lite-bridge--SBSX-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/AMBA-5-CHI-to-ACE5-Lite-bridge--SBSX-",
      "excerpt" : "AMBA 5 CHI to ACE5-Lite bridge (SBSX) The AMBA 5 CHI to ACE5-Lite bridge (SBSX) enables an ACE5-Lite slave device such as a CoreLink\\ ... AMBA 5 CHI to ACE5-Lite bridge (SBSX) Neoverse CMN-650",
      "firstSentences" : "AMBA 5 CHI to ACE5-Lite bridge (SBSX) The AMBA 5 CHI to ACE5-Lite bridge (SBSX) enables an ACE5-Lite slave device such as a CoreLink\\u2122 DMC-400 Dynamic Memory Controller, to be used in a CMN\\ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2426,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse CMN650 Coherent Mesh Network",
        "uri" : "https://developer.arm.com/documentation/101481/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101481/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 CMN\\u2011650 Coherent Mesh Network Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 12 June 2019 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  Neoverse  CMN650 Coherent Mesh Network ",
          "document_number" : "101481",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4835745",
          "sysurihash" : "Ga7oWBNWuXveðy3n",
          "urihash" : "Ga7oWBNWuXveðy3n",
          "sysuri" : "https://developer.arm.com/documentation/101481/0200/en",
          "systransactionid" : 1003625,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1628640000000,
          "topparentid" : 4835745,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1631093072000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|6107b7d3237e4e09d0d3cd3f|6107b7c4237e4e09d0d3cd3e|6107b77d237e4e09d0d3cd3d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|6107b77d237e4e09d0d3cd3d" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666600886000,
          "permanentid" : "ea57d7c428a335c2a69c3963f5e49ad803130066999b1753065d1b784a91",
          "syslanguage" : [ "English" ],
          "itemid" : "61388150d5c3af0155493b29",
          "transactionid" : 1003625,
          "title" : "Arm  Neoverse  CMN650 Coherent Mesh Network ",
          "products" : [ "Neoverse CMN-650" ],
          "date" : 1666600886000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101481:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666600886121575262,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4751,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666600869812,
          "syssize" : 4751,
          "sysdate" : 1666600886000,
          "haslayout" : "1",
          "topparent" : "4835745",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4835745,
          "content_description" : "This book is for the Arm Neoverse CMN650 Coherent Mesh Network product.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-650" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|Neoverse Interconnect", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650" ],
          "document_revision" : "0200-04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666600886000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101481/0200/?lang=en",
          "modified" : 1636631849000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666600886121575262,
          "uri" : "https://developer.arm.com/documentation/101481/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse CMN650 Coherent Mesh Network",
        "Uri" : "https://developer.arm.com/documentation/101481/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101481/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 CMN\\u2011650 Coherent Mesh Network Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 12 June 2019 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA 5 CHI to ACE5-Lite bridge (SBSX) ",
        "document_number" : "101481",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4835745",
        "sysurihash" : "myWe7dbk6RAZi3DJ",
        "urihash" : "myWe7dbk6RAZi3DJ",
        "sysuri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/AMBA-5-CHI-to-ACE5-Lite-bridge--SBSX-",
        "systransactionid" : 1003625,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1628640000000,
        "topparentid" : 4835745,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1631093072000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|6107b7d3237e4e09d0d3cd3f|6107b7c4237e4e09d0d3cd3e|6107b77d237e4e09d0d3cd3d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|6107b77d237e4e09d0d3cd3d" ],
        "attachmentparentid" : 4835745,
        "parentitem" : "61388150d5c3af0155493b29",
        "documenttype" : "html",
        "isattachment" : "4835745",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666600888000,
        "permanentid" : "490acb0afc1386bbdd9c2f3a0f6bc82f00815d5103e4d16b4243294bbcf8",
        "syslanguage" : [ "English" ],
        "itemid" : "61388155d5c3af0155493b43",
        "transactionid" : 1003625,
        "title" : "AMBA 5 CHI to ACE5-Lite bridge (SBSX) ",
        "products" : [ "Neoverse CMN-650" ],
        "date" : 1666600888000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101481:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666600888374172609,
        "sysisattachment" : "4835745",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4835745,
        "size" : 265,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101481/0200/Components-and-configuration/Components/AMBA-5-CHI-to-ACE5-Lite-bridge--SBSX-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666600869812,
        "syssize" : 265,
        "sysdate" : 1666600888000,
        "haslayout" : "1",
        "topparent" : "4835745",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4835745,
        "content_description" : "This book is for the Arm Neoverse CMN650 Coherent Mesh Network product.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-650" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|Neoverse Interconnect", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650" ],
        "document_revision" : "0200-04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666600888000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101481/0200/Components-and-configuration/Components/AMBA-5-CHI-to-ACE5-Lite-bridge--SBSX-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101481/0200/Components-and-configuration/Components/AMBA-5-CHI-to-ACE5-Lite-bridge--SBSX-?lang=en",
        "modified" : 1636631849000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666600888374172609,
        "uri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/AMBA-5-CHI-to-ACE5-Lite-bridge--SBSX-",
        "syscollection" : "default"
      },
      "Title" : "AMBA 5 CHI to ACE5-Lite bridge (SBSX)",
      "Uri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/AMBA-5-CHI-to-ACE5-Lite-bridge--SBSX-",
      "PrintableUri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/AMBA-5-CHI-to-ACE5-Lite-bridge--SBSX-",
      "ClickUri" : "https://developer.arm.com/documentation/101481/0200/Components-and-configuration/Components/AMBA-5-CHI-to-ACE5-Lite-bridge--SBSX-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/AMBA-5-CHI-to-ACE5-Lite-bridge--SBSX-",
      "Excerpt" : "AMBA 5 CHI to ACE5-Lite bridge (SBSX) The AMBA 5 CHI to ACE5-Lite bridge (SBSX) enables an ACE5-Lite slave device such as a CoreLink\\ ... AMBA 5 CHI to ACE5-Lite bridge (SBSX) Neoverse CMN-650",
      "FirstSentences" : "AMBA 5 CHI to ACE5-Lite bridge (SBSX) The AMBA 5 CHI to ACE5-Lite bridge (SBSX) enables an ACE5-Lite slave device such as a CoreLink\\u2122 DMC-400 Dynamic Memory Controller, to be used in a CMN\\ ..."
    }, {
      "title" : "Device Credited Slice (DCS)",
      "uri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/Credited-Slices--CSs-/Device-Credited-Slice--DCS-",
      "printableUri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/Credited-Slices--CSs-/Device-Credited-Slice--DCS-",
      "clickUri" : "https://developer.arm.com/documentation/101481/0200/Components-and-configuration/Components/Credited-Slices--CSs-/Device-Credited-Slice--DCS-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/Credited-Slices--CSs-/Device-Credited-Slice--DCS-",
      "excerpt" : "Device Credited Slice (DCS) You can configure one or more Device Credited Slices (DCSs) on a link ... DCSs are optional register slices that you can add to your CMN\\u2011650 configuration.",
      "firstSentences" : "Device Credited Slice (DCS) You can configure one or more Device Credited Slices (DCSs) on a link between a device and an XP. DCSs help with timing closure in a CMN\\u2011650 system. DCSs are ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2426,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse CMN650 Coherent Mesh Network",
        "uri" : "https://developer.arm.com/documentation/101481/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101481/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 CMN\\u2011650 Coherent Mesh Network Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 12 June 2019 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  Neoverse  CMN650 Coherent Mesh Network ",
          "document_number" : "101481",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4835745",
          "sysurihash" : "Ga7oWBNWuXveðy3n",
          "urihash" : "Ga7oWBNWuXveðy3n",
          "sysuri" : "https://developer.arm.com/documentation/101481/0200/en",
          "systransactionid" : 1003625,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1628640000000,
          "topparentid" : 4835745,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1631093072000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|6107b7d3237e4e09d0d3cd3f|6107b7c4237e4e09d0d3cd3e|6107b77d237e4e09d0d3cd3d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|6107b77d237e4e09d0d3cd3d" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666600886000,
          "permanentid" : "ea57d7c428a335c2a69c3963f5e49ad803130066999b1753065d1b784a91",
          "syslanguage" : [ "English" ],
          "itemid" : "61388150d5c3af0155493b29",
          "transactionid" : 1003625,
          "title" : "Arm  Neoverse  CMN650 Coherent Mesh Network ",
          "products" : [ "Neoverse CMN-650" ],
          "date" : 1666600886000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101481:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666600886121575262,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4751,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666600869812,
          "syssize" : 4751,
          "sysdate" : 1666600886000,
          "haslayout" : "1",
          "topparent" : "4835745",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4835745,
          "content_description" : "This book is for the Arm Neoverse CMN650 Coherent Mesh Network product.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-650" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|Neoverse Interconnect", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650" ],
          "document_revision" : "0200-04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666600886000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101481/0200/?lang=en",
          "modified" : 1636631849000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666600886121575262,
          "uri" : "https://developer.arm.com/documentation/101481/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse CMN650 Coherent Mesh Network",
        "Uri" : "https://developer.arm.com/documentation/101481/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101481/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101481/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 CMN\\u2011650 Coherent Mesh Network Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 12 June 2019 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Device Credited Slice (DCS) ",
        "document_number" : "101481",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4835745",
        "sysurihash" : "dn42CRTC1p4luane",
        "urihash" : "dn42CRTC1p4luane",
        "sysuri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/Credited-Slices--CSs-/Device-Credited-Slice--DCS-",
        "systransactionid" : 1003625,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1628640000000,
        "topparentid" : 4835745,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1631093072000,
        "sysconcepts" : "Credited Slices ; u2011650 ; optional register ; timing closure ; Neoverse",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|6107b7d3237e4e09d0d3cd3f|6107b7c4237e4e09d0d3cd3e|6107b77d237e4e09d0d3cd3d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|6107b77d237e4e09d0d3cd3d" ],
        "attachmentparentid" : 4835745,
        "parentitem" : "61388150d5c3af0155493b29",
        "concepts" : "Credited Slices ; u2011650 ; optional register ; timing closure ; Neoverse",
        "documenttype" : "html",
        "isattachment" : "4835745",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666600888000,
        "permanentid" : "0315745d43bf46ac075b3eba7bd254d208ee0456cfa7c28a2b747e35ca09",
        "syslanguage" : [ "English" ],
        "itemid" : "61388155d5c3af0155493b49",
        "transactionid" : 1003625,
        "title" : "Device Credited Slice (DCS) ",
        "products" : [ "Neoverse CMN-650" ],
        "date" : 1666600888000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101481:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666600888237247894,
        "sysisattachment" : "4835745",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4835745,
        "size" : 381,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101481/0200/Components-and-configuration/Components/Credited-Slices--CSs-/Device-Credited-Slice--DCS-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666600869812,
        "syssize" : 381,
        "sysdate" : 1666600888000,
        "haslayout" : "1",
        "topparent" : "4835745",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4835745,
        "content_description" : "This book is for the Arm Neoverse CMN650 Coherent Mesh Network product.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-650" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|Neoverse Interconnect", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650" ],
        "document_revision" : "0200-04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666600888000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101481/0200/Components-and-configuration/Components/Credited-Slices--CSs-/Device-Credited-Slice--DCS-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101481/0200/Components-and-configuration/Components/Credited-Slices--CSs-/Device-Credited-Slice--DCS-?lang=en",
        "modified" : 1636631849000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666600888237247894,
        "uri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/Credited-Slices--CSs-/Device-Credited-Slice--DCS-",
        "syscollection" : "default"
      },
      "Title" : "Device Credited Slice (DCS)",
      "Uri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/Credited-Slices--CSs-/Device-Credited-Slice--DCS-",
      "PrintableUri" : "https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/Credited-Slices--CSs-/Device-Credited-Slice--DCS-",
      "ClickUri" : "https://developer.arm.com/documentation/101481/0200/Components-and-configuration/Components/Credited-Slices--CSs-/Device-Credited-Slice--DCS-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en/Components-and-configuration/Components/Credited-Slices--CSs-/Device-Credited-Slice--DCS-",
      "Excerpt" : "Device Credited Slice (DCS) You can configure one or more Device Credited Slices (DCSs) on a link ... DCSs are optional register slices that you can add to your CMN\\u2011650 configuration.",
      "FirstSentences" : "Device Credited Slice (DCS) You can configure one or more Device Credited Slices (DCSs) on a link between a device and an XP. DCSs help with timing closure in a CMN\\u2011650 system. DCSs are ..."
    } ],
    "totalNumberOfChildResults" : 607,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm  Neoverse  CMN650 Coherent Mesh Network ",
      "document_number" : "101481",
      "document_version" : "0200",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4835745",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "PQZHG9xIHVfi3pNi",
      "urihash" : "PQZHG9xIHVfi3pNi",
      "sysuri" : "https://developer.arm.com/documentation/101481/0200/en/pdf/arm_neoverse_cmn_650_trm_101481_0200_04_en.pdf",
      "systransactionid" : 1003627,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1628640000000,
      "topparentid" : 4835745,
      "numberofpages" : 1016,
      "sysconcepts" : "configurations ; registers ; usage constraints ; Arm Limited ; transactions ; written permission ; requests ; first non-configuration ; discovery process ; iterations ; programming ; functionality ; identification information ; access targeting ; prior ; node IDs",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|6107b7d3237e4e09d0d3cd3f|6107b7c4237e4e09d0d3cd3e|6107b77d237e4e09d0d3cd3d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|6107b77d237e4e09d0d3cd3d" ],
      "attachmentparentid" : 4835745,
      "parentitem" : "61388150d5c3af0155493b29",
      "concepts" : "configurations ; registers ; usage constraints ; Arm Limited ; transactions ; written permission ; requests ; first non-configuration ; discovery process ; iterations ; programming ; functionality ; identification information ; access targeting ; prior ; node IDs",
      "documenttype" : "pdf",
      "isattachment" : "4835745",
      "sysindexeddate" : 1666600937000,
      "permanentid" : "b9597c024c6166178250d4630b0b710927ef9c5fd32d31924bb070722aac",
      "syslanguage" : [ "English" ],
      "itemid" : "61388169d5c3af01554940e9",
      "transactionid" : 1003627,
      "title" : "Arm  Neoverse  CMN650 Coherent Mesh Network ",
      "subject" : "This book is for the Arm Neoverse CMN‑650 Coherent Mesh Network product.",
      "date" : 1666600936000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101481:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666600936776320375,
      "sysisattachment" : "4835745",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4835745,
      "size" : 7155879,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61388169d5c3af01554940e9",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666600881738,
      "syssubject" : "This book is for the Arm Neoverse CMN‑650 Coherent Mesh Network product.",
      "syssize" : 7155879,
      "sysdate" : 1666600936000,
      "topparent" : "4835745",
      "author" : "Arm Ltd.",
      "label_version" : "r2p0",
      "systopparentid" : 4835745,
      "content_description" : "This book is for the Arm Neoverse CMN650 Coherent Mesh Network product.",
      "wordcount" : 6534,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|Neoverse CMN-650" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|Neoverse Interconnect", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family", "IP Products|System IP|Neoverse Interconnect|Neoverse Coherent Mesh Network family|Neoverse CMN-650" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666600937000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61388169d5c3af01554940e9",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666600936776320375,
      "uri" : "https://developer.arm.com/documentation/101481/0200/en/pdf/arm_neoverse_cmn_650_trm_101481_0200_04_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse CMN650 Coherent Mesh Network",
    "Uri" : "https://developer.arm.com/documentation/101481/0200/en/pdf/arm_neoverse_cmn_650_trm_101481_0200_04_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101481/0200/en/pdf/arm_neoverse_cmn_650_trm_101481_0200_04_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61388169d5c3af01554940e9",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101481/0200/en/pdf/arm_neoverse_cmn_650_trm_101481_0200_04_en.pdf",
    "Excerpt" : "First Full release for r2p0 ... No license, express or implied, by estoppel or otherwise to any intellectual property ... INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND",
    "FirstSentences" : "Arm® Neoverse™ CMN‑650 Coherent Mesh Network Revision: r2p0 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 04 101481_ ..."
  }, {
    "title" : "Programming the cross halt",
    "uri" : "https://developer.arm.com/documentation/102520/0100/en/Programming-the-cross-halt",
    "printableUri" : "https://developer.arm.com/documentation/102520/0100/en/Programming-the-cross-halt",
    "clickUri" : "https://developer.arm.com/documentation/102520/0100/Programming-the-cross-halt?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en/Programming-the-cross-halt",
    "excerpt" : "Programming the cross halt Cross-halt behavior happens when one processor core enters the Halting debug state, and ... This is a common situation that is encountered when debugging a system.",
    "firstSentences" : "Programming the cross halt Cross-halt behavior happens when one processor core enters the Halting debug state, and then all the processor cores should enter the Halting debug state. This is a ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2423,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Introducing CoreSight: Debug and trace infrastructure",
      "uri" : "https://developer.arm.com/documentation/102520/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102520/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en",
      "excerpt" : "The mechanism that Arm uses to provide this debug infrastructure is based on the CoreSight architecture. ... Introducing CoreSight: Debug and trace infrastructure CoreSight architecture",
      "firstSentences" : "Overview This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture. The guide also describes the components that are suitable for use with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introducing CoreSight: Debug and trace infrastructure ",
        "document_number" : "102520",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4857804",
        "sysurihash" : "ZaXJWgEoUð4aGF5G",
        "urihash" : "ZaXJWgEoUð4aGF5G",
        "sysuri" : "https://developer.arm.com/documentation/102520/0100/en",
        "systransactionid" : 971010,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1620345600000,
        "topparentid" : 4857804,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663660817000,
        "sysconcepts" : "processor cores ; CoreSight SoC ; trace infrastructure ; chip ; debugging ; capabilities ; Armv9 ; functionality ; incrementing counter ; generation logic ; general modes ; Co-ordination ; connectivity ; Self-hosted",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
        "concepts" : "processor cores ; CoreSight SoC ; trace infrastructure ; chip ; debugging ; capabilities ; Armv9 ; functionality ; incrementing counter ; generation logic ; general modes ; Co-ordination ; connectivity ; Self-hosted",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663660861000,
        "permanentid" : "8f13c131138b192fe8d16c5943020adbc66788b237e490b351cb5f6130fe",
        "syslanguage" : [ "English" ],
        "itemid" : "63297311defc2c309b71249b",
        "transactionid" : 971010,
        "title" : "Introducing CoreSight: Debug and trace infrastructure ",
        "products" : [ "Learn the architecture", "CoreSight architecture" ],
        "date" : 1663660861000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "102520:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663660861650631748,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 3508,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663660826014,
        "syssize" : 3508,
        "sysdate" : 1663660861000,
        "haslayout" : "1",
        "topparent" : "4857804",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857804,
        "content_description" : "This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663660861000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102520/0100/?lang=en",
        "modified" : 1663660817000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663660861650631748,
        "uri" : "https://developer.arm.com/documentation/102520/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Introducing CoreSight: Debug and trace infrastructure",
      "Uri" : "https://developer.arm.com/documentation/102520/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102520/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en",
      "Excerpt" : "The mechanism that Arm uses to provide this debug infrastructure is based on the CoreSight architecture. ... Introducing CoreSight: Debug and trace infrastructure CoreSight architecture",
      "FirstSentences" : "Overview This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture. The guide also describes the components that are suitable for use with ..."
    },
    "childResults" : [ {
      "title" : "Related information",
      "uri" : "https://developer.arm.com/documentation/102520/0100/en/Related-information",
      "printableUri" : "https://developer.arm.com/documentation/102520/0100/en/Related-information",
      "clickUri" : "https://developer.arm.com/documentation/102520/0100/Related-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en/Related-information",
      "excerpt" : "Related information Here are some resources related to material in this guide: Arm community - Ask development questions, and find articles and blogs on specific topics from Arm experts Arm ...",
      "firstSentences" : "Related information Here are some resources related to material in this guide: Arm community - Ask development questions, and find articles and blogs on specific topics from Arm experts Arm Debug ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2423,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introducing CoreSight: Debug and trace infrastructure",
        "uri" : "https://developer.arm.com/documentation/102520/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102520/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en",
        "excerpt" : "The mechanism that Arm uses to provide this debug infrastructure is based on the CoreSight architecture. ... Introducing CoreSight: Debug and trace infrastructure CoreSight architecture",
        "firstSentences" : "Overview This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture. The guide also describes the components that are suitable for use with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Introducing CoreSight: Debug and trace infrastructure ",
          "document_number" : "102520",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4857804",
          "sysurihash" : "ZaXJWgEoUð4aGF5G",
          "urihash" : "ZaXJWgEoUð4aGF5G",
          "sysuri" : "https://developer.arm.com/documentation/102520/0100/en",
          "systransactionid" : 971010,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1620345600000,
          "topparentid" : 4857804,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663660817000,
          "sysconcepts" : "processor cores ; CoreSight SoC ; trace infrastructure ; chip ; debugging ; capabilities ; Armv9 ; functionality ; incrementing counter ; generation logic ; general modes ; Co-ordination ; connectivity ; Self-hosted",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
          "concepts" : "processor cores ; CoreSight SoC ; trace infrastructure ; chip ; debugging ; capabilities ; Armv9 ; functionality ; incrementing counter ; generation logic ; general modes ; Co-ordination ; connectivity ; Self-hosted",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663660861000,
          "permanentid" : "8f13c131138b192fe8d16c5943020adbc66788b237e490b351cb5f6130fe",
          "syslanguage" : [ "English" ],
          "itemid" : "63297311defc2c309b71249b",
          "transactionid" : 971010,
          "title" : "Introducing CoreSight: Debug and trace infrastructure ",
          "products" : [ "Learn the architecture", "CoreSight architecture" ],
          "date" : 1663660861000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "102520:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663660861650631748,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 3508,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663660826014,
          "syssize" : 3508,
          "sysdate" : 1663660861000,
          "haslayout" : "1",
          "topparent" : "4857804",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857804,
          "content_description" : "This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663660861000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102520/0100/?lang=en",
          "modified" : 1663660817000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663660861650631748,
          "uri" : "https://developer.arm.com/documentation/102520/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Introducing CoreSight: Debug and trace infrastructure",
        "Uri" : "https://developer.arm.com/documentation/102520/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102520/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en",
        "Excerpt" : "The mechanism that Arm uses to provide this debug infrastructure is based on the CoreSight architecture. ... Introducing CoreSight: Debug and trace infrastructure CoreSight architecture",
        "FirstSentences" : "Overview This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture. The guide also describes the components that are suitable for use with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Related information ",
        "document_number" : "102520",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4857804",
        "sysurihash" : "qHqwGYPlreRdYkyG",
        "urihash" : "qHqwGYPlreRdYkyG",
        "sysuri" : "https://developer.arm.com/documentation/102520/0100/en/Related-information",
        "systransactionid" : 971010,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1620345600000,
        "topparentid" : 4857804,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663660817000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
        "attachmentparentid" : 4857804,
        "parentitem" : "63297311defc2c309b71249b",
        "documenttype" : "html",
        "isattachment" : "4857804",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663660862000,
        "permanentid" : "48b65068e91909b6d4109bc2e113606308f3e0e45aa616c3c060f0b87fa9",
        "syslanguage" : [ "English" ],
        "itemid" : "63297311defc2c309b7124a7",
        "transactionid" : 971010,
        "title" : "Related information ",
        "products" : [ "Learn the architecture", "CoreSight architecture" ],
        "date" : 1663660862000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "102520:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663660862059859616,
        "sysisattachment" : "4857804",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4857804,
        "size" : 402,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102520/0100/Related-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663660826014,
        "syssize" : 402,
        "sysdate" : 1663660862000,
        "haslayout" : "1",
        "topparent" : "4857804",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857804,
        "content_description" : "This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663660862000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102520/0100/Related-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102520/0100/Related-information?lang=en",
        "modified" : 1663660817000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663660862059859616,
        "uri" : "https://developer.arm.com/documentation/102520/0100/en/Related-information",
        "syscollection" : "default"
      },
      "Title" : "Related information",
      "Uri" : "https://developer.arm.com/documentation/102520/0100/en/Related-information",
      "PrintableUri" : "https://developer.arm.com/documentation/102520/0100/en/Related-information",
      "ClickUri" : "https://developer.arm.com/documentation/102520/0100/Related-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en/Related-information",
      "Excerpt" : "Related information Here are some resources related to material in this guide: Arm community - Ask development questions, and find articles and blogs on specific topics from Arm experts Arm ...",
      "FirstSentences" : "Related information Here are some resources related to material in this guide: Arm community - Ask development questions, and find articles and blogs on specific topics from Arm experts Arm Debug ..."
    }, {
      "title" : "CoreSight trace infrastructure",
      "uri" : "https://developer.arm.com/documentation/102520/0100/en/CoreSight-trace-infrastructure",
      "printableUri" : "https://developer.arm.com/documentation/102520/0100/en/CoreSight-trace-infrastructure",
      "clickUri" : "https://developer.arm.com/documentation/102520/0100/CoreSight-trace-infrastructure?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en/CoreSight-trace-infrastructure",
      "excerpt" : "CoreSight trace infrastructure Each processor can be paired with an Embedded Trace Macrocell (ETM), which ... This trace data can be captured in an on-chip buffer or outputted via a dedicated ...",
      "firstSentences" : "CoreSight trace infrastructure Each processor can be paired with an Embedded Trace Macrocell (ETM), which can generate trace data. This trace data can be captured in an on-chip buffer or outputted ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2423,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introducing CoreSight: Debug and trace infrastructure",
        "uri" : "https://developer.arm.com/documentation/102520/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102520/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en",
        "excerpt" : "The mechanism that Arm uses to provide this debug infrastructure is based on the CoreSight architecture. ... Introducing CoreSight: Debug and trace infrastructure CoreSight architecture",
        "firstSentences" : "Overview This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture. The guide also describes the components that are suitable for use with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Introducing CoreSight: Debug and trace infrastructure ",
          "document_number" : "102520",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4857804",
          "sysurihash" : "ZaXJWgEoUð4aGF5G",
          "urihash" : "ZaXJWgEoUð4aGF5G",
          "sysuri" : "https://developer.arm.com/documentation/102520/0100/en",
          "systransactionid" : 971010,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1620345600000,
          "topparentid" : 4857804,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663660817000,
          "sysconcepts" : "processor cores ; CoreSight SoC ; trace infrastructure ; chip ; debugging ; capabilities ; Armv9 ; functionality ; incrementing counter ; generation logic ; general modes ; Co-ordination ; connectivity ; Self-hosted",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
          "concepts" : "processor cores ; CoreSight SoC ; trace infrastructure ; chip ; debugging ; capabilities ; Armv9 ; functionality ; incrementing counter ; generation logic ; general modes ; Co-ordination ; connectivity ; Self-hosted",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663660861000,
          "permanentid" : "8f13c131138b192fe8d16c5943020adbc66788b237e490b351cb5f6130fe",
          "syslanguage" : [ "English" ],
          "itemid" : "63297311defc2c309b71249b",
          "transactionid" : 971010,
          "title" : "Introducing CoreSight: Debug and trace infrastructure ",
          "products" : [ "Learn the architecture", "CoreSight architecture" ],
          "date" : 1663660861000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "102520:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663660861650631748,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 3508,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663660826014,
          "syssize" : 3508,
          "sysdate" : 1663660861000,
          "haslayout" : "1",
          "topparent" : "4857804",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857804,
          "content_description" : "This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663660861000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102520/0100/?lang=en",
          "modified" : 1663660817000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663660861650631748,
          "uri" : "https://developer.arm.com/documentation/102520/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Introducing CoreSight: Debug and trace infrastructure",
        "Uri" : "https://developer.arm.com/documentation/102520/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102520/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en",
        "Excerpt" : "The mechanism that Arm uses to provide this debug infrastructure is based on the CoreSight architecture. ... Introducing CoreSight: Debug and trace infrastructure CoreSight architecture",
        "FirstSentences" : "Overview This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture. The guide also describes the components that are suitable for use with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight trace infrastructure ",
        "document_number" : "102520",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4857804",
        "sysurihash" : "WMlð2gANzrluaHkS",
        "urihash" : "WMlð2gANzrluaHkS",
        "sysuri" : "https://developer.arm.com/documentation/102520/0100/en/CoreSight-trace-infrastructure",
        "systransactionid" : 971010,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1620345600000,
        "topparentid" : 4857804,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663660817000,
        "sysconcepts" : "trace data ; SoC designer ; on-chip ; off-chip ; ETM ; infrastructure ; CoreSight ; debugger device ; independent of the functional ; Alternatively",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
        "attachmentparentid" : 4857804,
        "parentitem" : "63297311defc2c309b71249b",
        "concepts" : "trace data ; SoC designer ; on-chip ; off-chip ; ETM ; infrastructure ; CoreSight ; debugger device ; independent of the functional ; Alternatively",
        "documenttype" : "html",
        "isattachment" : "4857804",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663660862000,
        "permanentid" : "a44df055faac6ff0d82a8a56d1f8aba61e3a07d2cb0e767eb2b07b0076d1",
        "syslanguage" : [ "English" ],
        "itemid" : "63297311defc2c309b71249f",
        "transactionid" : 971010,
        "title" : "CoreSight trace infrastructure ",
        "products" : [ "Learn the architecture", "CoreSight architecture" ],
        "date" : 1663660862000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "102520:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663660862005533291,
        "sysisattachment" : "4857804",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4857804,
        "size" : 1203,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102520/0100/CoreSight-trace-infrastructure?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663660826014,
        "syssize" : 1203,
        "sysdate" : 1663660862000,
        "haslayout" : "1",
        "topparent" : "4857804",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857804,
        "content_description" : "This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture.",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663660862000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102520/0100/CoreSight-trace-infrastructure?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102520/0100/CoreSight-trace-infrastructure?lang=en",
        "modified" : 1663660817000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663660862005533291,
        "uri" : "https://developer.arm.com/documentation/102520/0100/en/CoreSight-trace-infrastructure",
        "syscollection" : "default"
      },
      "Title" : "CoreSight trace infrastructure",
      "Uri" : "https://developer.arm.com/documentation/102520/0100/en/CoreSight-trace-infrastructure",
      "PrintableUri" : "https://developer.arm.com/documentation/102520/0100/en/CoreSight-trace-infrastructure",
      "ClickUri" : "https://developer.arm.com/documentation/102520/0100/CoreSight-trace-infrastructure?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en/CoreSight-trace-infrastructure",
      "Excerpt" : "CoreSight trace infrastructure Each processor can be paired with an Embedded Trace Macrocell (ETM), which ... This trace data can be captured in an on-chip buffer or outputted via a dedicated ...",
      "FirstSentences" : "CoreSight trace infrastructure Each processor can be paired with an Embedded Trace Macrocell (ETM), which can generate trace data. This trace data can be captured in an on-chip buffer or outputted ..."
    }, {
      "title" : "Check your knowledge",
      "uri" : "https://developer.arm.com/documentation/102520/0100/en/Check-your-knowledge",
      "printableUri" : "https://developer.arm.com/documentation/102520/0100/en/Check-your-knowledge",
      "clickUri" : "https://developer.arm.com/documentation/102520/0100/Check-your-knowledge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en/Check-your-knowledge",
      "excerpt" : "Check your knowledge Q: What two general methods can be used for debug control using a CoreSight subsystem? A: On-chip self-hosted debug and ff-chip external debug Q: What is the general ...",
      "firstSentences" : "Check your knowledge Q: What two general methods can be used for debug control using a CoreSight subsystem? A: On-chip self-hosted debug and ff-chip external debug Q: What is the general purpose ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2423,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introducing CoreSight: Debug and trace infrastructure",
        "uri" : "https://developer.arm.com/documentation/102520/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102520/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en",
        "excerpt" : "The mechanism that Arm uses to provide this debug infrastructure is based on the CoreSight architecture. ... Introducing CoreSight: Debug and trace infrastructure CoreSight architecture",
        "firstSentences" : "Overview This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture. The guide also describes the components that are suitable for use with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Introducing CoreSight: Debug and trace infrastructure ",
          "document_number" : "102520",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4857804",
          "sysurihash" : "ZaXJWgEoUð4aGF5G",
          "urihash" : "ZaXJWgEoUð4aGF5G",
          "sysuri" : "https://developer.arm.com/documentation/102520/0100/en",
          "systransactionid" : 971010,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1620345600000,
          "topparentid" : 4857804,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663660817000,
          "sysconcepts" : "processor cores ; CoreSight SoC ; trace infrastructure ; chip ; debugging ; capabilities ; Armv9 ; functionality ; incrementing counter ; generation logic ; general modes ; Co-ordination ; connectivity ; Self-hosted",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
          "concepts" : "processor cores ; CoreSight SoC ; trace infrastructure ; chip ; debugging ; capabilities ; Armv9 ; functionality ; incrementing counter ; generation logic ; general modes ; Co-ordination ; connectivity ; Self-hosted",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663660861000,
          "permanentid" : "8f13c131138b192fe8d16c5943020adbc66788b237e490b351cb5f6130fe",
          "syslanguage" : [ "English" ],
          "itemid" : "63297311defc2c309b71249b",
          "transactionid" : 971010,
          "title" : "Introducing CoreSight: Debug and trace infrastructure ",
          "products" : [ "Learn the architecture", "CoreSight architecture" ],
          "date" : 1663660861000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "102520:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663660861650631748,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 3508,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663660826014,
          "syssize" : 3508,
          "sysdate" : 1663660861000,
          "haslayout" : "1",
          "topparent" : "4857804",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857804,
          "content_description" : "This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663660861000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102520/0100/?lang=en",
          "modified" : 1663660817000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663660861650631748,
          "uri" : "https://developer.arm.com/documentation/102520/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Introducing CoreSight: Debug and trace infrastructure",
        "Uri" : "https://developer.arm.com/documentation/102520/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102520/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102520/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en",
        "Excerpt" : "The mechanism that Arm uses to provide this debug infrastructure is based on the CoreSight architecture. ... Introducing CoreSight: Debug and trace infrastructure CoreSight architecture",
        "FirstSentences" : "Overview This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture. The guide also describes the components that are suitable for use with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Check your knowledge ",
        "document_number" : "102520",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4857804",
        "sysurihash" : "VxVEbgEJ7k16qkjL",
        "urihash" : "VxVEbgEJ7k16qkjL",
        "sysuri" : "https://developer.arm.com/documentation/102520/0100/en/Check-your-knowledge",
        "systransactionid" : 971010,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1620345600000,
        "topparentid" : 4857804,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663660817000,
        "sysconcepts" : "ATB trace ; CoreSight infrastructure ; subsystems ; network ; cross-triggers ; control ; transactions ; long period ; primary function ; ff-chip external ; On-chip self-hosted ; access the Arm",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
        "attachmentparentid" : 4857804,
        "parentitem" : "63297311defc2c309b71249b",
        "concepts" : "ATB trace ; CoreSight infrastructure ; subsystems ; network ; cross-triggers ; control ; transactions ; long period ; primary function ; ff-chip external ; On-chip self-hosted ; access the Arm",
        "documenttype" : "html",
        "isattachment" : "4857804",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663660861000,
        "permanentid" : "143dba7856d73f4f3ff5c44739964001a392fe978ed079d7af3351f79046",
        "syslanguage" : [ "English" ],
        "itemid" : "63297311defc2c309b7124a6",
        "transactionid" : 971010,
        "title" : "Check your knowledge ",
        "products" : [ "Learn the architecture", "CoreSight architecture" ],
        "date" : 1663660861000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "102520:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663660861973732312,
        "sysisattachment" : "4857804",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4857804,
        "size" : 1015,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102520/0100/Check-your-knowledge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663660826014,
        "syssize" : 1015,
        "sysdate" : 1663660861000,
        "haslayout" : "1",
        "topparent" : "4857804",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857804,
        "content_description" : "This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture.",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663660861000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102520/0100/Check-your-knowledge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102520/0100/Check-your-knowledge?lang=en",
        "modified" : 1663660817000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663660861973732312,
        "uri" : "https://developer.arm.com/documentation/102520/0100/en/Check-your-knowledge",
        "syscollection" : "default"
      },
      "Title" : "Check your knowledge",
      "Uri" : "https://developer.arm.com/documentation/102520/0100/en/Check-your-knowledge",
      "PrintableUri" : "https://developer.arm.com/documentation/102520/0100/en/Check-your-knowledge",
      "ClickUri" : "https://developer.arm.com/documentation/102520/0100/Check-your-knowledge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en/Check-your-knowledge",
      "Excerpt" : "Check your knowledge Q: What two general methods can be used for debug control using a CoreSight subsystem? A: On-chip self-hosted debug and ff-chip external debug Q: What is the general ...",
      "FirstSentences" : "Check your knowledge Q: What two general methods can be used for debug control using a CoreSight subsystem? A: On-chip self-hosted debug and ff-chip external debug Q: What is the general purpose ..."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Programming the cross halt ",
      "document_number" : "102520",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "4857804",
      "sysurihash" : "UlflzsyODYeehouY",
      "urihash" : "UlflzsyODYeehouY",
      "sysuri" : "https://developer.arm.com/documentation/102520/0100/en/Programming-the-cross-halt",
      "systransactionid" : 971010,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1620345600000,
      "topparentid" : 4857804,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1663660817000,
      "sysconcepts" : "processor cores ; halt event ; cross-halt behavior ; debugger ; trigger ; CTI ; CTIINEEN0 ; registers ; cross-trigger channel ; common situation",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
      "attachmentparentid" : 4857804,
      "parentitem" : "63297311defc2c309b71249b",
      "concepts" : "processor cores ; halt event ; cross-halt behavior ; debugger ; trigger ; CTI ; CTIINEEN0 ; registers ; cross-trigger channel ; common situation",
      "documenttype" : "html",
      "isattachment" : "4857804",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1663660862000,
      "permanentid" : "4628431123c1da4cd4345438ea641b509ca3794f6385e380946ae2b9b73c",
      "syslanguage" : [ "English" ],
      "itemid" : "63297311defc2c309b7124a4",
      "transactionid" : 971010,
      "title" : "Programming the cross halt ",
      "products" : [ "Learn the architecture", "CoreSight architecture" ],
      "date" : 1663660862000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Debugging" ],
      "document_id" : "102520:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663660862089214714,
      "sysisattachment" : "4857804",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4857804,
      "size" : 1351,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102520/0100/Programming-the-cross-halt?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663660826014,
      "syssize" : 1351,
      "sysdate" : 1663660862000,
      "haslayout" : "1",
      "topparent" : "4857804",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4857804,
      "content_description" : "This guide introduces the debug and trace infrastructure support that is provided by the Arm CoreSight Architecture.",
      "wordcount" : 95,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "Architectures|Learn the architecture" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663660862000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102520/0100/Programming-the-cross-halt?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102520/0100/Programming-the-cross-halt?lang=en",
      "modified" : 1663660817000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663660862089214714,
      "uri" : "https://developer.arm.com/documentation/102520/0100/en/Programming-the-cross-halt",
      "syscollection" : "default"
    },
    "Title" : "Programming the cross halt",
    "Uri" : "https://developer.arm.com/documentation/102520/0100/en/Programming-the-cross-halt",
    "PrintableUri" : "https://developer.arm.com/documentation/102520/0100/en/Programming-the-cross-halt",
    "ClickUri" : "https://developer.arm.com/documentation/102520/0100/Programming-the-cross-halt?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102520/0100/en/Programming-the-cross-halt",
    "Excerpt" : "Programming the cross halt Cross-halt behavior happens when one processor core enters the Halting debug state, and ... This is a common situation that is encountered when debugging a system.",
    "FirstSentences" : "Programming the cross halt Cross-halt behavior happens when one processor core enters the Halting debug state, and then all the processor cores should enter the Halting debug state. This is a ..."
  }, {
    "title" : "ARM Architecture Reference Manual Thumb-2 Supplement",
    "uri" : "https://developer.arm.com/documentation/ddi0308/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0308/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0308/d/en",
    "excerpt" : "All rights reserved. ... In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... ARM Architecture Reference Manual Thumb-2 Supplement T32",
    "firstSentences" : "ARM Architecture Reference Manual Thumb-2 Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and StrongARM ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Glossary",
      "uri" : "https://developer.arm.com/documentation/ddi0308/d/en/Glossary",
      "printableUri" : "https://developer.arm.com/documentation/ddi0308/d/en/Glossary",
      "clickUri" : "https://developer.arm.com/documentation/ddi0308/d/Glossary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0308/d/en/Glossary",
      "excerpt" : "Single Instruction, Multiple Data (SIMD) Single Instruction, Multiple Data (SIMD) ... unpredictable instructions must not halt or hang the processor, or any parts of the ... Glossary T32",
      "firstSentences" : "Glossary APSR See Application Program Status Register. Application Program Status Register The register containing those bits that deliver status information about the results of instructions. In ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Architecture Reference Manual Thumb-2 Supplement",
        "uri" : "https://developer.arm.com/documentation/ddi0308/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0308/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0308/d/en",
        "excerpt" : "All rights reserved. ... In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... ARM Architecture Reference Manual Thumb-2 Supplement T32",
        "firstSentences" : "ARM Architecture Reference Manual Thumb-2 Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and StrongARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Architecture Reference Manual Thumb-2 Supplement ",
          "document_number" : "ddi0308",
          "document_version" : "d",
          "content_type" : "archDoc",
          "systopparent" : "3496169",
          "sysurihash" : "oCñhQFw7XURñ87mT",
          "urihash" : "oCñhQFw7XURñ87mT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0308/d/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158924175000,
          "topparentid" : 3496169,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910401000,
          "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d" ],
          "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149459000,
          "permanentid" : "3791a696ab552dc4779ce60b58648f882eed278614b22cc1d7baad1fc653",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1066c10daa596235e7e73d",
          "transactionid" : 864272,
          "title" : "ARM Architecture Reference Manual Thumb-2 Supplement ",
          "products" : [ "T32" ],
          "date" : 1649149459000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0308:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149459625667651,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 3722,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149253940,
          "syssize" : 3722,
          "sysdate" : 1649149459000,
          "haslayout" : "1",
          "topparent" : "3496169",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496169,
          "content_description" : "The purpose of this manual is to describe Thumb-2, its Instruction Set Architecture (ISA), and the changes to the programmers' model it introduces.",
          "wordcount" : 238,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|Base ISAs|T32" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|T32" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149459000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0308/d/?lang=en",
          "modified" : 1639041732000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149459625667651,
          "uri" : "https://developer.arm.com/documentation/ddi0308/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Architecture Reference Manual Thumb-2 Supplement",
        "Uri" : "https://developer.arm.com/documentation/ddi0308/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0308/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0308/d/en",
        "Excerpt" : "All rights reserved. ... In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... ARM Architecture Reference Manual Thumb-2 Supplement T32",
        "FirstSentences" : "ARM Architecture Reference Manual Thumb-2 Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and StrongARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Glossary ",
        "document_number" : "ddi0308",
        "document_version" : "d",
        "content_type" : "archDoc",
        "systopparent" : "3496169",
        "sysurihash" : "kdVRFxAlwOXePALT",
        "urihash" : "kdVRFxAlwOXePALT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0308/d/en/Glossary",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158924175000,
        "topparentid" : 3496169,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910401000,
        "sysconcepts" : "instructions ; implementations ; registers ; Multiple Data ; memory hint ; SIMD ; security holes ; attempt",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d" ],
        "attachmentparentid" : 3496169,
        "parentitem" : "5f1066c10daa596235e7e73d",
        "concepts" : "instructions ; implementations ; registers ; Multiple Data ; memory hint ; SIMD ; security holes ; attempt",
        "documenttype" : "html",
        "isattachment" : "3496169",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149458000,
        "permanentid" : "4250bc9140a375c01ac5a3d914feebe7ca203ffb62f6d636ed1fc3b41195",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1066ca0daa596235e7e903",
        "transactionid" : 864272,
        "title" : "Glossary ",
        "products" : [ "T32" ],
        "date" : 1649149458000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0308:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149458947157199,
        "sysisattachment" : "3496169",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3496169,
        "size" : 1749,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0308/d/Glossary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149253940,
        "syssize" : 1749,
        "sysdate" : 1649149458000,
        "haslayout" : "1",
        "topparent" : "3496169",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496169,
        "content_description" : "The purpose of this manual is to describe Thumb-2, its Instruction Set Architecture (ISA), and the changes to the programmers' model it introduces.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|Base ISAs|T32" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|T32" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149458000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0308/d/Glossary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0308/d/Glossary?lang=en",
        "modified" : 1639041732000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149458947157199,
        "uri" : "https://developer.arm.com/documentation/ddi0308/d/en/Glossary",
        "syscollection" : "default"
      },
      "Title" : "Glossary",
      "Uri" : "https://developer.arm.com/documentation/ddi0308/d/en/Glossary",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0308/d/en/Glossary",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0308/d/Glossary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0308/d/en/Glossary",
      "Excerpt" : "Single Instruction, Multiple Data (SIMD) Single Instruction, Multiple Data (SIMD) ... unpredictable instructions must not halt or hang the processor, or any parts of the ... Glossary T32",
      "FirstSentences" : "Glossary APSR See Application Program Status Register. Application Program Status Register The register containing those bits that deliver status information about the results of instructions. In ..."
    }, {
      "title" : "Send event",
      "uri" : "https://developer.arm.com/documentation/ddi0308/d/en/Introduction-to-Thumb-2/New-16-bit-Thumb-instructions/Send-event",
      "printableUri" : "https://developer.arm.com/documentation/ddi0308/d/en/Introduction-to-Thumb-2/New-16-bit-Thumb-instructions/Send-event",
      "clickUri" : "https://developer.arm.com/documentation/ddi0308/d/Introduction-to-Thumb-2/New-16-bit-Thumb-instructions/Send-event?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0308/d/en/Introduction-to-Thumb-2/New-16-bit-Thumb-instructions/Send-event",
      "excerpt" : "Send event SEV (Send Event) is a hint instruction. See SEV for details. Send event T32",
      "firstSentences" : "Send event SEV (Send Event) is a hint instruction. See SEV for details. Send event T32",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Architecture Reference Manual Thumb-2 Supplement",
        "uri" : "https://developer.arm.com/documentation/ddi0308/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0308/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0308/d/en",
        "excerpt" : "All rights reserved. ... In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... ARM Architecture Reference Manual Thumb-2 Supplement T32",
        "firstSentences" : "ARM Architecture Reference Manual Thumb-2 Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and StrongARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Architecture Reference Manual Thumb-2 Supplement ",
          "document_number" : "ddi0308",
          "document_version" : "d",
          "content_type" : "archDoc",
          "systopparent" : "3496169",
          "sysurihash" : "oCñhQFw7XURñ87mT",
          "urihash" : "oCñhQFw7XURñ87mT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0308/d/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158924175000,
          "topparentid" : 3496169,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910401000,
          "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d" ],
          "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149459000,
          "permanentid" : "3791a696ab552dc4779ce60b58648f882eed278614b22cc1d7baad1fc653",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1066c10daa596235e7e73d",
          "transactionid" : 864272,
          "title" : "ARM Architecture Reference Manual Thumb-2 Supplement ",
          "products" : [ "T32" ],
          "date" : 1649149459000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0308:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149459625667651,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 3722,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149253940,
          "syssize" : 3722,
          "sysdate" : 1649149459000,
          "haslayout" : "1",
          "topparent" : "3496169",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496169,
          "content_description" : "The purpose of this manual is to describe Thumb-2, its Instruction Set Architecture (ISA), and the changes to the programmers' model it introduces.",
          "wordcount" : 238,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|Base ISAs|T32" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|T32" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149459000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0308/d/?lang=en",
          "modified" : 1639041732000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149459625667651,
          "uri" : "https://developer.arm.com/documentation/ddi0308/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Architecture Reference Manual Thumb-2 Supplement",
        "Uri" : "https://developer.arm.com/documentation/ddi0308/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0308/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0308/d/en",
        "Excerpt" : "All rights reserved. ... In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... ARM Architecture Reference Manual Thumb-2 Supplement T32",
        "FirstSentences" : "ARM Architecture Reference Manual Thumb-2 Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and StrongARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Send event ",
        "document_number" : "ddi0308",
        "document_version" : "d",
        "content_type" : "archDoc",
        "systopparent" : "3496169",
        "sysurihash" : "8wDcIfcHRE8AUtHV",
        "urihash" : "8wDcIfcHRE8AUtHV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0308/d/en/Introduction-to-Thumb-2/New-16-bit-Thumb-instructions/Send-event",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1158924175000,
        "topparentid" : 3496169,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910401000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d" ],
        "attachmentparentid" : 3496169,
        "parentitem" : "5f1066c10daa596235e7e73d",
        "documenttype" : "html",
        "isattachment" : "3496169",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149458000,
        "permanentid" : "f2c6bc5d50f4d2698ea556b867607c765408e26066d0d170bef3c142e018",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1066c20daa596235e7e752",
        "transactionid" : 864272,
        "title" : "Send event ",
        "products" : [ "T32" ],
        "date" : 1649149458000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0308:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149458914116077,
        "sysisattachment" : "3496169",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3496169,
        "size" : 86,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0308/d/Introduction-to-Thumb-2/New-16-bit-Thumb-instructions/Send-event?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149253927,
        "syssize" : 86,
        "sysdate" : 1649149458000,
        "haslayout" : "1",
        "topparent" : "3496169",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496169,
        "content_description" : "The purpose of this manual is to describe Thumb-2, its Instruction Set Architecture (ISA), and the changes to the programmers' model it introduces.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|Base ISAs|T32" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|T32" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149458000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0308/d/Introduction-to-Thumb-2/New-16-bit-Thumb-instructions/Send-event?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0308/d/Introduction-to-Thumb-2/New-16-bit-Thumb-instructions/Send-event?lang=en",
        "modified" : 1639041732000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149458914116077,
        "uri" : "https://developer.arm.com/documentation/ddi0308/d/en/Introduction-to-Thumb-2/New-16-bit-Thumb-instructions/Send-event",
        "syscollection" : "default"
      },
      "Title" : "Send event",
      "Uri" : "https://developer.arm.com/documentation/ddi0308/d/en/Introduction-to-Thumb-2/New-16-bit-Thumb-instructions/Send-event",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0308/d/en/Introduction-to-Thumb-2/New-16-bit-Thumb-instructions/Send-event",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0308/d/Introduction-to-Thumb-2/New-16-bit-Thumb-instructions/Send-event?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0308/d/en/Introduction-to-Thumb-2/New-16-bit-Thumb-instructions/Send-event",
      "Excerpt" : "Send event SEV (Send Event) is a hint instruction. See SEV for details. Send event T32",
      "FirstSentences" : "Send event SEV (Send Event) is a hint instruction. See SEV for details. Send event T32"
    }, {
      "title" : "ISB",
      "uri" : "https://developer.arm.com/documentation/ddi0308/d/en/New-ARM-instructions/Alphabetical-list-of-new-ARM-instructions/ISB",
      "printableUri" : "https://developer.arm.com/documentation/ddi0308/d/en/New-ARM-instructions/Alphabetical-list-of-new-ARM-instructions/ISB",
      "clickUri" : "https://developer.arm.com/documentation/ddi0308/d/New-ARM-instructions/Alphabetical-list-of-new-ARM-instructions/ISB?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0308/d/en/New-ARM-instructions/Alphabetical-list-of-new-ARM-instructions/ISB",
      "excerpt" : "ISB Instruction Synchronization Barrier flushes the pipeline in the processor, so ... It ensures that the effects of context altering operations, such as changing the ASID, ... Can be omitted.",
      "firstSentences" : "ISB Instruction Synchronization Barrier flushes the pipeline in the processor, so that all instructions following the ISB are fetched from cache or memory, after the instruction has been completed.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Architecture Reference Manual Thumb-2 Supplement",
        "uri" : "https://developer.arm.com/documentation/ddi0308/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0308/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0308/d/en",
        "excerpt" : "All rights reserved. ... In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... ARM Architecture Reference Manual Thumb-2 Supplement T32",
        "firstSentences" : "ARM Architecture Reference Manual Thumb-2 Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and StrongARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Architecture Reference Manual Thumb-2 Supplement ",
          "document_number" : "ddi0308",
          "document_version" : "d",
          "content_type" : "archDoc",
          "systopparent" : "3496169",
          "sysurihash" : "oCñhQFw7XURñ87mT",
          "urihash" : "oCñhQFw7XURñ87mT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0308/d/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158924175000,
          "topparentid" : 3496169,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910401000,
          "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d" ],
          "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149459000,
          "permanentid" : "3791a696ab552dc4779ce60b58648f882eed278614b22cc1d7baad1fc653",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1066c10daa596235e7e73d",
          "transactionid" : 864272,
          "title" : "ARM Architecture Reference Manual Thumb-2 Supplement ",
          "products" : [ "T32" ],
          "date" : 1649149459000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0308:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149459625667651,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 3722,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149253940,
          "syssize" : 3722,
          "sysdate" : 1649149459000,
          "haslayout" : "1",
          "topparent" : "3496169",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496169,
          "content_description" : "The purpose of this manual is to describe Thumb-2, its Instruction Set Architecture (ISA), and the changes to the programmers' model it introduces.",
          "wordcount" : 238,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|Base ISAs|T32" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|T32" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149459000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0308/d/?lang=en",
          "modified" : 1639041732000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149459625667651,
          "uri" : "https://developer.arm.com/documentation/ddi0308/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Architecture Reference Manual Thumb-2 Supplement",
        "Uri" : "https://developer.arm.com/documentation/ddi0308/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0308/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0308/d/en",
        "Excerpt" : "All rights reserved. ... In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... ARM Architecture Reference Manual Thumb-2 Supplement T32",
        "FirstSentences" : "ARM Architecture Reference Manual Thumb-2 Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and StrongARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ISB ",
        "document_number" : "ddi0308",
        "document_version" : "d",
        "content_type" : "archDoc",
        "systopparent" : "3496169",
        "sysurihash" : "7VzMFCm6sUTMO057",
        "urihash" : "7VzMFCm6sUTMO057",
        "sysuri" : "https://developer.arm.com/documentation/ddi0308/d/en/New-ARM-instructions/Alphabetical-list-of-new-ARM-instructions/ISB",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158924175000,
        "topparentid" : 3496169,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910401000,
        "sysconcepts" : "ISB instruction ; maintenance operations ; execution ; context ; Encodings A1 ; assembler syntax ; nISB ; optional limitation ; supports unconditional ; See Standard ; ARMv6T2 onwards ; prediction logic ; CP15 registers ; Architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d" ],
        "attachmentparentid" : 3496169,
        "parentitem" : "5f1066c10daa596235e7e73d",
        "concepts" : "ISB instruction ; maintenance operations ; execution ; context ; Encodings A1 ; assembler syntax ; nISB ; optional limitation ; supports unconditional ; See Standard ; ARMv6T2 onwards ; prediction logic ; CP15 registers ; Architecture",
        "documenttype" : "html",
        "isattachment" : "3496169",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149458000,
        "permanentid" : "1195060c76e0c22fbecfcce68e0edfeb33316066cf12f9c6e8c302b370e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1066c90daa596235e7e890",
        "transactionid" : 864272,
        "title" : "ISB ",
        "products" : [ "T32" ],
        "date" : 1649149458000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0308:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149458812614150,
        "sysisattachment" : "3496169",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3496169,
        "size" : 1855,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0308/d/New-ARM-instructions/Alphabetical-list-of-new-ARM-instructions/ISB?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149253909,
        "syssize" : 1855,
        "sysdate" : 1649149458000,
        "haslayout" : "1",
        "topparent" : "3496169",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496169,
        "content_description" : "The purpose of this manual is to describe Thumb-2, its Instruction Set Architecture (ISA), and the changes to the programmers' model it introduces.",
        "wordcount" : 169,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|Base ISAs|T32" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|T32" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149458000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0308/d/New-ARM-instructions/Alphabetical-list-of-new-ARM-instructions/ISB?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0308/d/New-ARM-instructions/Alphabetical-list-of-new-ARM-instructions/ISB?lang=en",
        "modified" : 1639041732000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149458812614150,
        "uri" : "https://developer.arm.com/documentation/ddi0308/d/en/New-ARM-instructions/Alphabetical-list-of-new-ARM-instructions/ISB",
        "syscollection" : "default"
      },
      "Title" : "ISB",
      "Uri" : "https://developer.arm.com/documentation/ddi0308/d/en/New-ARM-instructions/Alphabetical-list-of-new-ARM-instructions/ISB",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0308/d/en/New-ARM-instructions/Alphabetical-list-of-new-ARM-instructions/ISB",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0308/d/New-ARM-instructions/Alphabetical-list-of-new-ARM-instructions/ISB?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0308/d/en/New-ARM-instructions/Alphabetical-list-of-new-ARM-instructions/ISB",
      "Excerpt" : "ISB Instruction Synchronization Barrier flushes the pipeline in the processor, so ... It ensures that the effects of context altering operations, such as changing the ASID, ... Can be omitted.",
      "FirstSentences" : "ISB Instruction Synchronization Barrier flushes the pipeline in the processor, so that all instructions following the ISB are fetched from cache or memory, after the instruction has been completed."
    } ],
    "totalNumberOfChildResults" : 427,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Architecture Reference Manual Thumb-2 Supplement ",
      "document_number" : "ddi0308",
      "document_version" : "d",
      "content_type" : "archDoc",
      "systopparent" : "3496169",
      "sysurihash" : "oCñhQFw7XURñ87mT",
      "urihash" : "oCñhQFw7XURñ87mT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0308/d/en",
      "systransactionid" : 864272,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158924175000,
      "topparentid" : 3496169,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594910401000,
      "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d" ],
      "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149459000,
      "permanentid" : "3791a696ab552dc4779ce60b58648f882eed278614b22cc1d7baad1fc653",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1066c10daa596235e7e73d",
      "transactionid" : 864272,
      "title" : "ARM Architecture Reference Manual Thumb-2 Supplement ",
      "products" : [ "T32" ],
      "date" : 1649149459000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0308:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149459625667651,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 3722,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149253940,
      "syssize" : 3722,
      "sysdate" : 1649149459000,
      "haslayout" : "1",
      "topparent" : "3496169",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3496169,
      "content_description" : "The purpose of this manual is to describe Thumb-2, its Instruction Set Architecture (ISA), and the changes to the programmers' model it introduces.",
      "wordcount" : 238,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|Base ISAs|T32" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|T32" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149459000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0308/d/?lang=en",
      "modified" : 1639041732000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149459625667651,
      "uri" : "https://developer.arm.com/documentation/ddi0308/d/en",
      "syscollection" : "default"
    },
    "Title" : "ARM Architecture Reference Manual Thumb-2 Supplement",
    "Uri" : "https://developer.arm.com/documentation/ddi0308/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0308/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0308/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0308/d/en",
    "Excerpt" : "All rights reserved. ... In no event shall the licences granted in Clause 1, be construed as granting you expressly or by ... ARM Architecture Reference Manual Thumb-2 Supplement T32",
    "FirstSentences" : "ARM Architecture Reference Manual Thumb-2 Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and StrongARM ..."
  }, {
    "title" : "Platform Security Boot Guide",
    "uri" : "https://developer.arm.com/documentation/den0072/0101/en/pdf/BOOT-PSG_1.1_REL.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0072/0101/en/pdf/BOOT-PSG_1.1_REL.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fae7507ca04df4095c1caaa",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0072/0101/en/pdf/BOOT-PSG_1.1_REL.pdf",
    "excerpt" : "Supply chain scenarios (informational) 3.4.1 Single provider ... 1.1 Release (issue 0) Copyright © 2017 - 2020 Arm Limited or its affiliates. All rights reserved. Non-Confidential",
    "firstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: DEN 0072 Release 0 Non-Confidential 30/07/20 Platform Security Boot Guide © Copyright Arm Limited 2017-2020. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Platform Security Boot Guide",
      "uri" : "https://developer.arm.com/documentation/den0072/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/den0072/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/den0072/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0072/0101/en",
      "excerpt" : "Platform Security Boot Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Platform Security Boot Guide This document is only available in a PDF version. Click Download to view. Platform Security Boot Guide Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Platform Security Boot Guide ",
        "document_number" : "den0072",
        "document_version" : "0101",
        "content_type" : "archDoc",
        "systopparent" : "5037213",
        "sysurihash" : "9RL457xBHrCyEC0n",
        "urihash" : "9RL457xBHrCyEC0n",
        "sysuri" : "https://developer.arm.com/documentation/den0072/0101/en",
        "systransactionid" : 864263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1599560052000,
        "topparentid" : 5037213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605268743000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649149021000,
        "permanentid" : "ebec272b7b9c0bdfd436e07bbf7fa51fe6c32fce2db53e4e9ae9e9e3357a",
        "syslanguage" : [ "English" ],
        "itemid" : "5fae7507ca04df4095c1caa8",
        "transactionid" : 864263,
        "title" : "Platform Security Boot Guide ",
        "products" : [ "Platform security" ],
        "date" : 1649149021000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0072:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149021134398809,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 149,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0072/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148868734,
        "syssize" : 149,
        "sysdate" : 1649149021000,
        "haslayout" : "1",
        "topparent" : "5037213",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037213,
        "content_description" : "This specification, formerly called Trusted Boot and Firmware Update (PSA-TBFU), outlines the system and firmware technical requirements for firmware boot and update.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149021000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0072/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0072/0101/?lang=en",
        "modified" : 1645021021000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149021134398809,
        "uri" : "https://developer.arm.com/documentation/den0072/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Platform Security Boot Guide",
      "Uri" : "https://developer.arm.com/documentation/den0072/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0072/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0072/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0072/0101/en",
      "Excerpt" : "Platform Security Boot Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Platform Security Boot Guide This document is only available in a PDF version. Click Download to view. Platform Security Boot Guide Platform security"
    },
    "childResults" : [ {
      "title" : "Platform Security Boot Guide",
      "uri" : "https://developer.arm.com/documentation/den0072/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/den0072/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/den0072/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0072/0101/en",
      "excerpt" : "Platform Security Boot Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Platform Security Boot Guide This document is only available in a PDF version. Click Download to view. Platform Security Boot Guide Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Platform Security Boot Guide ",
        "document_number" : "den0072",
        "document_version" : "0101",
        "content_type" : "archDoc",
        "systopparent" : "5037213",
        "sysurihash" : "9RL457xBHrCyEC0n",
        "urihash" : "9RL457xBHrCyEC0n",
        "sysuri" : "https://developer.arm.com/documentation/den0072/0101/en",
        "systransactionid" : 864263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1599560052000,
        "topparentid" : 5037213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605268743000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649149021000,
        "permanentid" : "ebec272b7b9c0bdfd436e07bbf7fa51fe6c32fce2db53e4e9ae9e9e3357a",
        "syslanguage" : [ "English" ],
        "itemid" : "5fae7507ca04df4095c1caa8",
        "transactionid" : 864263,
        "title" : "Platform Security Boot Guide ",
        "products" : [ "Platform security" ],
        "date" : 1649149021000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0072:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149021134398809,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 149,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0072/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148868734,
        "syssize" : 149,
        "sysdate" : 1649149021000,
        "haslayout" : "1",
        "topparent" : "5037213",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037213,
        "content_description" : "This specification, formerly called Trusted Boot and Firmware Update (PSA-TBFU), outlines the system and firmware technical requirements for firmware boot and update.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149021000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0072/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0072/0101/?lang=en",
        "modified" : 1645021021000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149021134398809,
        "uri" : "https://developer.arm.com/documentation/den0072/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Platform Security Boot Guide",
      "Uri" : "https://developer.arm.com/documentation/den0072/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0072/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0072/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0072/0101/en",
      "Excerpt" : "Platform Security Boot Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Platform Security Boot Guide This document is only available in a PDF version. Click Download to view. Platform Security Boot Guide Platform security"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Platform Security Boot Guide ",
      "document_number" : "den0072",
      "document_version" : "0101",
      "content_type" : "archDoc",
      "systopparent" : "5037213",
      "sysauthor" : "Adrian Shaw",
      "sysurihash" : "Csi3RbT38Wwrañrt",
      "urihash" : "Csi3RbT38Wwrañrt",
      "sysuri" : "https://developer.arm.com/documentation/den0072/0101/en/pdf/BOOT-PSG_1.1_REL.pdf",
      "systransactionid" : 864263,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1599560052000,
      "topparentid" : 5037213,
      "numberofpages" : 48,
      "sysconcepts" : "implementations ; security ; public key ; functionality ; immutable bootloader ; attackers ; authentication ; images ; boot process ; certification ; manifests ; ROTPKs ; cryptographic algorithms ; signatures ; verification ; subsidiary keys",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
      "attachmentparentid" : 5037213,
      "parentitem" : "5fae7507ca04df4095c1caa8",
      "concepts" : "implementations ; security ; public key ; functionality ; immutable bootloader ; attackers ; authentication ; images ; boot process ; certification ; manifests ; ROTPKs ; cryptographic algorithms ; signatures ; verification ; subsidiary keys",
      "documenttype" : "pdf",
      "isattachment" : "5037213",
      "sysindexeddate" : 1649149023000,
      "permanentid" : "e820e8f4e0156832537846e743fbcdc8b198e9f3f35236c2a106ee0e358b",
      "syslanguage" : [ "English" ],
      "itemid" : "5fae7507ca04df4095c1caaa",
      "transactionid" : 864263,
      "title" : "Platform Security Boot Guide ",
      "date" : 1649149023000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0072:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149023247521031,
      "sysisattachment" : "5037213",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5037213,
      "size" : 1112112,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fae7507ca04df4095c1caaa",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148870226,
      "syssize" : 1112112,
      "sysdate" : 1649149023000,
      "topparent" : "5037213",
      "author" : "Adrian Shaw",
      "label_version" : "1.1",
      "systopparentid" : 5037213,
      "content_description" : "This specification, formerly called Trusted Boot and Firmware Update (PSA-TBFU), outlines the system and firmware technical requirements for firmware boot and update.",
      "wordcount" : 2098,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149023000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fae7507ca04df4095c1caaa",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149023247521031,
      "uri" : "https://developer.arm.com/documentation/den0072/0101/en/pdf/BOOT-PSG_1.1_REL.pdf",
      "syscollection" : "default"
    },
    "Title" : "Platform Security Boot Guide",
    "Uri" : "https://developer.arm.com/documentation/den0072/0101/en/pdf/BOOT-PSG_1.1_REL.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0072/0101/en/pdf/BOOT-PSG_1.1_REL.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fae7507ca04df4095c1caaa",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0072/0101/en/pdf/BOOT-PSG_1.1_REL.pdf",
    "Excerpt" : "Supply chain scenarios (informational) 3.4.1 Single provider ... 1.1 Release (issue 0) Copyright © 2017 - 2020 Arm Limited or its affiliates. All rights reserved. Non-Confidential",
    "FirstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: DEN 0072 Release 0 Non-Confidential 30/07/20 Platform Security Boot Guide © Copyright Arm Limited 2017-2020. All ..."
  }, {
    "title" : "Benefits of using the IP-XACT standard",
    "uri" : "https://developer.arm.com/documentation/ddi0429/a/en/Introduction/Benefits-of-using-the-IP-XACT-standard",
    "printableUri" : "https://developer.arm.com/documentation/ddi0429/a/en/Introduction/Benefits-of-using-the-IP-XACT-standard",
    "clickUri" : "https://developer.arm.com/documentation/ddi0429/a/Introduction/Benefits-of-using-the-IP-XACT-standard?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en/Introduction/Benefits-of-using-the-IP-XACT-standard",
    "excerpt" : "Benefits of using the IP-XACT standard The electronics industry uses tools produced by a number of vendors in the design process. Many of these tools use unique and proprietary formats.",
    "firstSentences" : "Benefits of using the IP-XACT standard The electronics industry uses tools produced by a number of vendors in the design process. Many of these tools use unique and proprietary formats. A standard ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "IP-XACT Components Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0429/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0429/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en",
      "excerpt" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "IP-XACT Components Reference Manual ",
        "document_number" : "ddi0429",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3490373",
        "sysurihash" : "ONgCs1unxD5cn8JR",
        "urihash" : "ONgCs1unxD5cn8JR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0429/a/en",
        "systransactionid" : 863739,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1194386891000,
        "topparentid" : 3490373,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912244000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083667000,
        "permanentid" : "7c70bbee42388e95e2d51a0b4b7e94fa3a03638182247b0809d52b011b63",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106df40daa596235e81e8e",
        "transactionid" : 863739,
        "title" : "IP-XACT Components Reference Manual ",
        "products" : [ "System Components" ],
        "date" : 1649083667000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0429:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083667705315573,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 1797,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083365470,
        "syssize" : 1797,
        "sysdate" : 1649083667000,
        "haslayout" : "1",
        "topparent" : "3490373",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490373,
        "content_description" : "IP-XACT is a standard that specifies how to describe different types of electronic IP in the form of an XML document.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083667000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0429/a/?lang=en",
        "modified" : 1639129933000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083667705315573,
        "uri" : "https://developer.arm.com/documentation/ddi0429/a/en",
        "syscollection" : "default"
      },
      "Title" : "IP-XACT Components Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0429/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0429/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en",
      "Excerpt" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "The IP-XACT standard",
      "uri" : "https://developer.arm.com/documentation/ddi0429/a/en/Introduction/The-IP-XACT-standard",
      "printableUri" : "https://developer.arm.com/documentation/ddi0429/a/en/Introduction/The-IP-XACT-standard",
      "clickUri" : "https://developer.arm.com/documentation/ddi0429/a/Introduction/The-IP-XACT-standard?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en/Introduction/The-IP-XACT-standard",
      "excerpt" : "The IP-XACT standard IP-XACT is a standard for the description of electronic Intellectual Property (IP). This standard is intended for use by Electronic Design Automation (EDA) and ...",
      "firstSentences" : "The IP-XACT standard IP-XACT is a standard for the description of electronic Intellectual Property (IP). This standard is intended for use by Electronic Design Automation (EDA) and Electronic ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "IP-XACT Components Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0429/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0429/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en",
        "excerpt" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "IP-XACT Components Reference Manual ",
          "document_number" : "ddi0429",
          "document_version" : "a",
          "content_type" : "archDoc",
          "systopparent" : "3490373",
          "sysurihash" : "ONgCs1unxD5cn8JR",
          "urihash" : "ONgCs1unxD5cn8JR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0429/a/en",
          "systransactionid" : 863739,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1194386891000,
          "topparentid" : 3490373,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912244000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083667000,
          "permanentid" : "7c70bbee42388e95e2d51a0b4b7e94fa3a03638182247b0809d52b011b63",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106df40daa596235e81e8e",
          "transactionid" : 863739,
          "title" : "IP-XACT Components Reference Manual ",
          "products" : [ "System Components" ],
          "date" : 1649083667000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0429:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083667705315573,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 1797,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083365470,
          "syssize" : 1797,
          "sysdate" : 1649083667000,
          "haslayout" : "1",
          "topparent" : "3490373",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490373,
          "content_description" : "IP-XACT is a standard that specifies how to describe different types of electronic IP in the form of an XML document.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083667000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0429/a/?lang=en",
          "modified" : 1639129933000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083667705315573,
          "uri" : "https://developer.arm.com/documentation/ddi0429/a/en",
          "syscollection" : "default"
        },
        "Title" : "IP-XACT Components Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0429/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0429/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en",
        "Excerpt" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "The IP-XACT standard ",
        "document_number" : "ddi0429",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3490373",
        "sysurihash" : "wFKRLrmð2dR1q1Sn",
        "urihash" : "wFKRLrmð2dR1q1Sn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0429/a/en/Introduction/The-IP-XACT-standard",
        "systransactionid" : 863739,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1194386891000,
        "topparentid" : 3490373,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912244000,
        "sysconcepts" : "design languages ; document types ; bus definition ; semantic rules ; IP vendors ; primary goals ; SPIRIT Consortium ; schema ; environments",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c" ],
        "attachmentparentid" : 3490373,
        "parentitem" : "5f106df40daa596235e81e8e",
        "concepts" : "design languages ; document types ; bus definition ; semantic rules ; IP vendors ; primary goals ; SPIRIT Consortium ; schema ; environments",
        "documenttype" : "html",
        "isattachment" : "3490373",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083668000,
        "permanentid" : "510040775e91d36086a477dad5015e49a48c24bb55e88cb639fc8dea7417",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106df40daa596235e81e91",
        "transactionid" : 863739,
        "title" : "The IP-XACT standard ",
        "products" : [ "System Components" ],
        "date" : 1649083668000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0429:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083668645813753,
        "sysisattachment" : "3490373",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3490373,
        "size" : 861,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0429/a/Introduction/The-IP-XACT-standard?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083365470,
        "syssize" : 861,
        "sysdate" : 1649083668000,
        "haslayout" : "1",
        "topparent" : "3490373",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490373,
        "content_description" : "IP-XACT is a standard that specifies how to describe different types of electronic IP in the form of an XML document.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083668000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0429/a/Introduction/The-IP-XACT-standard?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0429/a/Introduction/The-IP-XACT-standard?lang=en",
        "modified" : 1639129933000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083668645813753,
        "uri" : "https://developer.arm.com/documentation/ddi0429/a/en/Introduction/The-IP-XACT-standard",
        "syscollection" : "default"
      },
      "Title" : "The IP-XACT standard",
      "Uri" : "https://developer.arm.com/documentation/ddi0429/a/en/Introduction/The-IP-XACT-standard",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0429/a/en/Introduction/The-IP-XACT-standard",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0429/a/Introduction/The-IP-XACT-standard?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en/Introduction/The-IP-XACT-standard",
      "Excerpt" : "The IP-XACT standard IP-XACT is a standard for the description of electronic Intellectual Property (IP). This standard is intended for use by Electronic Design Automation (EDA) and ...",
      "FirstSentences" : "The IP-XACT standard IP-XACT is a standard for the description of electronic Intellectual Property (IP). This standard is intended for use by Electronic Design Automation (EDA) and Electronic ..."
    }, {
      "title" : "Bus definition document unused features",
      "uri" : "https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Bus-definition-document/Bus-definition-document-unused-features",
      "printableUri" : "https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Bus-definition-document/Bus-definition-document-unused-features",
      "clickUri" : "https://developer.arm.com/documentation/ddi0429/a/IP-XACT-Content-Specification/Bus-definition-document/Bus-definition-document-unused-features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Bus-definition-document/Bus-definition-document-unused-features",
      "excerpt" : "Bus definition document unused features ARM bus definition documents use all IP-XACT supported features except for vendor ... Bus definition document unused features System Components",
      "firstSentences" : "Bus definition document unused features ARM bus definition documents use all IP-XACT supported features except for vendor extensions. Bus definition document unused features System Components",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "IP-XACT Components Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0429/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0429/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en",
        "excerpt" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "IP-XACT Components Reference Manual ",
          "document_number" : "ddi0429",
          "document_version" : "a",
          "content_type" : "archDoc",
          "systopparent" : "3490373",
          "sysurihash" : "ONgCs1unxD5cn8JR",
          "urihash" : "ONgCs1unxD5cn8JR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0429/a/en",
          "systransactionid" : 863739,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1194386891000,
          "topparentid" : 3490373,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912244000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083667000,
          "permanentid" : "7c70bbee42388e95e2d51a0b4b7e94fa3a03638182247b0809d52b011b63",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106df40daa596235e81e8e",
          "transactionid" : 863739,
          "title" : "IP-XACT Components Reference Manual ",
          "products" : [ "System Components" ],
          "date" : 1649083667000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0429:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083667705315573,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 1797,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083365470,
          "syssize" : 1797,
          "sysdate" : 1649083667000,
          "haslayout" : "1",
          "topparent" : "3490373",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490373,
          "content_description" : "IP-XACT is a standard that specifies how to describe different types of electronic IP in the form of an XML document.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083667000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0429/a/?lang=en",
          "modified" : 1639129933000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083667705315573,
          "uri" : "https://developer.arm.com/documentation/ddi0429/a/en",
          "syscollection" : "default"
        },
        "Title" : "IP-XACT Components Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0429/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0429/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en",
        "Excerpt" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Bus definition document unused features ",
        "document_number" : "ddi0429",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3490373",
        "sysurihash" : "NñtDthwl5qA7yðYt",
        "urihash" : "NñtDthwl5qA7yðYt",
        "sysuri" : "https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Bus-definition-document/Bus-definition-document-unused-features",
        "systransactionid" : 863739,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1194386891000,
        "topparentid" : 3490373,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912244000,
        "sysconcepts" : "definition documents ; features ; vendor extensions ; IP-XACT supported",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c" ],
        "attachmentparentid" : 3490373,
        "parentitem" : "5f106df40daa596235e81e8e",
        "concepts" : "definition documents ; features ; vendor extensions ; IP-XACT supported",
        "documenttype" : "html",
        "isattachment" : "3490373",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083668000,
        "permanentid" : "e378c43231794b2dc19bc3123d623df20688d9bf4dcb335ea717b4c30504",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106df50daa596235e81e9a",
        "transactionid" : 863739,
        "title" : "Bus definition document unused features ",
        "products" : [ "System Components" ],
        "date" : 1649083668000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0429:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083668157432682,
        "sysisattachment" : "3490373",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3490373,
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0429/a/IP-XACT-Content-Specification/Bus-definition-document/Bus-definition-document-unused-features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083365470,
        "syssize" : 191,
        "sysdate" : 1649083668000,
        "haslayout" : "1",
        "topparent" : "3490373",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490373,
        "content_description" : "IP-XACT is a standard that specifies how to describe different types of electronic IP in the form of an XML document.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083668000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0429/a/IP-XACT-Content-Specification/Bus-definition-document/Bus-definition-document-unused-features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0429/a/IP-XACT-Content-Specification/Bus-definition-document/Bus-definition-document-unused-features?lang=en",
        "modified" : 1639129933000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083668157432682,
        "uri" : "https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Bus-definition-document/Bus-definition-document-unused-features",
        "syscollection" : "default"
      },
      "Title" : "Bus definition document unused features",
      "Uri" : "https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Bus-definition-document/Bus-definition-document-unused-features",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Bus-definition-document/Bus-definition-document-unused-features",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0429/a/IP-XACT-Content-Specification/Bus-definition-document/Bus-definition-document-unused-features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Bus-definition-document/Bus-definition-document-unused-features",
      "Excerpt" : "Bus definition document unused features ARM bus definition documents use all IP-XACT supported features except for vendor ... Bus definition document unused features System Components",
      "FirstSentences" : "Bus definition document unused features ARM bus definition documents use all IP-XACT supported features except for vendor extensions. Bus definition document unused features System Components"
    }, {
      "title" : "Component description common elements",
      "uri" : "https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Component-document/Component-description-common-elements",
      "printableUri" : "https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Component-document/Component-description-common-elements",
      "clickUri" : "https://developer.arm.com/documentation/ddi0429/a/IP-XACT-Content-Specification/Component-document/Component-description-common-elements?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Component-document/Component-description-common-elements",
      "excerpt" : "spirit:fileSet The path to the fileset is relative to an environment variable, for ... Only memory-mapped locations are included. ... Component description common elements System Components",
      "firstSentences" : "Component description common elements Table 2.1 lists the common elements for each component description. Feature Element Description A Vendor, Library, Name, and Version (VLNV) appropriate to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "IP-XACT Components Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0429/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0429/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en",
        "excerpt" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "IP-XACT Components Reference Manual ",
          "document_number" : "ddi0429",
          "document_version" : "a",
          "content_type" : "archDoc",
          "systopparent" : "3490373",
          "sysurihash" : "ONgCs1unxD5cn8JR",
          "urihash" : "ONgCs1unxD5cn8JR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0429/a/en",
          "systransactionid" : 863739,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1194386891000,
          "topparentid" : 3490373,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912244000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083667000,
          "permanentid" : "7c70bbee42388e95e2d51a0b4b7e94fa3a03638182247b0809d52b011b63",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106df40daa596235e81e8e",
          "transactionid" : 863739,
          "title" : "IP-XACT Components Reference Manual ",
          "products" : [ "System Components" ],
          "date" : 1649083667000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0429:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083667705315573,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 1797,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083365470,
          "syssize" : 1797,
          "sysdate" : 1649083667000,
          "haslayout" : "1",
          "topparent" : "3490373",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490373,
          "content_description" : "IP-XACT is a standard that specifies how to describe different types of electronic IP in the form of an XML document.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083667000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0429/a/?lang=en",
          "modified" : 1639129933000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083667705315573,
          "uri" : "https://developer.arm.com/documentation/ddi0429/a/en",
          "syscollection" : "default"
        },
        "Title" : "IP-XACT Components Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0429/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0429/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0429/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en",
        "Excerpt" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "IP-XACT Components Reference Manual v1.0 Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Component description common elements ",
        "document_number" : "ddi0429",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3490373",
        "sysurihash" : "ODLmjñLfn7vToakY",
        "urihash" : "ODLmjñLfn7vToakY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Component-document/Component-description-common-elements",
        "systransactionid" : 863739,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1194386891000,
        "topparentid" : 3490373,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912244000,
        "sysconcepts" : "bus interfaces ; spirit ; signals ; top-level ; IP-XACT ; lists ; environment variable ; fileset ; complete system ; address blocks ; multiple configurations ; public domain ; automated compilation ; intervention",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c" ],
        "attachmentparentid" : 3490373,
        "parentitem" : "5f106df40daa596235e81e8e",
        "concepts" : "bus interfaces ; spirit ; signals ; top-level ; IP-XACT ; lists ; environment variable ; fileset ; complete system ; address blocks ; multiple configurations ; public domain ; automated compilation ; intervention",
        "documenttype" : "html",
        "isattachment" : "3490373",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083668000,
        "permanentid" : "a22cce159fa1325a47fb143c953c2e69cd4f55b12fcd226d40f0029de809",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106df40daa596235e81e95",
        "transactionid" : 863739,
        "title" : "Component description common elements ",
        "products" : [ "System Components" ],
        "date" : 1649083668000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0429:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083668105502726,
        "sysisattachment" : "3490373",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3490373,
        "size" : 2775,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0429/a/IP-XACT-Content-Specification/Component-document/Component-description-common-elements?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083365470,
        "syssize" : 2775,
        "sysdate" : 1649083668000,
        "haslayout" : "1",
        "topparent" : "3490373",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490373,
        "content_description" : "IP-XACT is a standard that specifies how to describe different types of electronic IP in the form of an XML document.",
        "wordcount" : 181,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083668000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0429/a/IP-XACT-Content-Specification/Component-document/Component-description-common-elements?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0429/a/IP-XACT-Content-Specification/Component-document/Component-description-common-elements?lang=en",
        "modified" : 1639129933000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083668105502726,
        "uri" : "https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Component-document/Component-description-common-elements",
        "syscollection" : "default"
      },
      "Title" : "Component description common elements",
      "Uri" : "https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Component-document/Component-description-common-elements",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Component-document/Component-description-common-elements",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0429/a/IP-XACT-Content-Specification/Component-document/Component-description-common-elements?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en/IP-XACT-Content-Specification/Component-document/Component-description-common-elements",
      "Excerpt" : "spirit:fileSet The path to the fileset is relative to an environment variable, for ... Only memory-mapped locations are included. ... Component description common elements System Components",
      "FirstSentences" : "Component description common elements Table 2.1 lists the common elements for each component description. Feature Element Description A Vendor, Library, Name, and Version (VLNV) appropriate to the ..."
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Benefits of using the IP-XACT standard ",
      "document_number" : "ddi0429",
      "document_version" : "a",
      "content_type" : "archDoc",
      "systopparent" : "3490373",
      "sysurihash" : "zIvfzyx355U35YnN",
      "urihash" : "zIvfzyx355U35YnN",
      "sysuri" : "https://developer.arm.com/documentation/ddi0429/a/en/Introduction/Benefits-of-using-the-IP-XACT-standard",
      "systransactionid" : 863739,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1194386891000,
      "topparentid" : 3490373,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594912244000,
      "sysconcepts" : "IP-XACT standard ; design information ; proprietary formats ; electronics industry ; vendors ; debuggers ; ARM ; own embedded ; direct access ; single interface ; quicker implementation ; lets developers",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c" ],
      "attachmentparentid" : 3490373,
      "parentitem" : "5f106df40daa596235e81e8e",
      "concepts" : "IP-XACT standard ; design information ; proprietary formats ; electronics industry ; vendors ; debuggers ; ARM ; own embedded ; direct access ; single interface ; quicker implementation ; lets developers",
      "documenttype" : "html",
      "isattachment" : "3490373",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649083669000,
      "permanentid" : "0fbef11d4141a664f1a3a6aa560767e94acf2ace5fa60da2baddb4729868",
      "syslanguage" : [ "English" ],
      "itemid" : "5f106df40daa596235e81e92",
      "transactionid" : 863739,
      "title" : "Benefits of using the IP-XACT standard ",
      "products" : [ "System Components" ],
      "date" : 1649083669000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0429:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083669065868382,
      "sysisattachment" : "3490373",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3490373,
      "size" : 1472,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0429/a/Introduction/Benefits-of-using-the-IP-XACT-standard?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083365470,
      "syssize" : 1472,
      "sysdate" : 1649083669000,
      "haslayout" : "1",
      "topparent" : "3490373",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3490373,
      "content_description" : "IP-XACT is a standard that specifies how to describe different types of electronic IP in the form of an XML document.",
      "wordcount" : 112,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083669000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0429/a/Introduction/Benefits-of-using-the-IP-XACT-standard?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0429/a/Introduction/Benefits-of-using-the-IP-XACT-standard?lang=en",
      "modified" : 1639129933000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083669065868382,
      "uri" : "https://developer.arm.com/documentation/ddi0429/a/en/Introduction/Benefits-of-using-the-IP-XACT-standard",
      "syscollection" : "default"
    },
    "Title" : "Benefits of using the IP-XACT standard",
    "Uri" : "https://developer.arm.com/documentation/ddi0429/a/en/Introduction/Benefits-of-using-the-IP-XACT-standard",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0429/a/en/Introduction/Benefits-of-using-the-IP-XACT-standard",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0429/a/Introduction/Benefits-of-using-the-IP-XACT-standard?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0429/a/en/Introduction/Benefits-of-using-the-IP-XACT-standard",
    "Excerpt" : "Benefits of using the IP-XACT standard The electronics industry uses tools produced by a number of vendors in the design process. Many of these tools use unique and proprietary formats.",
    "FirstSentences" : "Benefits of using the IP-XACT standard The electronics industry uses tools produced by a number of vendors in the design process. Many of these tools use unique and proprietary formats. A standard ..."
  }, {
    "title" : "AMBA Adaptive Traffic Profiles Specification Specification",
    "uri" : "https://developer.arm.com/documentation/ihi0082/a/en/pdf/IHI0082A_amba_adaptive_traffic_profiles_specification.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0082/a/en/pdf/IHI0082A_amba_adaptive_traffic_profiles_specification.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f914f6ef86e16515cdc2b62",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0082/a/en/pdf/IHI0082A_amba_adaptive_traffic_profiles_specification.pdf",
    "excerpt" : "ii ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-21451 Copyright © 2017, 2018, 2019 Arm Limited or its affiliates. ... Non-Confidential ARM IHI 0082A",
    "firstSentences" : "AMBA Adaptive Traffic Profiles Copyright © 2017, 2018, 2019 Arm Limited or its affiliates. All rights reserved. ARM IHI 0082A (ID031519) Specification ii AMBA Adaptive Traffic Profiles Specification",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Adaptive Traffic Profiles Specification Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0082/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0082/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0082/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0082/a/en",
      "excerpt" : "AMBA Adaptive Traffic Profiles Specification Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA Adaptive Traffic Profiles Specification Specification This document is only available in a PDF version. Click Download to view. AMBA Adaptive Traffic Profiles Specification Specification AMBA",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Adaptive Traffic Profiles Specification Specification ",
        "document_number" : "ihi0082",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3686833",
        "sysurihash" : "SxWt0G3ctñLCQ0Hz",
        "urihash" : "SxWt0G3ctñLCQ0Hz",
        "sysuri" : "https://developer.arm.com/documentation/ihi0082/a/en",
        "systransactionid" : 863733,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1553648461000,
        "topparentid" : 3686833,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603358574000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649083324000,
        "permanentid" : "1cd91a5cb6c139860abb75dcb0d34ac1fb6be441c46565267576b206a83f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f914f6ef86e16515cdc2b60",
        "transactionid" : 863733,
        "title" : "AMBA Adaptive Traffic Profiles Specification Specification ",
        "products" : [ "AMBA" ],
        "date" : 1649083324000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0082:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083324204580513,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 196,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0082/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083014494,
        "syssize" : 196,
        "sysdate" : 1649083324000,
        "haslayout" : "1",
        "topparent" : "3686833",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686833,
        "content_description" : "This specification is written for hardware and software engineers who want to design or debug systems and modules that are compatible with AMBA Adaptive Traffic Profiles.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083324000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0082/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0082/a/?lang=en",
        "modified" : 1645025410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083324204580513,
        "uri" : "https://developer.arm.com/documentation/ihi0082/a/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Adaptive Traffic Profiles Specification Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0082/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0082/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0082/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0082/a/en",
      "Excerpt" : "AMBA Adaptive Traffic Profiles Specification Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA Adaptive Traffic Profiles Specification Specification This document is only available in a PDF version. Click Download to view. AMBA Adaptive Traffic Profiles Specification Specification AMBA"
    },
    "childResults" : [ {
      "title" : "AMBA Adaptive Traffic Profiles Specification Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0082/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0082/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0082/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0082/a/en",
      "excerpt" : "AMBA Adaptive Traffic Profiles Specification Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA Adaptive Traffic Profiles Specification Specification This document is only available in a PDF version. Click Download to view. AMBA Adaptive Traffic Profiles Specification Specification AMBA",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA Adaptive Traffic Profiles Specification Specification ",
        "document_number" : "ihi0082",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3686833",
        "sysurihash" : "SxWt0G3ctñLCQ0Hz",
        "urihash" : "SxWt0G3ctñLCQ0Hz",
        "sysuri" : "https://developer.arm.com/documentation/ihi0082/a/en",
        "systransactionid" : 863733,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1553648461000,
        "topparentid" : 3686833,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603358574000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649083324000,
        "permanentid" : "1cd91a5cb6c139860abb75dcb0d34ac1fb6be441c46565267576b206a83f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f914f6ef86e16515cdc2b60",
        "transactionid" : 863733,
        "title" : "AMBA Adaptive Traffic Profiles Specification Specification ",
        "products" : [ "AMBA" ],
        "date" : 1649083324000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0082:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083324204580513,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 196,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0082/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083014494,
        "syssize" : 196,
        "sysdate" : 1649083324000,
        "haslayout" : "1",
        "topparent" : "3686833",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686833,
        "content_description" : "This specification is written for hardware and software engineers who want to design or debug systems and modules that are compatible with AMBA Adaptive Traffic Profiles.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083324000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0082/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0082/a/?lang=en",
        "modified" : 1645025410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083324204580513,
        "uri" : "https://developer.arm.com/documentation/ihi0082/a/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Adaptive Traffic Profiles Specification Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0082/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0082/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0082/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0082/a/en",
      "Excerpt" : "AMBA Adaptive Traffic Profiles Specification Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA Adaptive Traffic Profiles Specification Specification This document is only available in a PDF version. Click Download to view. AMBA Adaptive Traffic Profiles Specification Specification AMBA"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMBA Adaptive Traffic Profiles Specification Specification ",
      "document_number" : "ihi0082",
      "document_version" : "a",
      "content_type" : "archDoc",
      "systopparent" : "3686833",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ppHHT7wZPjdZiOIK",
      "urihash" : "ppHHT7wZPjdZiOIK",
      "sysuri" : "https://developer.arm.com/documentation/ihi0082/a/en/pdf/IHI0082A_amba_adaptive_traffic_profiles_specification.pdf",
      "keywords" : "\"AMBA, AXI Interconnect, AXI Peripherals\"",
      "systransactionid" : 863733,
      "copyright" : "Copyright ©€2017, 2018, 2019 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1553648461000,
      "topparentid" : 3686833,
      "numberofpages" : 84,
      "sysconcepts" : "transactions ; shows ; traffic profiles ; environments ; Arm Limited ; complexity ; mechanisms ; profiles ; documentation ; Non-Confidential ; relevant AMBA ; arm ; licences ; provisions of clauses ; agreement ; export laws",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 3686833,
      "parentitem" : "5f914f6ef86e16515cdc2b60",
      "concepts" : "transactions ; shows ; traffic profiles ; environments ; Arm Limited ; complexity ; mechanisms ; profiles ; documentation ; Non-Confidential ; relevant AMBA ; arm ; licences ; provisions of clauses ; agreement ; export laws",
      "documenttype" : "pdf",
      "isattachment" : "3686833",
      "sysindexeddate" : 1649083324000,
      "permanentid" : "4dc1780da543f4acc8b36313e10db46ca4759ba8da0f788d63aee461269e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f914f6ef86e16515cdc2b62",
      "transactionid" : 863733,
      "title" : "AMBA Adaptive Traffic Profiles Specification Specification ",
      "date" : 1649083324000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0082:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083324742353792,
      "sysisattachment" : "3686833",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3686833,
      "size" : 690350,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f914f6ef86e16515cdc2b62",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083015609,
      "syssize" : 690350,
      "sysdate" : 1649083324000,
      "topparent" : "3686833",
      "author" : "ARM Limited",
      "label_version" : "A",
      "systopparentid" : 3686833,
      "content_description" : "This specification is written for hardware and software engineers who want to design or debug systems and modules that are compatible with AMBA Adaptive Traffic Profiles.",
      "wordcount" : 1811,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083324000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f914f6ef86e16515cdc2b62",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083324742353792,
      "uri" : "https://developer.arm.com/documentation/ihi0082/a/en/pdf/IHI0082A_amba_adaptive_traffic_profiles_specification.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA Adaptive Traffic Profiles Specification Specification",
    "Uri" : "https://developer.arm.com/documentation/ihi0082/a/en/pdf/IHI0082A_amba_adaptive_traffic_profiles_specification.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0082/a/en/pdf/IHI0082A_amba_adaptive_traffic_profiles_specification.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f914f6ef86e16515cdc2b62",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0082/a/en/pdf/IHI0082A_amba_adaptive_traffic_profiles_specification.pdf",
    "Excerpt" : "ii ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-21451 Copyright © 2017, 2018, 2019 Arm Limited or its affiliates. ... Non-Confidential ARM IHI 0082A",
    "FirstSentences" : "AMBA Adaptive Traffic Profiles Copyright © 2017, 2018, 2019 Arm Limited or its affiliates. All rights reserved. ARM IHI 0082A (ID031519) Specification ii AMBA Adaptive Traffic Profiles Specification"
  }, {
    "title" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement",
    "uri" : "https://developer.arm.com/documentation/ihi0067/ab/en",
    "printableUri" : "https://developer.arm.com/documentation/ihi0067/ab/en",
    "clickUri" : "https://developer.arm.com/documentation/ihi0067/ab/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0067/ab/en",
    "excerpt" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement This document is only available in a PDF version. Click Download to view. ARM System Memory ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement",
      "uri" : "https://developer.arm.com/documentation/ihi0067/ab/en/pdf/IHI0067A_B_smmu_as_64kb_translation_granule_supplement.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ihi0067/ab/en/pdf/IHI0067A_B_smmu_as_64kb_translation_granule_supplement.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f900b7ff86e16515cdc064e",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0067/ab/en/pdf/IHI0067A_B_smmu_as_64kb_translation_granule_supplement.pdf",
      "excerpt" : "5. ... Except as specifically licensed in accordance with Clause 1, LICENSEE acquires no ... Copyright © 2013 ARM. All rights reserved. Non-Confidential ARM IHI 0067A.b ... ID073113",
      "firstSentences" : "ARM System Memory Management Unit Architecture Specification 64KB Translation Granule Supplement Copyright © 2013 ARM. All rights reserved. ARM IHI 0067A.b (ID073113) ii ARM System Memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement",
        "uri" : "https://developer.arm.com/documentation/ihi0067/ab/en",
        "printableUri" : "https://developer.arm.com/documentation/ihi0067/ab/en",
        "clickUri" : "https://developer.arm.com/documentation/ihi0067/ab/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0067/ab/en",
        "excerpt" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement This document is only available in a PDF version. Click Download to view. ARM System Memory ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement ",
          "document_number" : "ihi0067",
          "document_version" : "ab",
          "content_type" : "archDoc",
          "systopparent" : "3818577",
          "sysurihash" : "MFzIVZwEDYadPJhy",
          "urihash" : "MFzIVZwEDYadPJhy",
          "sysuri" : "https://developer.arm.com/documentation/ihi0067/ab/en",
          "systransactionid" : 864249,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1595954461000,
          "topparentid" : 3818577,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603275647000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c9e24a5e02d07b2790" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649148295000,
          "permanentid" : "4eea3fe293de2e91257f384f8b761a7db840fd35dff66dd0809a8019a272",
          "syslanguage" : [ "English" ],
          "itemid" : "5f900b7ff86e16515cdc064c",
          "transactionid" : 864249,
          "title" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement ",
          "products" : [ "SMMU" ],
          "date" : 1649148295000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ihi0067:ab:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148295181932971,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 276,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ihi0067/ab/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148025717,
          "syssize" : 276,
          "sysdate" : 1649148295000,
          "haslayout" : "1",
          "topparent" : "3818577",
          "label_version" : "A.b",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3818577,
          "content_description" : "This supplement describes the option to support a 64KB translation granule, in an implementation of version 1 of the SMMU architecture, for Non-secure stage 2 translations. It provides information that is supplementary to Issue B of the ARM System Memory Management Unit Architecture Specification.",
          "wordcount" : 25,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|System Memory Management Unit" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|System Memory Management Unit" ],
          "document_revision" : "a.b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148295000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ihi0067/ab/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ihi0067/ab/?lang=en",
          "modified" : 1642601020000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148295181932971,
          "uri" : "https://developer.arm.com/documentation/ihi0067/ab/en",
          "syscollection" : "default"
        },
        "Title" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement",
        "Uri" : "https://developer.arm.com/documentation/ihi0067/ab/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ihi0067/ab/en",
        "ClickUri" : "https://developer.arm.com/documentation/ihi0067/ab/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0067/ab/en",
        "Excerpt" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement This document is only available in a PDF version. Click Download to view. ARM System Memory ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement ",
        "document_number" : "ihi0067",
        "document_version" : "ab",
        "content_type" : "archDoc",
        "systopparent" : "3818577",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "IuIIfH5M43CBOpRq",
        "urihash" : "IuIIfH5M43CBOpRq",
        "sysuri" : "https://developer.arm.com/documentation/ihi0067/ab/en/pdf/IHI0067A_B_smmu_as_64kb_translation_granule_supplement.pdf",
        "keywords" : "CoreSight, CoreSight for Cortex-A, CoreSight SoC Components",
        "systransactionid" : 864249,
        "copyright" : "Copyright ©€2013 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1595954461000,
        "topparentid" : 3818577,
        "numberofpages" : 20,
        "sysconcepts" : "translation granule ; formats ; licences ; documentation ; agreement ; SMMU architecture ; ARM ; Non-secure PL1 ; provisions of clauses ; memory regions ; supports input ; source code ; developed products ; confidentiality ; granularity ; publications",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c9e24a5e02d07b2790" ],
        "attachmentparentid" : 3818577,
        "parentitem" : "5f900b7ff86e16515cdc064c",
        "concepts" : "translation granule ; formats ; licences ; documentation ; agreement ; SMMU architecture ; ARM ; Non-secure PL1 ; provisions of clauses ; memory regions ; supports input ; source code ; developed products ; confidentiality ; granularity ; publications",
        "documenttype" : "pdf",
        "isattachment" : "3818577",
        "sysindexeddate" : 1649148279000,
        "permanentid" : "4603ca1fe1b3d16fe005227384a2b08ac4ec4d2f1ac0f2ba25291aabdf1a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f900b7ff86e16515cdc064e",
        "transactionid" : 864249,
        "title" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement ",
        "subject" : "ARM System Memory Management Unit (SMMU) Architecture Specification (AS) 64KB Translation Granule Supplement. This documentation describes the option to support a 64KB translation granule, in an SMMUv1 implementation, for Non-secure stage 2 translations. The document is supplementary to Issue B of the ARM SMMU AS.",
        "date" : 1649148279000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0067:ab:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148279401116322,
        "sysisattachment" : "3818577",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3818577,
        "size" : 278554,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f900b7ff86e16515cdc064e",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148026575,
        "syssubject" : "ARM System Memory Management Unit (SMMU) Architecture Specification (AS) 64KB Translation Granule Supplement. This documentation describes the option to support a 64KB translation granule, in an SMMUv1 implementation, for Non-secure stage 2 translations. The document is supplementary to Issue B of the ARM SMMU AS.",
        "syssize" : 278554,
        "sysdate" : 1649148279000,
        "topparent" : "3818577",
        "author" : "ARM Limited",
        "label_version" : "A.b",
        "systopparentid" : 3818577,
        "content_description" : "This supplement describes the option to support a 64KB translation granule, in an implementation of version 1 of the SMMU architecture, for Non-secure stage 2 translations. It provides information that is supplementary to Issue B of the ARM System Memory Management Unit Architecture Specification.",
        "wordcount" : 637,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|System Memory Management Unit" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|System Memory Management Unit" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148279000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f900b7ff86e16515cdc064e",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148279401116322,
        "uri" : "https://developer.arm.com/documentation/ihi0067/ab/en/pdf/IHI0067A_B_smmu_as_64kb_translation_granule_supplement.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement",
      "Uri" : "https://developer.arm.com/documentation/ihi0067/ab/en/pdf/IHI0067A_B_smmu_as_64kb_translation_granule_supplement.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0067/ab/en/pdf/IHI0067A_B_smmu_as_64kb_translation_granule_supplement.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f900b7ff86e16515cdc064e",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0067/ab/en/pdf/IHI0067A_B_smmu_as_64kb_translation_granule_supplement.pdf",
      "Excerpt" : "5. ... Except as specifically licensed in accordance with Clause 1, LICENSEE acquires no ... Copyright © 2013 ARM. All rights reserved. Non-Confidential ARM IHI 0067A.b ... ID073113",
      "FirstSentences" : "ARM System Memory Management Unit Architecture Specification 64KB Translation Granule Supplement Copyright © 2013 ARM. All rights reserved. ARM IHI 0067A.b (ID073113) ii ARM System Memory ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement ",
      "document_number" : "ihi0067",
      "document_version" : "ab",
      "content_type" : "archDoc",
      "systopparent" : "3818577",
      "sysurihash" : "MFzIVZwEDYadPJhy",
      "urihash" : "MFzIVZwEDYadPJhy",
      "sysuri" : "https://developer.arm.com/documentation/ihi0067/ab/en",
      "systransactionid" : 864249,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1595954461000,
      "topparentid" : 3818577,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1603275647000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c9e24a5e02d07b2790" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649148295000,
      "permanentid" : "4eea3fe293de2e91257f384f8b761a7db840fd35dff66dd0809a8019a272",
      "syslanguage" : [ "English" ],
      "itemid" : "5f900b7ff86e16515cdc064c",
      "transactionid" : 864249,
      "title" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement ",
      "products" : [ "SMMU" ],
      "date" : 1649148295000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0067:ab:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "socDesigners", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148295181932971,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 276,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ihi0067/ab/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148025717,
      "syssize" : 276,
      "sysdate" : 1649148295000,
      "haslayout" : "1",
      "topparent" : "3818577",
      "label_version" : "A.b",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3818577,
      "content_description" : "This supplement describes the option to support a 64KB translation granule, in an implementation of version 1 of the SMMU architecture, for Non-secure stage 2 translations. It provides information that is supplementary to Issue B of the ARM System Memory Management Unit Architecture Specification.",
      "wordcount" : 25,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|System Memory Management Unit" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|System Memory Management Unit" ],
      "document_revision" : "a.b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148295000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ihi0067/ab/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ihi0067/ab/?lang=en",
      "modified" : 1642601020000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148295181932971,
      "uri" : "https://developer.arm.com/documentation/ihi0067/ab/en",
      "syscollection" : "default"
    },
    "Title" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement",
    "Uri" : "https://developer.arm.com/documentation/ihi0067/ab/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0067/ab/en",
    "ClickUri" : "https://developer.arm.com/documentation/ihi0067/ab/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0067/ab/en",
    "Excerpt" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "ARM System Memory Management Unit Architecture Specification - 64KB Translation Granule Supplement This document is only available in a PDF version. Click Download to view. ARM System Memory ..."
  }, {
    "title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0606/ak/en",
    "excerpt" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view. The additional files provided with this ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/61e577e1b691546d37bd38a0",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
      "excerpt" : "A.k ... Changes ... PROTO_REL 03 ... PROTO_REL 02 external release ... PROTO_REL 01 external release ... PROTO_REL 00 external release ... CHERI reference updated to version 8 ... PROTO_REL 00",
      "firstSentences" : "Document number Document version Document conﬁdentiality DDI0606 A.k Non-conﬁdential Arm® Architecture Reference Manual Supplement Morello for A-proﬁle Architecture Copyright © 2019-2022 Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0606/ak/en",
        "excerpt" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view. The additional files provided with this ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture ",
          "document_number" : "ddi0606",
          "document_version" : "ak",
          "content_type" : "archDoc",
          "systopparent" : "4949216",
          "sysurihash" : "AWS3tiFsfyp1fFZQ",
          "urihash" : "AWS3tiFsfyp1fFZQ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
          "systransactionid" : 863720,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642377660000,
          "topparentid" : 4949216,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1642428384000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649082722000,
          "permanentid" : "9724f5777e766bb7b2d231223d2e311a2e91435cb78f76f2e7c9728252bc",
          "syslanguage" : [ "English" ],
          "itemid" : "61e577e0b691546d37bd389e",
          "transactionid" : 863720,
          "title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture ",
          "products" : [ "Morello" ],
          "date" : 1649082722000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0606:ak:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082722989300887,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 389,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082551631,
          "syssize" : 389,
          "sysdate" : 1649082722000,
          "haslayout" : "1",
          "topparent" : "4949216",
          "label_version" : "A.k",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4949216,
          "content_description" : "The Morello architecture introduces a new data type - capability - to the Armv8-A architecture profile. The architecture extends the Armv8-A AArch64 state with the principles proposed in the Capability Hardware Enhanced RISC Instructions CHERI Instruction-Set Architecture, to provide hardware support for fine grain protection, and building blocks for secure, and scalable compartmentalization.",
          "wordcount" : 37,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082722000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0606/ak/?lang=en",
          "modified" : 1645019410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082722989300887,
          "uri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0606/ak/en",
        "Excerpt" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view. The additional files provided with this ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture ",
        "document_number" : "ddi0606",
        "document_version" : "ak",
        "content_type" : "archDoc",
        "systopparent" : "4949216",
        "sysurihash" : "O6lr6PsKR7WñibjA",
        "urihash" : "O6lr6PsKR7WñibjA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
        "systransactionid" : 863720,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1642377660000,
        "topparentid" : 4949216,
        "numberofpages" : 1294,
        "sysconcepts" : "instructions ; stack pointer ; architecturally UNKNOWN ; Exception levels ; base register ; registers ; Security state ; doublewords ; memory ; memory location ; exceptions ; configuration ; base address ; EL2 ; general-purpose registers ; halfword",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
        "attachmentparentid" : 4949216,
        "parentitem" : "61e577e0b691546d37bd389e",
        "concepts" : "instructions ; stack pointer ; architecturally UNKNOWN ; Exception levels ; base register ; registers ; Security state ; doublewords ; memory ; memory location ; exceptions ; configuration ; base address ; EL2 ; general-purpose registers ; halfword",
        "documenttype" : "pdf",
        "isattachment" : "4949216",
        "sysindexeddate" : 1649082722000,
        "permanentid" : "56d692165ee61e416f7791ea1d9c9129d37ae75972880e4be7d941c6a16f",
        "syslanguage" : [ "English" ],
        "itemid" : "61e577e1b691546d37bd38a0",
        "transactionid" : 863720,
        "title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture ",
        "date" : 1649082721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0606:ak:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082721653613994,
        "sysisattachment" : "4949216",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 4949216,
        "size" : 9149670,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/61e577e1b691546d37bd38a0",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082554101,
        "syssize" : 9149670,
        "sysdate" : 1649082721000,
        "topparent" : "4949216",
        "label_version" : "A.k",
        "systopparentid" : 4949216,
        "content_description" : "The Morello architecture introduces a new data type - capability - to the Armv8-A architecture profile. The architecture extends the Armv8-A AArch64 state with the principles proposed in the Capability Hardware Enhanced RISC Instructions CHERI Instruction-Set Architecture, to provide hardware support for fine grain protection, and building blocks for secure, and scalable compartmentalization.",
        "wordcount" : 7461,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082722000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/61e577e1b691546d37bd38a0",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082721653613994,
        "uri" : "https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/61e577e1b691546d37bd38a0",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0606/ak/en/pdf/DDI0606_A.k_morello_architecture_external.pdf",
      "Excerpt" : "A.k ... Changes ... PROTO_REL 03 ... PROTO_REL 02 external release ... PROTO_REL 01 external release ... PROTO_REL 00 external release ... CHERI reference updated to version 8 ... PROTO_REL 00",
      "FirstSentences" : "Document number Document version Document conﬁdentiality DDI0606 A.k Non-conﬁdential Arm® Architecture Reference Manual Supplement Morello for A-proﬁle Architecture Copyright © 2019-2022 Arm ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture ",
      "document_number" : "ddi0606",
      "document_version" : "ak",
      "content_type" : "archDoc",
      "systopparent" : "4949216",
      "sysurihash" : "AWS3tiFsfyp1fFZQ",
      "urihash" : "AWS3tiFsfyp1fFZQ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
      "systransactionid" : 863720,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1642377660000,
      "topparentid" : 4949216,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1642428384000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649082722000,
      "permanentid" : "9724f5777e766bb7b2d231223d2e311a2e91435cb78f76f2e7c9728252bc",
      "syslanguage" : [ "English" ],
      "itemid" : "61e577e0b691546d37bd389e",
      "transactionid" : 863720,
      "title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture ",
      "products" : [ "Morello" ],
      "date" : 1649082722000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0606:ak:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082722989300887,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 389,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082551631,
      "syssize" : 389,
      "sysdate" : 1649082722000,
      "haslayout" : "1",
      "topparent" : "4949216",
      "label_version" : "A.k",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949216,
      "content_description" : "The Morello architecture introduces a new data type - capability - to the Armv8-A architecture profile. The architecture extends the Armv8-A AArch64 state with the principles proposed in the Capability Hardware Enhanced RISC Instructions CHERI Instruction-Set Architecture, to provide hardware support for fine grain protection, and building blocks for secure, and scalable compartmentalization.",
      "wordcount" : 37,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082722000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0606/ak/?lang=en",
      "modified" : 1645019410000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082722989300887,
      "uri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0606/ak/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0606/ak/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0606/ak/en",
    "Excerpt" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "Arm Architecture Reference Manual Supplement - Morello for A-profile Architecture This document is only available in a PDF version. Click Download to view. The additional files provided with this ..."
  }, {
    "title" : "Arm A64 Instruction Set Architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61c04c7a2183326f21771ec6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
    "excerpt" : "(LES-PRE-20349 version 21.0) ... The content relating to different versions is given different quality ratings. ... All rights reserved. Non-Confidential DDI 0596 ... ID121321 ... DDI 0596",
    "firstSentences" : "Arm A64 Instruction Set Architecture Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0596 (ID121321) ii Arm A64 Instruction ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm A64 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm A64 Instruction Set Architecture ",
        "document_number" : "ddi0596",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5124249",
        "sysurihash" : "fbðWTlbppL6JpUvg",
        "urihash" : "fbðWTlbppL6JpUvg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1638374880000,
        "topparentid" : 5124249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992407000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649147905000,
        "permanentid" : "a7bff80f82387aad6b6c0ce104b0cf2f9ef1d1a083597bb05b9fe0b6da46",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04c572183326f21771978",
        "transactionid" : 864241,
        "title" : "Arm A64 Instruction Set Architecture ",
        "products" : [ "Armv8-A" ],
        "date" : 1649147905000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0596:2021-12:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147905505235377,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 164,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147723475,
        "syssize" : 164,
        "sysdate" : 1649147905000,
        "haslayout" : "1",
        "topparent" : "5124249",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5124249,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A A64 Instruction Set Architecture.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147905000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0596/2021-12/?lang=en",
        "modified" : 1645016147000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147905505235377,
        "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A64 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A"
    },
    "childResults" : [ {
      "title" : "Arm A64 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm A64 Instruction Set Architecture ",
        "document_number" : "ddi0596",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5124249",
        "sysurihash" : "fbðWTlbppL6JpUvg",
        "urihash" : "fbðWTlbppL6JpUvg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1638374880000,
        "topparentid" : 5124249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992407000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649147905000,
        "permanentid" : "a7bff80f82387aad6b6c0ce104b0cf2f9ef1d1a083597bb05b9fe0b6da46",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04c572183326f21771978",
        "transactionid" : 864241,
        "title" : "Arm A64 Instruction Set Architecture ",
        "products" : [ "Armv8-A" ],
        "date" : 1649147905000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0596:2021-12:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147905505235377,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 164,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147723475,
        "syssize" : 164,
        "sysdate" : 1649147905000,
        "haslayout" : "1",
        "topparent" : "5124249",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5124249,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A A64 Instruction Set Architecture.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147905000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0596/2021-12/?lang=en",
        "modified" : 1645016147000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147905505235377,
        "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A64 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A"
    }, {
      "title" : "ADD (shifted register): Add (shifted register).",
      "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
      "printableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
      "clickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ADD--shifted-register---Add--shifted-register--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
      "excerpt" : "ADD (shifted register) Add (shifted register) adds a register value and an optionally- ... 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 sf ... Armv8-A",
      "firstSentences" : "ADD (shifted register) Add (shifted register) adds a register value and an optionally-shifted register value, and writes the result to the destination register. 31 30 29 28 27 26 25 24 23 22 21 20 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm A64 Instruction Set Architecture ",
          "document_number" : "ddi0596",
          "document_version" : "2021-12",
          "content_type" : "archDoc",
          "systopparent" : "5124249",
          "sysurihash" : "fbðWTlbppL6JpUvg",
          "urihash" : "fbðWTlbppL6JpUvg",
          "sysuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1638374880000,
          "topparentid" : 5124249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639992407000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649147905000,
          "permanentid" : "a7bff80f82387aad6b6c0ce104b0cf2f9ef1d1a083597bb05b9fe0b6da46",
          "syslanguage" : [ "English" ],
          "itemid" : "61c04c572183326f21771978",
          "transactionid" : 864241,
          "title" : "Arm A64 Instruction Set Architecture ",
          "products" : [ "Armv8-A" ],
          "date" : 1649147905000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0596:2021-12:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147905505235377,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 164,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147723475,
          "syssize" : 164,
          "sysdate" : 1649147905000,
          "haslayout" : "1",
          "topparent" : "5124249",
          "label_version" : "2021-12",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5124249,
          "content_description" : "This document provides descriptions in HTML format for the Armv8-A A64 Instruction Set Architecture.",
          "wordcount" : 20,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147905000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0596/2021-12/?lang=en",
          "modified" : 1645016147000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147905505235377,
          "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ADD (shifted register): Add (shifted register). ",
        "document_number" : "ddi0596",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5124249",
        "sysurihash" : "n35K59HO47oUxG2N",
        "urihash" : "n35K59HO47oUxG2N",
        "sysuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5124249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992407000,
        "sysconcepts" : "registers ; general-purpose source ; datasize ; imm6 ; flags ; instruction ; operand2 ; asynchronous exceptions ; Operational information ; Assembler Symbols ; AddWithCarry",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5124249,
        "parentitem" : "61c04c572183326f21771978",
        "concepts" : "registers ; general-purpose source ; datasize ; imm6 ; flags ; instruction ; operand2 ; asynchronous exceptions ; Operational information ; Assembler Symbols ; AddWithCarry",
        "documenttype" : "html",
        "isattachment" : "5124249",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649147905000,
        "permanentid" : "ee2c46e0de61168301817fdeaa880ad1a4a32b4c713bdaeffc0e14d04916",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04c592183326f2177197f",
        "transactionid" : 864241,
        "title" : "ADD (shifted register): Add (shifted register). ",
        "products" : [ "Armv8-A" ],
        "date" : 1649147905000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0596:2021-12:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147905464017553,
        "sysisattachment" : "5124249",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5124249,
        "size" : 2337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ADD--shifted-register---Add--shifted-register--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147723443,
        "syssize" : 2337,
        "sysdate" : 1649147905000,
        "haslayout" : "1",
        "topparent" : "5124249",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5124249,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A A64 Instruction Set Architecture.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147905000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ADD--shifted-register---Add--shifted-register--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0596/2021-12/Base-Instructions/ADD--shifted-register---Add--shifted-register--?lang=en",
        "modified" : 1645016147000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147905464017553,
        "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
        "syscollection" : "default"
      },
      "Title" : "ADD (shifted register): Add (shifted register).",
      "Uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ADD--shifted-register---Add--shifted-register--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ADD--shifted-register---Add--shifted-register--",
      "Excerpt" : "ADD (shifted register) Add (shifted register) adds a register value and an optionally- ... 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 sf ... Armv8-A",
      "FirstSentences" : "ADD (shifted register) Add (shifted register) adds a register value and an optionally-shifted register value, and writes the result to the destination register. 31 30 29 28 27 26 25 24 23 22 21 20 ..."
    }, {
      "title" : "ASR (immediate): Arithmetic Shift Right (immediate): an alias of SBFM.",
      "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
      "excerpt" : "<Xn> Is the 64-bit name of the general-purpose source register, encoded in the \\\"Rn\\\" field. ... ASR (immediate): Arithmetic Shift Right (immediate): an alias of SBFM. Armv8-A",
      "firstSentences" : "ASR (immediate) Arithmetic Shift Right (immediate) shifts a register value right by an immediate number of bits, shifting in copies of the sign bit in the upper bits and zeros in the lower bits, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm A64 Instruction Set Architecture ",
          "document_number" : "ddi0596",
          "document_version" : "2021-12",
          "content_type" : "archDoc",
          "systopparent" : "5124249",
          "sysurihash" : "fbðWTlbppL6JpUvg",
          "urihash" : "fbðWTlbppL6JpUvg",
          "sysuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1638374880000,
          "topparentid" : 5124249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639992407000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649147905000,
          "permanentid" : "a7bff80f82387aad6b6c0ce104b0cf2f9ef1d1a083597bb05b9fe0b6da46",
          "syslanguage" : [ "English" ],
          "itemid" : "61c04c572183326f21771978",
          "transactionid" : 864241,
          "title" : "Arm A64 Instruction Set Architecture ",
          "products" : [ "Armv8-A" ],
          "date" : 1649147905000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0596:2021-12:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147905505235377,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 164,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147723475,
          "syssize" : 164,
          "sysdate" : 1649147905000,
          "haslayout" : "1",
          "topparent" : "5124249",
          "label_version" : "2021-12",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5124249,
          "content_description" : "This document provides descriptions in HTML format for the Armv8-A A64 Instruction Set Architecture.",
          "wordcount" : 20,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147905000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0596/2021-12/?lang=en",
          "modified" : 1645016147000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147905505235377,
          "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A64 Instruction Set Architecture Armv8-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ASR (immediate): Arithmetic Shift Right (immediate): an alias of SBFM. ",
        "document_number" : "ddi0596",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5124249",
        "sysurihash" : "bBIHAwhEðoQQNDpY",
        "urihash" : "bBIHAwhEðoQQNDpY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5124249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992407000,
        "sysconcepts" : "shift ; operational pseudocode ; instruction ; registers ; immediate ; ASR ; encodings ; preferred disassembly ; asynchronous exceptions ; execution",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5124249,
        "parentitem" : "61c04c572183326f21771978",
        "concepts" : "shift ; operational pseudocode ; instruction ; registers ; immediate ; ASR ; encodings ; preferred disassembly ; asynchronous exceptions ; execution",
        "documenttype" : "html",
        "isattachment" : "5124249",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649147905000,
        "permanentid" : "91f7ddad73d5d70441396dd4fc089515ca10c3bb67d5f3cb8475caad6c06",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04c592183326f2177198a",
        "transactionid" : 864241,
        "title" : "ASR (immediate): Arithmetic Shift Right (immediate): an alias of SBFM. ",
        "products" : [ "Armv8-A" ],
        "date" : 1649147905000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0596:2021-12:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147905425918213,
        "sysisattachment" : "5124249",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5124249,
        "size" : 2027,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147723428,
        "syssize" : 2027,
        "sysdate" : 1649147905000,
        "haslayout" : "1",
        "topparent" : "5124249",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5124249,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A A64 Instruction Set Architecture.",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147905000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0596/2021-12/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-?lang=en",
        "modified" : 1645016147000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147905425918213,
        "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
        "syscollection" : "default"
      },
      "Title" : "ASR (immediate): Arithmetic Shift Right (immediate): an alias of SBFM.",
      "Uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-",
      "Excerpt" : "<Xn> Is the 64-bit name of the general-purpose source register, encoded in the \\\"Rn\\\" field. ... ASR (immediate): Arithmetic Shift Right (immediate): an alias of SBFM. Armv8-A",
      "FirstSentences" : "ASR (immediate) Arithmetic Shift Right (immediate) shifts a register value right by an immediate number of bits, shifting in copies of the sign bit in the upper bits and zeros in the lower bits, ..."
    } ],
    "totalNumberOfChildResults" : 920,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm A64 Instruction Set Architecture ",
      "document_number" : "ddi0596",
      "document_version" : "2021-12",
      "content_type" : "archDoc",
      "systopparent" : "5124249",
      "sysurihash" : "yCSxfZzMUpZdsLwf",
      "urihash" : "yCSxfZzMUpZdsLwf",
      "sysuri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1638374880000,
      "topparentid" : 5124249,
      "numberofpages" : 3289,
      "sysconcepts" : "instructions ; stack pointer ; flags ; doublewords ; memory ; asynchronous exceptions ; Security state ; Build timestamp ; AdvSIMD v29 ; registers ; encodings ; general-purpose register ; architecture ; prologue variant ; Portable software ; optimization",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5124249,
      "parentitem" : "61c04c572183326f21771978",
      "concepts" : "instructions ; stack pointer ; flags ; doublewords ; memory ; asynchronous exceptions ; Security state ; Build timestamp ; AdvSIMD v29 ; registers ; encodings ; general-purpose register ; architecture ; prologue variant ; Portable software ; optimization",
      "documenttype" : "pdf",
      "isattachment" : "5124249",
      "sysindexeddate" : 1649147913000,
      "permanentid" : "c1e8a46e4eb48f86a87ae7e5e499e2693d159c63f64c8e07300dcd7e3aae",
      "syslanguage" : [ "English" ],
      "itemid" : "61c04c7a2183326f21771ec6",
      "transactionid" : 864241,
      "title" : "Arm A64 Instruction Set Architecture ",
      "date" : 1649147911000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0596:2021-12:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147911704788160,
      "sysisattachment" : "5124249",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5124249,
      "size" : 10247346,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61c04c7a2183326f21771ec6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147738862,
      "syssize" : 10247346,
      "sysdate" : 1649147911000,
      "topparent" : "5124249",
      "label_version" : "2021-12",
      "systopparentid" : 5124249,
      "content_description" : "This document provides descriptions in HTML format for the Armv8-A A64 Instruction Set Architecture.",
      "wordcount" : 10569,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147913000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61c04c7a2183326f21771ec6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147911704788160,
      "uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm A64 Instruction Set Architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61c04c7a2183326f21771ec6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0596/2021-12/en/pdf/ISA_A64_xml_v88A-2021-12_OPT.pdf",
    "Excerpt" : "(LES-PRE-20349 version 21.0) ... The content relating to different versions is given different quality ratings. ... All rights reserved. Non-Confidential DDI 0596 ... ID121321 ... DDI 0596",
    "FirstSentences" : "Arm A64 Instruction Set Architecture Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0596 (ID121321) ii Arm A64 Instruction ..."
  }, {
    "title" : "AMBA APB Protocol Specification",
    "uri" : "https://developer.arm.com/documentation/ihi0024/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ihi0024/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ihi0024/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0024/d/en",
    "excerpt" : "AMBA APB Protocol Specification This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "AMBA APB Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA APB Protocol Specification AMBA",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "AMBA APB Protocol Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0024/d/en/pdf/IHI0024D_amba_apb_protocol_spec.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ihi0024/d/en/pdf/IHI0024D_amba_apb_protocol_spec.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/60d5b505677cf7536a55c245",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0024/d/en/pdf/IHI0024D_amba_apb_protocol_spec.pdf",
      "excerpt" : "Issue ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... English version of this document and any translation, the terms of the English ... ID041221",
      "firstSentences" : "AMBA APB Protocol Specification Copyright © 2003-2021 Arm Ltd. All rights reserved. ARM IHI 0024D (ID041221) ii AMBA APB Protocol Specification Copyright © 2003-2021 Arm Ltd. All rights reserved.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA APB Protocol Specification",
        "uri" : "https://developer.arm.com/documentation/ihi0024/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ihi0024/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ihi0024/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0024/d/en",
        "excerpt" : "AMBA APB Protocol Specification This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "AMBA APB Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA APB Protocol Specification AMBA",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA APB Protocol Specification ",
          "document_number" : "ihi0024",
          "document_version" : "d",
          "content_type" : "archDoc",
          "systopparent" : "4600755",
          "sysurihash" : "LpwñoiJ3w76dTluJ",
          "urihash" : "LpwñoiJ3w76dTluJ",
          "sysuri" : "https://developer.arm.com/documentation/ihi0024/d/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1617926460000,
          "topparentid" : 4600755,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1624618245000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649147898000,
          "permanentid" : "036085f93c25e0505319a514c68a78c41d8d6584d8b2056a39360f555204",
          "syslanguage" : [ "English" ],
          "itemid" : "60d5b505677cf7536a55c243",
          "transactionid" : 864241,
          "title" : "AMBA APB Protocol Specification ",
          "products" : [ "AMBA" ],
          "date" : 1649147898000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ihi0024:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147898128537978,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 142,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ihi0024/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147735017,
          "syssize" : 142,
          "sysdate" : 1649147898000,
          "haslayout" : "1",
          "topparent" : "4600755",
          "label_version" : "D",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4600755,
          "content_description" : "This specification is for the Advanced Microcontroller Bus Architecture (AMBA) Advanced Peripheral Bus (APB) Protocol Specification.",
          "wordcount" : 17,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147898000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ihi0024/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ihi0024/d/?lang=en",
          "modified" : 1642584063000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147898128537978,
          "uri" : "https://developer.arm.com/documentation/ihi0024/d/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA APB Protocol Specification",
        "Uri" : "https://developer.arm.com/documentation/ihi0024/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ihi0024/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ihi0024/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0024/d/en",
        "Excerpt" : "AMBA APB Protocol Specification This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "AMBA APB Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA APB Protocol Specification AMBA"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA APB Protocol Specification ",
        "document_number" : "ihi0024",
        "document_version" : "d",
        "content_type" : "archDoc",
        "systopparent" : "4600755",
        "sysauthor" : "Arm Limited",
        "sysurihash" : "HYtRxVcsict7Koh3",
        "urihash" : "HYtRxVcsict7Koh3",
        "sysuri" : "https://developer.arm.com/documentation/ihi0024/d/en/pdf/IHI0024D_amba_apb_protocol_spec.pdf",
        "keywords" : "Advanced Microcontroller Bus Architecture AMBA APB Peripherals",
        "systransactionid" : 864241,
        "copyright" : "Copyright ©2003-2021 Arm Ltd. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1617926460000,
        "topparentid" : 4600755,
        "numberofpages" : 46,
        "sysconcepts" : "signals ; arm ; documentation ; APB interface ; Completers ; transactions ; error response ; unit support ; transfers ; AMBA Specification ; licences ; timing diagrams ; third parties ; clauses ; parity protection ; export laws",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4600755,
        "parentitem" : "60d5b505677cf7536a55c243",
        "concepts" : "signals ; arm ; documentation ; APB interface ; Completers ; transactions ; error response ; unit support ; transfers ; AMBA Specification ; licences ; timing diagrams ; third parties ; clauses ; parity protection ; export laws",
        "documenttype" : "pdf",
        "isattachment" : "4600755",
        "sysindexeddate" : 1649147897000,
        "permanentid" : "e2ca14585b75c836c36dd06cb698f52d56ccb0e905664fae0beffaeedeeb",
        "syslanguage" : [ "English" ],
        "itemid" : "60d5b505677cf7536a55c245",
        "transactionid" : 864241,
        "title" : "AMBA APB Protocol Specification ",
        "subject" : "AMBA Advanced Peripheral Bus Protocol",
        "date" : 1649147897000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0024:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147897461813776,
        "sysisattachment" : "4600755",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 4600755,
        "size" : 416189,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/60d5b505677cf7536a55c245",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147735935,
        "syssubject" : "AMBA Advanced Peripheral Bus Protocol",
        "syssize" : 416189,
        "sysdate" : 1649147897000,
        "topparent" : "4600755",
        "author" : "Arm Limited",
        "label_version" : "D",
        "systopparentid" : 4600755,
        "content_description" : "This specification is for the Advanced Microcontroller Bus Architecture (AMBA) Advanced Peripheral Bus (APB) Protocol Specification.",
        "wordcount" : 1124,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147897000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/60d5b505677cf7536a55c245",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147897461813776,
        "uri" : "https://developer.arm.com/documentation/ihi0024/d/en/pdf/IHI0024D_amba_apb_protocol_spec.pdf",
        "syscollection" : "default"
      },
      "Title" : "AMBA APB Protocol Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0024/d/en/pdf/IHI0024D_amba_apb_protocol_spec.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0024/d/en/pdf/IHI0024D_amba_apb_protocol_spec.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/60d5b505677cf7536a55c245",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0024/d/en/pdf/IHI0024D_amba_apb_protocol_spec.pdf",
      "Excerpt" : "Issue ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... English version of this document and any translation, the terms of the English ... ID041221",
      "FirstSentences" : "AMBA APB Protocol Specification Copyright © 2003-2021 Arm Ltd. All rights reserved. ARM IHI 0024D (ID041221) ii AMBA APB Protocol Specification Copyright © 2003-2021 Arm Ltd. All rights reserved."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMBA APB Protocol Specification ",
      "document_number" : "ihi0024",
      "document_version" : "d",
      "content_type" : "archDoc",
      "systopparent" : "4600755",
      "sysurihash" : "LpwñoiJ3w76dTluJ",
      "urihash" : "LpwñoiJ3w76dTluJ",
      "sysuri" : "https://developer.arm.com/documentation/ihi0024/d/en",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1617926460000,
      "topparentid" : 4600755,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1624618245000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649147898000,
      "permanentid" : "036085f93c25e0505319a514c68a78c41d8d6584d8b2056a39360f555204",
      "syslanguage" : [ "English" ],
      "itemid" : "60d5b505677cf7536a55c243",
      "transactionid" : 864241,
      "title" : "AMBA APB Protocol Specification ",
      "products" : [ "AMBA" ],
      "date" : 1649147898000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0024:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147898128537978,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 142,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ihi0024/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147735017,
      "syssize" : 142,
      "sysdate" : 1649147898000,
      "haslayout" : "1",
      "topparent" : "4600755",
      "label_version" : "D",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4600755,
      "content_description" : "This specification is for the Advanced Microcontroller Bus Architecture (AMBA) Advanced Peripheral Bus (APB) Protocol Specification.",
      "wordcount" : 17,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147898000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ihi0024/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ihi0024/d/?lang=en",
      "modified" : 1642584063000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147898128537978,
      "uri" : "https://developer.arm.com/documentation/ihi0024/d/en",
      "syscollection" : "default"
    },
    "Title" : "AMBA APB Protocol Specification",
    "Uri" : "https://developer.arm.com/documentation/ihi0024/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0024/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ihi0024/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0024/d/en",
    "Excerpt" : "AMBA APB Protocol Specification This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "AMBA APB Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA APB Protocol Specification AMBA"
  }, {
    "title" : "Secure software guidelines for ARMv8-M",
    "uri" : "https://developer.arm.com/documentation/100720/0300/en",
    "printableUri" : "https://developer.arm.com/documentation/100720/0300/en",
    "clickUri" : "https://developer.arm.com/documentation/100720/0300/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100720/0300/en",
    "excerpt" : "Secure software guidelines for ARMv8-M This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "Secure software guidelines for ARMv8-M This document is only available in a PDF version. Click Download to view. Secure software guidelines for ARMv8-M Armv8-M",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Secure software guidelines for ARMv8-M",
      "uri" : "https://developer.arm.com/documentation/100720/0300/en/pdf/Secure_software_guidelines_for_Armv8.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100720/0300/en/pdf/Secure_software_guidelines_for_Armv8.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f917b7ff86e16515cdc3ded",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100720/0300/en/pdf/Secure_software_guidelines_for_Armv8.pdf",
      "excerpt" : "Date ... Use of the word “partner” in reference to Arm's customers is not intended to create ... Copyright © 2020 Arm Limited (or its affiliates). All rights reserved. Non-Confidential",
      "firstSentences" : "Secure software guidelines for Armv8-M Non-Confidential Copyright © 2020 Arm Limited (or its affiliates). All rights reserved. Issue 0300 100720_0300_00 Secure software guidelines for Armv8-M",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Secure software guidelines for ARMv8-M",
        "uri" : "https://developer.arm.com/documentation/100720/0300/en",
        "printableUri" : "https://developer.arm.com/documentation/100720/0300/en",
        "clickUri" : "https://developer.arm.com/documentation/100720/0300/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100720/0300/en",
        "excerpt" : "Secure software guidelines for ARMv8-M This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "Secure software guidelines for ARMv8-M This document is only available in a PDF version. Click Download to view. Secure software guidelines for ARMv8-M Armv8-M",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Secure software guidelines for ARMv8-M ",
          "document_number" : "100720",
          "document_version" : "0300",
          "content_type" : "archDoc",
          "systopparent" : "4273210",
          "sysurihash" : "AQzyqVtntYySrxgj",
          "urihash" : "AQzyqVtntYySrxgj",
          "sysuri" : "https://developer.arm.com/documentation/100720/0300/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.0,
          "published" : 1603369620000,
          "topparentid" : 4273210,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603369854000,
          "sysconcepts" : "software guidelines ; ARMv8",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "concepts" : "software guidelines ; ARMv8",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649147855000,
          "permanentid" : "ed376dd9f3559cb67b65299b22fde46451a7823ceb798f20dd688759187e",
          "syslanguage" : [ "English" ],
          "itemid" : "5f917b7ef86e16515cdc3deb",
          "transactionid" : 864240,
          "title" : "Secure software guidelines for ARMv8-M ",
          "products" : [ "Armv8-M" ],
          "date" : 1649147855000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100720:0300:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "Software Developers", "Application Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147855843851788,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 159,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100720/0300/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147719262,
          "syssize" : 159,
          "sysdate" : 1649147855000,
          "haslayout" : "1",
          "topparent" : "4273210",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4273210,
          "content_description" : "This document focuses on some of the secure software guidelines and recommendations for an Armv8-M based platform.",
          "wordcount" : 19,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147855000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100720/0300/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100720/0300/?lang=en",
          "modified" : 1636388443000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147855843851788,
          "uri" : "https://developer.arm.com/documentation/100720/0300/en",
          "syscollection" : "default"
        },
        "Title" : "Secure software guidelines for ARMv8-M",
        "Uri" : "https://developer.arm.com/documentation/100720/0300/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100720/0300/en",
        "ClickUri" : "https://developer.arm.com/documentation/100720/0300/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100720/0300/en",
        "Excerpt" : "Secure software guidelines for ARMv8-M This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "Secure software guidelines for ARMv8-M This document is only available in a PDF version. Click Download to view. Secure software guidelines for ARMv8-M Armv8-M"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Secure software guidelines for ARMv8-M ",
        "document_number" : "100720",
        "document_version" : "0300",
        "content_type" : "archDoc",
        "systopparent" : "4273210",
        "sysauthor" : "Emily Blake",
        "sysurihash" : "J1JF5dff0cmCq1Mu",
        "urihash" : "J1JF5dff0cmCq1Mu",
        "sysuri" : "https://developer.arm.com/documentation/100720/0300/en/pdf/Secure_software_guidelines_for_Armv8.pdf",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1603369620000,
        "topparentid" : 4273210,
        "numberofpages" : 27,
        "sysconcepts" : "instructions ; toolchains ; functionality ; address range ; thread mode ; deprivileging ; Secure gateways ; executable files ; fault event ; function call ; Arm Limited ; memories ; Armv8 ; written agreement ; architecture ; provisions",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "syscompany" : "Arm Limited",
        "attachmentparentid" : 4273210,
        "parentitem" : "5f917b7ef86e16515cdc3deb",
        "concepts" : "instructions ; toolchains ; functionality ; address range ; thread mode ; deprivileging ; Secure gateways ; executable files ; fault event ; function call ; Arm Limited ; memories ; Armv8 ; written agreement ; architecture ; provisions",
        "documenttype" : "pdf",
        "isattachment" : "4273210",
        "sysindexeddate" : 1649147844000,
        "permanentid" : "f14d1116b61d4dc6176f2c0ad39040065874de1ea746e9eff38d1e31599c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f917b7ff86e16515cdc3ded",
        "transactionid" : 864240,
        "title" : "Secure software guidelines for ARMv8-M ",
        "date" : 1649147844000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100720:0300:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "Software Developers", "Application Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147844203800477,
        "sysisattachment" : "4273210",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "company" : "Arm Limited",
        "sysattachmentparentid" : 4273210,
        "size" : 515792,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f917b7ff86e16515cdc3ded",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147720443,
        "syssize" : 515792,
        "sysdate" : 1649147844000,
        "topparent" : "4273210",
        "author" : "Emily Blake",
        "label_version" : "3.0",
        "systopparentid" : 4273210,
        "content_description" : "This document focuses on some of the secure software guidelines and recommendations for an Armv8-M based platform.",
        "wordcount" : 1175,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147844000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f917b7ff86e16515cdc3ded",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147844203800477,
        "uri" : "https://developer.arm.com/documentation/100720/0300/en/pdf/Secure_software_guidelines_for_Armv8.pdf",
        "syscollection" : "default"
      },
      "Title" : "Secure software guidelines for ARMv8-M",
      "Uri" : "https://developer.arm.com/documentation/100720/0300/en/pdf/Secure_software_guidelines_for_Armv8.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100720/0300/en/pdf/Secure_software_guidelines_for_Armv8.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f917b7ff86e16515cdc3ded",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100720/0300/en/pdf/Secure_software_guidelines_for_Armv8.pdf",
      "Excerpt" : "Date ... Use of the word “partner” in reference to Arm's customers is not intended to create ... Copyright © 2020 Arm Limited (or its affiliates). All rights reserved. Non-Confidential",
      "FirstSentences" : "Secure software guidelines for Armv8-M Non-Confidential Copyright © 2020 Arm Limited (or its affiliates). All rights reserved. Issue 0300 100720_0300_00 Secure software guidelines for Armv8-M"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Secure software guidelines for ARMv8-M ",
      "document_number" : "100720",
      "document_version" : "0300",
      "content_type" : "archDoc",
      "systopparent" : "4273210",
      "sysurihash" : "AQzyqVtntYySrxgj",
      "urihash" : "AQzyqVtntYySrxgj",
      "sysuri" : "https://developer.arm.com/documentation/100720/0300/en",
      "systransactionid" : 864240,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.0,
      "published" : 1603369620000,
      "topparentid" : 4273210,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1603369854000,
      "sysconcepts" : "software guidelines ; ARMv8",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "concepts" : "software guidelines ; ARMv8",
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649147855000,
      "permanentid" : "ed376dd9f3559cb67b65299b22fde46451a7823ceb798f20dd688759187e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f917b7ef86e16515cdc3deb",
      "transactionid" : 864240,
      "title" : "Secure software guidelines for ARMv8-M ",
      "products" : [ "Armv8-M" ],
      "date" : 1649147855000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100720:0300:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "Software Developers", "Application Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "softwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147855843851788,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 159,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100720/0300/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147719262,
      "syssize" : 159,
      "sysdate" : 1649147855000,
      "haslayout" : "1",
      "topparent" : "4273210",
      "label_version" : "3.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4273210,
      "content_description" : "This document focuses on some of the secure software guidelines and recommendations for an Armv8-M based platform.",
      "wordcount" : 19,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147855000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100720/0300/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100720/0300/?lang=en",
      "modified" : 1636388443000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147855843851788,
      "uri" : "https://developer.arm.com/documentation/100720/0300/en",
      "syscollection" : "default"
    },
    "Title" : "Secure software guidelines for ARMv8-M",
    "Uri" : "https://developer.arm.com/documentation/100720/0300/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100720/0300/en",
    "ClickUri" : "https://developer.arm.com/documentation/100720/0300/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100720/0300/en",
    "Excerpt" : "Secure software guidelines for ARMv8-M This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "Secure software guidelines for ARMv8-M This document is only available in a PDF version. Click Download to view. Secure software guidelines for ARMv8-M Armv8-M"
  }, {
    "title" : "ACPI for CoreSight Platform Design Document",
    "uri" : "https://developer.arm.com/documentation/den0067/a/en/pdf/DEN0067_CoreSight_ACPI_1.1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0067/a/en/pdf/DEN0067_CoreSight_ACPI_1.1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fc537656620e02e2b67ebd6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0067/a/en/pdf/DEN0067_CoreSight_ACPI_1.1.pdf",
    "excerpt" : "2019/May/20 1.0 ... Added CoreSight static funnel ... EAC release ... Copyright © 2019 Arm Limited or its afﬁliates. All rights reserved. Non-conﬁdential ACPI for CoreSight ... DEN0067",
    "firstSentences" : "ACPI for CoreSight™ 1.1 Platform Design Document Non-conﬁdential Copyright © 2019 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0067 Contents Release information Arm Non- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ACPI for CoreSight Platform Design Document",
      "uri" : "https://developer.arm.com/documentation/den0067/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0067/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0067/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0067/a/en",
      "excerpt" : "ACPI for CoreSight Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ACPI for CoreSight Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for CoreSight Platform Design Document ACPI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ACPI for CoreSight Platform Design Document ",
        "document_number" : "den0067",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "4905889",
        "sysurihash" : "UeðBbHgl3qjWXpRv",
        "urihash" : "UeðBbHgl3qjWXpRv",
        "sysuri" : "https://developer.arm.com/documentation/den0067/a/en",
        "systransactionid" : 863712,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1594031256000,
        "topparentid" : 4905889,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606760293000,
        "sysconcepts" : "Platform Design ; ACPI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "concepts" : "Platform Design ; ACPI",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649082337000,
        "permanentid" : "64726986bfcf0c2aaecb88594ce21f0185458bccc077d1e6240357d4d987",
        "syslanguage" : [ "English" ],
        "itemid" : "5fc537656620e02e2b67ebd4",
        "transactionid" : 863712,
        "title" : "ACPI for CoreSight Platform Design Document ",
        "products" : [ "ACPI" ],
        "date" : 1649082337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0067:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082337542531735,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 166,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0067/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082204797,
        "syssize" : 166,
        "sysdate" : 1649082337000,
        "haslayout" : "1",
        "topparent" : "4905889",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4905889,
        "content_description" : "This specification describes how to support CoreSight trace components with the Advanced Configuaration and Power Interface (ACPI).",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0067/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0067/a/?lang=en",
        "modified" : 1640014944000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082337542531735,
        "uri" : "https://developer.arm.com/documentation/den0067/a/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for CoreSight Platform Design Document",
      "Uri" : "https://developer.arm.com/documentation/den0067/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0067/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0067/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0067/a/en",
      "Excerpt" : "ACPI for CoreSight Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ACPI for CoreSight Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for CoreSight Platform Design Document ACPI"
    },
    "childResults" : [ {
      "title" : "ACPI for CoreSight Platform Design Document",
      "uri" : "https://developer.arm.com/documentation/den0067/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0067/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0067/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0067/a/en",
      "excerpt" : "ACPI for CoreSight Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ACPI for CoreSight Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for CoreSight Platform Design Document ACPI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ACPI for CoreSight Platform Design Document ",
        "document_number" : "den0067",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "4905889",
        "sysurihash" : "UeðBbHgl3qjWXpRv",
        "urihash" : "UeðBbHgl3qjWXpRv",
        "sysuri" : "https://developer.arm.com/documentation/den0067/a/en",
        "systransactionid" : 863712,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1594031256000,
        "topparentid" : 4905889,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606760293000,
        "sysconcepts" : "Platform Design ; ACPI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "concepts" : "Platform Design ; ACPI",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649082337000,
        "permanentid" : "64726986bfcf0c2aaecb88594ce21f0185458bccc077d1e6240357d4d987",
        "syslanguage" : [ "English" ],
        "itemid" : "5fc537656620e02e2b67ebd4",
        "transactionid" : 863712,
        "title" : "ACPI for CoreSight Platform Design Document ",
        "products" : [ "ACPI" ],
        "date" : 1649082337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0067:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082337542531735,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 166,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0067/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082204797,
        "syssize" : 166,
        "sysdate" : 1649082337000,
        "haslayout" : "1",
        "topparent" : "4905889",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4905889,
        "content_description" : "This specification describes how to support CoreSight trace components with the Advanced Configuaration and Power Interface (ACPI).",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0067/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0067/a/?lang=en",
        "modified" : 1640014944000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082337542531735,
        "uri" : "https://developer.arm.com/documentation/den0067/a/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for CoreSight Platform Design Document",
      "Uri" : "https://developer.arm.com/documentation/den0067/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0067/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0067/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0067/a/en",
      "Excerpt" : "ACPI for CoreSight Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ACPI for CoreSight Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for CoreSight Platform Design Document ACPI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ACPI for CoreSight Platform Design Document ",
      "document_number" : "den0067",
      "document_version" : "a",
      "content_type" : "archDoc",
      "systopparent" : "4905889",
      "sysurihash" : "9m0li5sTS2OG1QT3",
      "urihash" : "9m0li5sTS2OG1QT3",
      "sysuri" : "https://developer.arm.com/documentation/den0067/a/en/pdf/DEN0067_CoreSight_ACPI_1.1.pdf",
      "systransactionid" : 863712,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594031256000,
      "topparentid" : 4905889,
      "numberofpages" : 14,
      "sysconcepts" : "CoreSight components ; Licensee ; ID covers ; ports ; slave ; master ; Subsidiaries ; base address ; compatible IDs ; written agreement ; third parties ; intellectual property ; licences granted ; replicators ; provisions ; termination",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 4905889,
      "parentitem" : "5fc537656620e02e2b67ebd4",
      "concepts" : "CoreSight components ; Licensee ; ID covers ; ports ; slave ; master ; Subsidiaries ; base address ; compatible IDs ; written agreement ; third parties ; intellectual property ; licences granted ; replicators ; provisions ; termination",
      "documenttype" : "pdf",
      "isattachment" : "4905889",
      "sysindexeddate" : 1649082337000,
      "permanentid" : "b9ddd11ff1ff7d210d41e64bd64072db86d6a6c29394eee582979b4121dd",
      "syslanguage" : [ "English" ],
      "itemid" : "5fc537656620e02e2b67ebd6",
      "transactionid" : 863712,
      "title" : "ACPI for CoreSight Platform Design Document ",
      "date" : 1649082337000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0067:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082337925702372,
      "sysisattachment" : "4905889",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4905889,
      "size" : 120679,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fc537656620e02e2b67ebd6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082206149,
      "syssize" : 120679,
      "sysdate" : 1649082337000,
      "topparent" : "4905889",
      "label_version" : "1.1",
      "systopparentid" : 4905889,
      "content_description" : "This specification describes how to support CoreSight trace components with the Advanced Configuaration and Power Interface (ACPI).",
      "wordcount" : 600,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082337000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fc537656620e02e2b67ebd6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082337925702372,
      "uri" : "https://developer.arm.com/documentation/den0067/a/en/pdf/DEN0067_CoreSight_ACPI_1.1.pdf",
      "syscollection" : "default"
    },
    "Title" : "ACPI for CoreSight Platform Design Document",
    "Uri" : "https://developer.arm.com/documentation/den0067/a/en/pdf/DEN0067_CoreSight_ACPI_1.1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0067/a/en/pdf/DEN0067_CoreSight_ACPI_1.1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fc537656620e02e2b67ebd6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0067/a/en/pdf/DEN0067_CoreSight_ACPI_1.1.pdf",
    "Excerpt" : "2019/May/20 1.0 ... Added CoreSight static funnel ... EAC release ... Copyright © 2019 Arm Limited or its afﬁliates. All rights reserved. Non-conﬁdential ACPI for CoreSight ... DEN0067",
    "FirstSentences" : "ACPI for CoreSight™ 1.1 Platform Design Document Non-conﬁdential Copyright © 2019 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0067 Contents Release information Arm Non- ..."
  }, {
    "title" : "ARMv7-M Architecture Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0403/ee/en/pdf/DDI0403E_e_armv7m_arm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0403/ee/en/pdf/DDI0403E_e_armv7m_arm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/606dc36485368c4c2b1bf62f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0403/ee/en/pdf/DDI0403E_e_armv7m_arm.pdf",
    "excerpt" : "Fourth release, adds DSP and Floating-point extensions, and extensive clarifications ... Seventh release. ... Eighth release. Adds CSDB, PSSBB, and SSBB instructions. Ninth release.",
    "firstSentences" : "Armv7-M Architecture Reference Manual Copyright © 2006-2008, 2010, 2014, 2017, 2018, 2021 Arm Limited or its affiliates. All rights reserved. ARM DDI 0403E.e (ID021621) ii Date June 2006 July 2007",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARMv7-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0403/ee/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0403/ee/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0403/ee/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0403/ee/en",
      "excerpt" : "ARMv7-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARMv7-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. ARMv7-M Architecture Reference Manual Armv7-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARMv7-M Architecture Reference Manual ",
        "document_number" : "ddi0403",
        "document_version" : "ee",
        "content_type" : "archDoc",
        "systopparent" : "4564656",
        "sysurihash" : "l2CDe2bPAhHpmNñ9",
        "urihash" : "l2CDe2bPAhHpmNñ9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0403/ee/en",
        "systransactionid" : 863699,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1613412080000,
        "topparentid" : 4564656,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1617806180000,
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15bcd74e712c449725a", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15bcd74e712c449725a" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649081678000,
        "permanentid" : "c5b974d6642780d0572e55856ecb5ef24432628563a77ce18962eb0fdebc",
        "syslanguage" : [ "English" ],
        "itemid" : "606dc36485368c4c2b1bf62d",
        "transactionid" : 863699,
        "title" : "ARMv7-M Architecture Reference Manual ",
        "products" : [ "Armv7-M" ],
        "date" : 1649081678000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0403:ee:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081678419033124,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0403/ee/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081409858,
        "syssize" : 157,
        "sysdate" : 1649081678000,
        "haslayout" : "1",
        "topparent" : "4564656",
        "label_version" : "E.e",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4564656,
        "content_description" : "This manual documents the Microcontroller profile of version 7 of the ARM Architecture, the ARMv7-M architecture profile.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv7-M", "Architectures|CPU Architecture|M-Profile|Armv7-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv7-M" ],
        "document_revision" : "e.e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081678000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0403/ee/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0403/ee/?lang=en",
        "modified" : 1639126155000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081678419033124,
        "uri" : "https://developer.arm.com/documentation/ddi0403/ee/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv7-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0403/ee/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0403/ee/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0403/ee/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0403/ee/en",
      "Excerpt" : "ARMv7-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARMv7-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. ARMv7-M Architecture Reference Manual Armv7-M"
    },
    "childResults" : [ {
      "title" : "ARMv7-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0403/ee/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0403/ee/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0403/ee/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0403/ee/en",
      "excerpt" : "ARMv7-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARMv7-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. ARMv7-M Architecture Reference Manual Armv7-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARMv7-M Architecture Reference Manual ",
        "document_number" : "ddi0403",
        "document_version" : "ee",
        "content_type" : "archDoc",
        "systopparent" : "4564656",
        "sysurihash" : "l2CDe2bPAhHpmNñ9",
        "urihash" : "l2CDe2bPAhHpmNñ9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0403/ee/en",
        "systransactionid" : 863699,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1613412080000,
        "topparentid" : 4564656,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1617806180000,
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15bcd74e712c449725a", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15bcd74e712c449725a" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649081678000,
        "permanentid" : "c5b974d6642780d0572e55856ecb5ef24432628563a77ce18962eb0fdebc",
        "syslanguage" : [ "English" ],
        "itemid" : "606dc36485368c4c2b1bf62d",
        "transactionid" : 863699,
        "title" : "ARMv7-M Architecture Reference Manual ",
        "products" : [ "Armv7-M" ],
        "date" : 1649081678000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0403:ee:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081678419033124,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0403/ee/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081409858,
        "syssize" : 157,
        "sysdate" : 1649081678000,
        "haslayout" : "1",
        "topparent" : "4564656",
        "label_version" : "E.e",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4564656,
        "content_description" : "This manual documents the Microcontroller profile of version 7 of the ARM Architecture, the ARMv7-M architecture profile.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv7-M", "Architectures|CPU Architecture|M-Profile|Armv7-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv7-M" ],
        "document_revision" : "e.e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081678000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0403/ee/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0403/ee/?lang=en",
        "modified" : 1639126155000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081678419033124,
        "uri" : "https://developer.arm.com/documentation/ddi0403/ee/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv7-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0403/ee/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0403/ee/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0403/ee/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0403/ee/en",
      "Excerpt" : "ARMv7-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARMv7-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. ARMv7-M Architecture Reference Manual Armv7-M"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARMv7-M Architecture Reference Manual ",
      "document_number" : "ddi0403",
      "document_version" : "ee",
      "content_type" : "archDoc",
      "systopparent" : "4564656",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "hdqGjñVAhp89jmNc",
      "urihash" : "hdqGjñVAhp89jmNc",
      "sysuri" : "https://developer.arm.com/documentation/ddi0403/ee/en/pdf/DDI0403E_e_armv7m_arm.pdf",
      "keywords" : "Cortex-M, Cortex-M3, Cortex-M4, Cortex-M7",
      "systransactionid" : 863699,
      "copyright" : "Copyright © 2006-2008, 2010, 2014, 2017-2018, 2021 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1613412080000,
      "topparentid" : 4564656,
      "numberofpages" : 858,
      "sysconcepts" : "instrumentation ; registers ; implementations ; exceptions ; architecture ; subtractions ; Armv7 ; Arm Limited ; destination register ; pseudocode ; condition flags ; encoding T2 ; memory ; execution ; memory accesses ; base register",
      "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15bcd74e712c449725a", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15bcd74e712c449725a" ],
      "attachmentparentid" : 4564656,
      "parentitem" : "606dc36485368c4c2b1bf62d",
      "concepts" : "instrumentation ; registers ; implementations ; exceptions ; architecture ; subtractions ; Armv7 ; Arm Limited ; destination register ; pseudocode ; condition flags ; encoding T2 ; memory ; execution ; memory accesses ; base register",
      "documenttype" : "pdf",
      "isattachment" : "4564656",
      "sysindexeddate" : 1649081683000,
      "permanentid" : "7f6729abe482c5c96f2c68e1006823dfdf5959b16fb7c4c6a90c8b290d1d",
      "syslanguage" : [ "English" ],
      "itemid" : "606dc36485368c4c2b1bf62f",
      "transactionid" : 863699,
      "title" : "ARMv7-M Architecture Reference Manual ",
      "subject" : "Armv7-M Architecture Reference Manual. This documentation provides technical reference information that defines the ARMv7-M Microcontroller architecture.",
      "date" : 1649081682000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0403:ee:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081682701449368,
      "sysisattachment" : "4564656",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4564656,
      "size" : 5957561,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/606dc36485368c4c2b1bf62f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081411871,
      "syssubject" : "Armv7-M Architecture Reference Manual. This documentation provides technical reference information that defines the ARMv7-M Microcontroller architecture.",
      "syssize" : 5957561,
      "sysdate" : 1649081682000,
      "topparent" : "4564656",
      "author" : "Arm Limited",
      "label_version" : "E.e",
      "systopparentid" : 4564656,
      "content_description" : "This manual documents the Microcontroller profile of version 7 of the ARM Architecture, the ARMv7-M architecture profile.",
      "wordcount" : 6402,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Processor Architectures|Armv7-M", "Architectures|CPU Architecture|M-Profile|Armv7-M" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv7-M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081683000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/606dc36485368c4c2b1bf62f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081682701449368,
      "uri" : "https://developer.arm.com/documentation/ddi0403/ee/en/pdf/DDI0403E_e_armv7m_arm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARMv7-M Architecture Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0403/ee/en/pdf/DDI0403E_e_armv7m_arm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0403/ee/en/pdf/DDI0403E_e_armv7m_arm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/606dc36485368c4c2b1bf62f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0403/ee/en/pdf/DDI0403E_e_armv7m_arm.pdf",
    "Excerpt" : "Fourth release, adds DSP and Floating-point extensions, and extensive clarifications ... Seventh release. ... Eighth release. Adds CSDB, PSSBB, and SSBB instructions. Ninth release.",
    "FirstSentences" : "Armv7-M Architecture Reference Manual Copyright © 2006-2008, 2010, 2014, 2017, 2018, 2021 Arm Limited or its affiliates. All rights reserved. ARM DDI 0403E.e (ID021621) ii Date June 2006 July 2007"
  }, {
    "title" : "AMBA CHI Issue E.a Errata",
    "uri" : "https://developer.arm.com/documentation/aes0037/b/en/pdf/AMBA_CHI_Issue_E.a_Errata_v2.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/aes0037/b/en/pdf/AMBA_CHI_Issue_E.a_Errata_v2.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6087e88d85368c4c2b1c1c9c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/aes0037/b/en/pdf/AMBA_CHI_Issue_E.a_Errata_v2.0.pdf",
    "excerpt" : "3 ... 7 ... 8 ... 9 ... 10 ... 11 ... D551: Write transaction Response packets legal RespErr field values ... D570: Transaction error cannot be indicated in DBIDResp response ... 21 ... 22",
    "firstSentences" : "Document number: Release Number: Confidentiality: Date of Issue: Abstract ARM AES 0037 2.0 Non-Confidential 22-Mar-2021 AMBA CHI Issue E.a Errata Architecture & Technology Group © Copyright Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA CHI Issue E.a Errata",
      "uri" : "https://developer.arm.com/documentation/aes0037/b/en",
      "printableUri" : "https://developer.arm.com/documentation/aes0037/b/en",
      "clickUri" : "https://developer.arm.com/documentation/aes0037/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/aes0037/b/en",
      "excerpt" : "AMBA CHI Issue E.a Errata This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA CHI Issue E.a Errata This document is only available in a PDF version. Click Download to view. AMBA CHI Issue E.a Errata CHI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA CHI Issue E.a Errata ",
        "document_number" : "aes0037",
        "document_version" : "b",
        "content_type" : "archDoc",
        "systopparent" : "4588265",
        "sysurihash" : "o31gZ7r1kkm4OiJU",
        "urihash" : "o31gZ7r1kkm4OiJU",
        "sysuri" : "https://developer.arm.com/documentation/aes0037/b/en",
        "systransactionid" : 863697,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1619517600000,
        "topparentid" : 4588265,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619519629000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649081577000,
        "permanentid" : "0018817802292b034f92a6486be7540f2b7c6d3bf8a3be81bf39b4b1cf58",
        "syslanguage" : [ "English" ],
        "itemid" : "6087e88d85368c4c2b1c1c9a",
        "transactionid" : 863697,
        "title" : "AMBA CHI Issue E.a Errata ",
        "products" : [ "CHI" ],
        "date" : 1649081577000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "aes0037:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081577107447454,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 129,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/aes0037/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081379645,
        "syssize" : 129,
        "sysdate" : 1649081577000,
        "haslayout" : "1",
        "topparent" : "4588265",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4588265,
        "content_description" : "This document lists errata on AMBA CHI Issue E.a.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|CHI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081577000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/aes0037/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/aes0037/b/?lang=en",
        "modified" : 1638257082000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081577107447454,
        "uri" : "https://developer.arm.com/documentation/aes0037/b/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA CHI Issue E.a Errata",
      "Uri" : "https://developer.arm.com/documentation/aes0037/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/aes0037/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/aes0037/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/aes0037/b/en",
      "Excerpt" : "AMBA CHI Issue E.a Errata This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA CHI Issue E.a Errata This document is only available in a PDF version. Click Download to view. AMBA CHI Issue E.a Errata CHI"
    },
    "childResults" : [ {
      "title" : "AMBA CHI Issue E.a Errata",
      "uri" : "https://developer.arm.com/documentation/aes0037/b/en",
      "printableUri" : "https://developer.arm.com/documentation/aes0037/b/en",
      "clickUri" : "https://developer.arm.com/documentation/aes0037/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/aes0037/b/en",
      "excerpt" : "AMBA CHI Issue E.a Errata This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA CHI Issue E.a Errata This document is only available in a PDF version. Click Download to view. AMBA CHI Issue E.a Errata CHI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA CHI Issue E.a Errata ",
        "document_number" : "aes0037",
        "document_version" : "b",
        "content_type" : "archDoc",
        "systopparent" : "4588265",
        "sysurihash" : "o31gZ7r1kkm4OiJU",
        "urihash" : "o31gZ7r1kkm4OiJU",
        "sysuri" : "https://developer.arm.com/documentation/aes0037/b/en",
        "systransactionid" : 863697,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1619517600000,
        "topparentid" : 4588265,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619519629000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649081577000,
        "permanentid" : "0018817802292b034f92a6486be7540f2b7c6d3bf8a3be81bf39b4b1cf58",
        "syslanguage" : [ "English" ],
        "itemid" : "6087e88d85368c4c2b1c1c9a",
        "transactionid" : 863697,
        "title" : "AMBA CHI Issue E.a Errata ",
        "products" : [ "CHI" ],
        "date" : 1649081577000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "aes0037:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081577107447454,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 129,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/aes0037/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081379645,
        "syssize" : 129,
        "sysdate" : 1649081577000,
        "haslayout" : "1",
        "topparent" : "4588265",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4588265,
        "content_description" : "This document lists errata on AMBA CHI Issue E.a.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|CHI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081577000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/aes0037/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/aes0037/b/?lang=en",
        "modified" : 1638257082000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081577107447454,
        "uri" : "https://developer.arm.com/documentation/aes0037/b/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA CHI Issue E.a Errata",
      "Uri" : "https://developer.arm.com/documentation/aes0037/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/aes0037/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/aes0037/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/aes0037/b/en",
      "Excerpt" : "AMBA CHI Issue E.a Errata This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA CHI Issue E.a Errata This document is only available in a PDF version. Click Download to view. AMBA CHI Issue E.a Errata CHI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMBA CHI Issue E.a Errata ",
      "document_number" : "aes0037",
      "document_version" : "b",
      "content_type" : "archDoc",
      "systopparent" : "4588265",
      "sysurihash" : "8cMDT5dDzEGrl2i6",
      "urihash" : "8cMDT5dDzEGrl2i6",
      "sysuri" : "https://developer.arm.com/documentation/aes0037/b/en/pdf/AMBA_CHI_Issue_E.a_Errata_v2.0.pdf",
      "systransactionid" : 863697,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1619517600000,
      "topparentid" : 4588265,
      "numberofpages" : 24,
      "sysconcepts" : "AMBA Specification ; documentation ; retried request ; arm ; precise changes ; licences ; provisions of clauses ; ordering requirement ; internal heuristics ; developed products ; export laws ; subsidiaries ; English Law ; ReadNoSnpSep ; Snoopability ; termination",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231" ],
      "attachmentparentid" : 4588265,
      "parentitem" : "6087e88d85368c4c2b1c1c9a",
      "concepts" : "AMBA Specification ; documentation ; retried request ; arm ; precise changes ; licences ; provisions of clauses ; ordering requirement ; internal heuristics ; developed products ; export laws ; subsidiaries ; English Law ; ReadNoSnpSep ; Snoopability ; termination",
      "documenttype" : "pdf",
      "isattachment" : "4588265",
      "sysindexeddate" : 1649081577000,
      "permanentid" : "a3ff19bf05f5a8a92599af2a98f917d9fd8abead802ed1cea9a84effda15",
      "syslanguage" : [ "English" ],
      "itemid" : "6087e88d85368c4c2b1c1c9c",
      "transactionid" : 863697,
      "title" : "AMBA CHI Issue E.a Errata ",
      "date" : 1649081577000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "aes0037:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081577601081601,
      "sysisattachment" : "4588265",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4588265,
      "size" : 421980,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6087e88d85368c4c2b1c1c9c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081381463,
      "syssize" : 421980,
      "sysdate" : 1649081577000,
      "topparent" : "4588265",
      "label_version" : "2.0",
      "systopparentid" : 4588265,
      "content_description" : "This document lists errata on AMBA CHI Issue E.a.",
      "wordcount" : 933,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|CHI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081577000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6087e88d85368c4c2b1c1c9c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081577601081601,
      "uri" : "https://developer.arm.com/documentation/aes0037/b/en/pdf/AMBA_CHI_Issue_E.a_Errata_v2.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA CHI Issue E.a Errata",
    "Uri" : "https://developer.arm.com/documentation/aes0037/b/en/pdf/AMBA_CHI_Issue_E.a_Errata_v2.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/aes0037/b/en/pdf/AMBA_CHI_Issue_E.a_Errata_v2.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6087e88d85368c4c2b1c1c9c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/aes0037/b/en/pdf/AMBA_CHI_Issue_E.a_Errata_v2.0.pdf",
    "Excerpt" : "3 ... 7 ... 8 ... 9 ... 10 ... 11 ... D551: Write transaction Response packets legal RespErr field values ... D570: Transaction error cannot be indicated in DBIDResp response ... 21 ... 22",
    "FirstSentences" : "Document number: Release Number: Confidentiality: Date of Issue: Abstract ARM AES 0037 2.0 Non-Confidential 22-Mar-2021 AMBA CHI Issue E.a Errata Architecture & Technology Group © Copyright Arm ..."
  }, {
    "title" : "Arm Firmware Framework for M 1.1 Extensions",
    "uri" : "https://developer.arm.com/documentation/aes0039/a/en",
    "printableUri" : "https://developer.arm.com/documentation/aes0039/a/en",
    "clickUri" : "https://developer.arm.com/documentation/aes0039/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/aes0039/a/en",
    "excerpt" : "Arm Firmware Framework for M 1.1 Extensions This document is only available in a PDF ... Click Download to view. Arm Firmware Framework for M 1.1 Extensions Platform Security Architecture",
    "firstSentences" : "Arm Firmware Framework for M 1.1 Extensions This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for M 1.1 Extensions Platform Security Architecture",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Firmware Framework for M 1.1 Extensions",
      "uri" : "https://developer.arm.com/documentation/aes0039/a/en/pdf/AES0039-Firmware_Framework_for_M-1.1_Extensions-alp.0.pdf",
      "printableUri" : "https://developer.arm.com/documentation/aes0039/a/en/pdf/AES0039-Firmware_Framework_for_M-1.1_Extensions-alp.0.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/600067c09b9c2d1bb22cd1c5",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/aes0039/a/en/pdf/AES0039-Firmware_Framework_for_M-1.1_Extensions-alp.0.pdf",
      "excerpt" : "Memory-mapped IOVECS ... Support for peripheral drivers ... Miscellaneous improvements ... Framework features and permitted con gurations ... 3.1 ... 3.2 ... Changes to the Programming API",
      "firstSentences" : "Document number: Release Quality: Issue Number: Con dentiality: Date of Issue: ALPHA RELEASE AES 0039 Alpha 0 Arm® Firmware Framework for M 1.1 Non-con dential 15/12/2020 Extensions Copyright © ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Firmware Framework for M 1.1 Extensions",
        "uri" : "https://developer.arm.com/documentation/aes0039/a/en",
        "printableUri" : "https://developer.arm.com/documentation/aes0039/a/en",
        "clickUri" : "https://developer.arm.com/documentation/aes0039/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/aes0039/a/en",
        "excerpt" : "Arm Firmware Framework for M 1.1 Extensions This document is only available in a PDF ... Click Download to view. Arm Firmware Framework for M 1.1 Extensions Platform Security Architecture",
        "firstSentences" : "Arm Firmware Framework for M 1.1 Extensions This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for M 1.1 Extensions Platform Security Architecture",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Firmware Framework for M 1.1 Extensions ",
          "document_number" : "aes0039",
          "document_version" : "a",
          "content_type" : "archDoc",
          "systopparent" : "4420295",
          "sysurihash" : "mrJcMTJñXmEOpycs",
          "urihash" : "mrJcMTJñXmEOpycs",
          "sysuri" : "https://developer.arm.com/documentation/aes0039/a/en",
          "systransactionid" : 863697,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1610638452000,
          "topparentid" : 4420295,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1610639296000,
          "sysconcepts" : "Arm Firmware Framework ; Extensions",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
          "concepts" : "Arm Firmware Framework ; Extensions",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649081576000,
          "permanentid" : "3d4abed46a405ceffc1d7dfcc9d368395d6d2407f0a6f347aa052e125c52",
          "syslanguage" : [ "English" ],
          "itemid" : "600067c09b9c2d1bb22cd1c3",
          "transactionid" : 863697,
          "title" : "Arm Firmware Framework for M 1.1 Extensions ",
          "products" : [ "Platform Security Architecture" ],
          "date" : 1649081576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "aes0039:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "SoC Designers", "Software Developers", "Application Developers" ],
          "audience" : [ "siliconSpecialists", "socDesigners", "softwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "ALP",
          "sourcetype" : "Push",
          "rowid" : 1649081576487809296,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 192,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/aes0039/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081235253,
          "syssize" : 192,
          "sysdate" : 1649081576000,
          "haslayout" : "1",
          "topparent" : "4420295",
          "label_version" : "1.1 Alpha 0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4420295,
          "content_description" : "This document introduces a set of updates and extensions to the DEN0063 Arm Platform Security Architecture Firmware Framework 1.0 specification.",
          "wordcount" : 23,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/aes0039/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/aes0039/a/?lang=en",
          "modified" : 1638257110000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081576487809296,
          "uri" : "https://developer.arm.com/documentation/aes0039/a/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Firmware Framework for M 1.1 Extensions",
        "Uri" : "https://developer.arm.com/documentation/aes0039/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/aes0039/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/aes0039/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/aes0039/a/en",
        "Excerpt" : "Arm Firmware Framework for M 1.1 Extensions This document is only available in a PDF ... Click Download to view. Arm Firmware Framework for M 1.1 Extensions Platform Security Architecture",
        "FirstSentences" : "Arm Firmware Framework for M 1.1 Extensions This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for M 1.1 Extensions Platform Security Architecture"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Firmware Framework for M 1.1 Extensions ",
        "document_number" : "aes0039",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "4420295",
        "sysauthor" : "Arm Limited",
        "sysurihash" : "sMkð4v76OHyElbhL",
        "urihash" : "sMkð4v76OHyElbhL",
        "sysuri" : "https://developer.arm.com/documentation/aes0039/a/en/pdf/AES0039-Firmware_Framework_for_M-1.1_Extensions-alp.0.pdf",
        "systransactionid" : 863697,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1610638452000,
        "topparentid" : 4420295,
        "numberofpages" : 95,
        "sysconcepts" : "Rot Service ; Secure Partitions ; frameworks ; connections ; implementations ; speci cations ; functionality ; extensions ; IPC model ; thread contexts ; protection domains ; interfaces ; terminology ; architecture ; client memory ; direct access",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "attachmentparentid" : 4420295,
        "parentitem" : "600067c09b9c2d1bb22cd1c3",
        "concepts" : "Rot Service ; Secure Partitions ; frameworks ; connections ; implementations ; speci cations ; functionality ; extensions ; IPC model ; thread contexts ; protection domains ; interfaces ; terminology ; architecture ; client memory ; direct access",
        "documenttype" : "pdf",
        "isattachment" : "4420295",
        "sysindexeddate" : 1649081566000,
        "permanentid" : "6b65bf2119581bdc39bc926dbe0f93942a7d62ca890b7e6701d3ea16bf0e",
        "syslanguage" : [ "English" ],
        "itemid" : "600067c09b9c2d1bb22cd1c5",
        "transactionid" : 863697,
        "title" : "Arm Firmware Framework for M 1.1 Extensions ",
        "date" : 1649081564000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "aes0039:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "SoC Designers", "Software Developers", "Application Developers" ],
        "audience" : [ "siliconSpecialists", "socDesigners", "softwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "ALP",
        "sourcetype" : "Push",
        "rowid" : 1649081564774412207,
        "sysisattachment" : "4420295",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 4420295,
        "size" : 492647,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/600067c09b9c2d1bb22cd1c5",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081236355,
        "syssize" : 492647,
        "sysdate" : 1649081564000,
        "topparent" : "4420295",
        "author" : "Arm Limited",
        "label_version" : "1.1 Alpha 0",
        "systopparentid" : 4420295,
        "content_description" : "This document introduces a set of updates and extensions to the DEN0063 Arm Platform Security Architecture Firmware Framework 1.0 specification.",
        "wordcount" : 2157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081566000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/600067c09b9c2d1bb22cd1c5",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081564774412207,
        "uri" : "https://developer.arm.com/documentation/aes0039/a/en/pdf/AES0039-Firmware_Framework_for_M-1.1_Extensions-alp.0.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Firmware Framework for M 1.1 Extensions",
      "Uri" : "https://developer.arm.com/documentation/aes0039/a/en/pdf/AES0039-Firmware_Framework_for_M-1.1_Extensions-alp.0.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/aes0039/a/en/pdf/AES0039-Firmware_Framework_for_M-1.1_Extensions-alp.0.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/600067c09b9c2d1bb22cd1c5",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/aes0039/a/en/pdf/AES0039-Firmware_Framework_for_M-1.1_Extensions-alp.0.pdf",
      "Excerpt" : "Memory-mapped IOVECS ... Support for peripheral drivers ... Miscellaneous improvements ... Framework features and permitted con gurations ... 3.1 ... 3.2 ... Changes to the Programming API",
      "FirstSentences" : "Document number: Release Quality: Issue Number: Con dentiality: Date of Issue: ALPHA RELEASE AES 0039 Alpha 0 Arm® Firmware Framework for M 1.1 Non-con dential 15/12/2020 Extensions Copyright © ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Firmware Framework for M 1.1 Extensions ",
      "document_number" : "aes0039",
      "document_version" : "a",
      "content_type" : "archDoc",
      "systopparent" : "4420295",
      "sysurihash" : "mrJcMTJñXmEOpycs",
      "urihash" : "mrJcMTJñXmEOpycs",
      "sysuri" : "https://developer.arm.com/documentation/aes0039/a/en",
      "systransactionid" : 863697,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1610638452000,
      "topparentid" : 4420295,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1610639296000,
      "sysconcepts" : "Arm Firmware Framework ; Extensions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
      "concepts" : "Arm Firmware Framework ; Extensions",
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649081576000,
      "permanentid" : "3d4abed46a405ceffc1d7dfcc9d368395d6d2407f0a6f347aa052e125c52",
      "syslanguage" : [ "English" ],
      "itemid" : "600067c09b9c2d1bb22cd1c3",
      "transactionid" : 863697,
      "title" : "Arm Firmware Framework for M 1.1 Extensions ",
      "products" : [ "Platform Security Architecture" ],
      "date" : 1649081576000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "aes0039:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "SoC Designers", "Software Developers", "Application Developers" ],
      "audience" : [ "siliconSpecialists", "socDesigners", "softwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "ALP",
      "sourcetype" : "Push",
      "rowid" : 1649081576487809296,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 192,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/aes0039/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081235253,
      "syssize" : 192,
      "sysdate" : 1649081576000,
      "haslayout" : "1",
      "topparent" : "4420295",
      "label_version" : "1.1 Alpha 0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4420295,
      "content_description" : "This document introduces a set of updates and extensions to the DEN0063 Arm Platform Security Architecture Firmware Framework 1.0 specification.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081576000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/aes0039/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/aes0039/a/?lang=en",
      "modified" : 1638257110000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081576487809296,
      "uri" : "https://developer.arm.com/documentation/aes0039/a/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Firmware Framework for M 1.1 Extensions",
    "Uri" : "https://developer.arm.com/documentation/aes0039/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/aes0039/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/aes0039/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/aes0039/a/en",
    "Excerpt" : "Arm Firmware Framework for M 1.1 Extensions This document is only available in a PDF ... Click Download to view. Arm Firmware Framework for M 1.1 Extensions Platform Security Architecture",
    "FirstSentences" : "Arm Firmware Framework for M 1.1 Extensions This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for M 1.1 Extensions Platform Security Architecture"
  }, {
    "title" : "AMBA AXI-Stream Protocol Specification",
    "uri" : "https://developer.arm.com/documentation/ihi0051/b/en/pdf/IHI0051B_amba_axi_stream_protocol_spec.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0051/b/en/pdf/IHI0051B_amba_axi_stream_protocol_spec.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60d5b244677cf7536a55c23e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0051/b/en/pdf/IHI0051B_amba_axi_stream_protocol_spec.pdf",
    "excerpt" : "B ... DAMAGES. ... Use of the word \"partner\" in reference to Arm's customers is not intended to create or ... Copyright © 2010, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "firstSentences" : "AMBA AXI-Stream Protocol Specification Copyright © 2010, 2021 Arm Limited or its affiliates. All rights reserved. ARM IHI 0051B (ID040921) ii AMBA AXI-Stream Protocol Specification Copyright © ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA AXI-Stream Protocol Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0051/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0051/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0051/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0051/b/en",
      "excerpt" : "AMBA AXI-Stream Protocol Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA AXI-Stream Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA AXI-Stream Protocol Specification AXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA AXI-Stream Protocol Specification ",
        "document_number" : "ihi0051",
        "document_version" : "b",
        "content_type" : "archDoc",
        "systopparent" : "4916528",
        "sysurihash" : "HcoAUOngTuRLYGUA",
        "urihash" : "HcoAUOngTuRLYGUA",
        "sysuri" : "https://developer.arm.com/documentation/ihi0051/b/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1621555260000,
        "topparentid" : 4916528,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624617540000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151420000,
        "permanentid" : "7ed7a2b0a0d2d15a1409f4f52035f6b53a69ef031f49734101ec4cb51f29",
        "syslanguage" : [ "English" ],
        "itemid" : "60d5b244677cf7536a55c23c",
        "transactionid" : 864315,
        "title" : "AMBA AXI-Stream Protocol Specification ",
        "products" : [ "AXI" ],
        "date" : 1649151420000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0051:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151420652780374,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 155,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0051/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151272376,
        "syssize" : 155,
        "sysdate" : 1649151420000,
        "haslayout" : "1",
        "topparent" : "4916528",
        "label_version" : "B",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4916528,
        "content_description" : "This specification defines the AMBA AXI-Stream protocols: AXI4-Stream and AXI5-Stream.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151420000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0051/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0051/b/?lang=en",
        "modified" : 1642599402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151420652780374,
        "uri" : "https://developer.arm.com/documentation/ihi0051/b/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA AXI-Stream Protocol Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0051/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0051/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0051/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0051/b/en",
      "Excerpt" : "AMBA AXI-Stream Protocol Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA AXI-Stream Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA AXI-Stream Protocol Specification AXI"
    },
    "childResults" : [ {
      "title" : "AMBA AXI-Stream Protocol Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0051/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0051/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0051/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0051/b/en",
      "excerpt" : "AMBA AXI-Stream Protocol Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA AXI-Stream Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA AXI-Stream Protocol Specification AXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA AXI-Stream Protocol Specification ",
        "document_number" : "ihi0051",
        "document_version" : "b",
        "content_type" : "archDoc",
        "systopparent" : "4916528",
        "sysurihash" : "HcoAUOngTuRLYGUA",
        "urihash" : "HcoAUOngTuRLYGUA",
        "sysuri" : "https://developer.arm.com/documentation/ihi0051/b/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1621555260000,
        "topparentid" : 4916528,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624617540000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151420000,
        "permanentid" : "7ed7a2b0a0d2d15a1409f4f52035f6b53a69ef031f49734101ec4cb51f29",
        "syslanguage" : [ "English" ],
        "itemid" : "60d5b244677cf7536a55c23c",
        "transactionid" : 864315,
        "title" : "AMBA AXI-Stream Protocol Specification ",
        "products" : [ "AXI" ],
        "date" : 1649151420000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0051:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151420652780374,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 155,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0051/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151272376,
        "syssize" : 155,
        "sysdate" : 1649151420000,
        "haslayout" : "1",
        "topparent" : "4916528",
        "label_version" : "B",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4916528,
        "content_description" : "This specification defines the AMBA AXI-Stream protocols: AXI4-Stream and AXI5-Stream.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151420000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0051/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0051/b/?lang=en",
        "modified" : 1642599402000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151420652780374,
        "uri" : "https://developer.arm.com/documentation/ihi0051/b/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA AXI-Stream Protocol Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0051/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0051/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0051/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0051/b/en",
      "Excerpt" : "AMBA AXI-Stream Protocol Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA AXI-Stream Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA AXI-Stream Protocol Specification AXI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMBA AXI-Stream Protocol Specification ",
      "document_number" : "ihi0051",
      "document_version" : "b",
      "content_type" : "archDoc",
      "systopparent" : "4916528",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "SKkC5RS1zpsNme3d",
      "urihash" : "SKkC5RS1zpsNme3d",
      "sysuri" : "https://developer.arm.com/documentation/ihi0051/b/en/pdf/IHI0051B_amba_axi_stream_protocol_spec.pdf",
      "keywords" : "AMBA, AXI Interconnect, AXI Peripherals",
      "systransactionid" : 864315,
      "copyright" : "Copyright ©2010, 2021 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1621555260000,
      "topparentid" : 4916528,
      "numberofpages" : 56,
      "sysconcepts" : "transmission ; Receivers ; signaling ; transfers ; interleaving ; packets ; qualifiers ; TLAST ; downsizing operations ; conversion ; destination ; streams ; interfaces ; arm ; documentation ; licences",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "attachmentparentid" : 4916528,
      "parentitem" : "60d5b244677cf7536a55c23c",
      "concepts" : "transmission ; Receivers ; signaling ; transfers ; interleaving ; packets ; qualifiers ; TLAST ; downsizing operations ; conversion ; destination ; streams ; interfaces ; arm ; documentation ; licences",
      "documenttype" : "pdf",
      "isattachment" : "4916528",
      "sysindexeddate" : 1649151420000,
      "permanentid" : "7e340fb2b39c0fef19d72de125b0ee677a533597800ec94de65e7cb105ee",
      "syslanguage" : [ "English" ],
      "itemid" : "60d5b244677cf7536a55c23e",
      "transactionid" : 864315,
      "title" : "AMBA AXI-Stream Protocol Specification ",
      "subject" : "Reference interface specification PDF documention for the AMBA4 AXI4-Stream Protocol",
      "date" : 1649151420000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0051:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151420898935050,
      "sysisattachment" : "4916528",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4916528,
      "size" : 480665,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60d5b244677cf7536a55c23e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151273412,
      "syssubject" : "Reference interface specification PDF documention for the AMBA4 AXI4-Stream Protocol",
      "syssize" : 480665,
      "sysdate" : 1649151420000,
      "topparent" : "4916528",
      "author" : "Arm Limited",
      "label_version" : "B",
      "systopparentid" : 4916528,
      "content_description" : "This specification defines the AMBA AXI-Stream protocols: AXI4-Stream and AXI5-Stream.",
      "wordcount" : 1347,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151420000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60d5b244677cf7536a55c23e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151420898935050,
      "uri" : "https://developer.arm.com/documentation/ihi0051/b/en/pdf/IHI0051B_amba_axi_stream_protocol_spec.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA AXI-Stream Protocol Specification",
    "Uri" : "https://developer.arm.com/documentation/ihi0051/b/en/pdf/IHI0051B_amba_axi_stream_protocol_spec.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0051/b/en/pdf/IHI0051B_amba_axi_stream_protocol_spec.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60d5b244677cf7536a55c23e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0051/b/en/pdf/IHI0051B_amba_axi_stream_protocol_spec.pdf",
    "Excerpt" : "B ... DAMAGES. ... Use of the word \"partner\" in reference to Arm's customers is not intended to create or ... Copyright © 2010, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "FirstSentences" : "AMBA AXI-Stream Protocol Specification Copyright © 2010, 2021 Arm Limited or its affiliates. All rights reserved. ARM IHI 0051B (ID040921) ii AMBA AXI-Stream Protocol Specification Copyright © ..."
  }, {
    "title" : "Arm Embedded Trace Router",
    "uri" : "https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8ff6b9f86e16515cdbfde3",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
    "excerpt" : "Please follow Arm’s trademark usage guidelines at http://www.arm.com/company/policies/ ... This document is Non-Confidential. ... Copyright © 2018 Arm Limited or its affiliates. ... Contents",
    "firstSentences" : "Arm Embedded Trace Router Architecture Specification Copyright © 2018 Arm Limited or its affiliates. All rights reserved. ARM IHI 0081A (ID071318) ii Arm Embedded Trace Router Architecture ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Embedded Trace Router",
      "uri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0081/a/en",
      "excerpt" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view. Arm Embedded Trace Router Arm Embedded Trace Router",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Embedded Trace Router ",
        "document_number" : "ihi0081",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3740075",
        "sysurihash" : "95MAN40W4GwcHYOK",
        "urihash" : "95MAN40W4GwcHYOK",
        "sysuri" : "https://developer.arm.com/documentation/ihi0081/a/en",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594200557000,
        "topparentid" : 3740075,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603270329000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2673", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2673" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649147574000,
        "permanentid" : "486a3d3c395084f911cbce6dd97a15a4100efcdd22f5f181c25d44ca8a0d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ff6b9f86e16515cdbfde1",
        "transactionid" : 864235,
        "title" : "Arm Embedded Trace Router ",
        "products" : [ "Arm Embedded Trace Router" ],
        "date" : 1649147574000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0081:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147574575771526,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 151,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147239196,
        "syssize" : 151,
        "sysdate" : 1649147574000,
        "haslayout" : "1",
        "topparent" : "3740075",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3740075,
        "content_description" : "This book describes the architecture for the Embedded Trace Router (ETR).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router", "CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147574000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0081/a/?lang=en",
        "modified" : 1645025351000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147574575771526,
        "uri" : "https://developer.arm.com/documentation/ihi0081/a/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Embedded Trace Router",
      "Uri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0081/a/en",
      "Excerpt" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view. Arm Embedded Trace Router Arm Embedded Trace Router"
    },
    "childResults" : [ {
      "title" : "Arm Embedded Trace Router",
      "uri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0081/a/en",
      "excerpt" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view. Arm Embedded Trace Router Arm Embedded Trace Router",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Embedded Trace Router ",
        "document_number" : "ihi0081",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3740075",
        "sysurihash" : "95MAN40W4GwcHYOK",
        "urihash" : "95MAN40W4GwcHYOK",
        "sysuri" : "https://developer.arm.com/documentation/ihi0081/a/en",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594200557000,
        "topparentid" : 3740075,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603270329000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2673", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2673" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649147574000,
        "permanentid" : "486a3d3c395084f911cbce6dd97a15a4100efcdd22f5f181c25d44ca8a0d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ff6b9f86e16515cdbfde1",
        "transactionid" : 864235,
        "title" : "Arm Embedded Trace Router ",
        "products" : [ "Arm Embedded Trace Router" ],
        "date" : 1649147574000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0081:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147574575771526,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 151,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147239196,
        "syssize" : 151,
        "sysdate" : 1649147574000,
        "haslayout" : "1",
        "topparent" : "3740075",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3740075,
        "content_description" : "This book describes the architecture for the Embedded Trace Router (ETR).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router", "CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147574000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0081/a/?lang=en",
        "modified" : 1645025351000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147574575771526,
        "uri" : "https://developer.arm.com/documentation/ihi0081/a/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Embedded Trace Router",
      "Uri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0081/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0081/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0081/a/en",
      "Excerpt" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Embedded Trace Router This document is only available in a PDF version. Click Download to view. Arm Embedded Trace Router Arm Embedded Trace Router"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Embedded Trace Router ",
      "document_number" : "ihi0081",
      "document_version" : "a",
      "content_type" : "archDoc",
      "systopparent" : "3740075",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "hIpz7JgD9vwebhiL",
      "urihash" : "hIpz7JgD9vwebhiL",
      "sysuri" : "https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
      "keywords" : "On-chip Debug & Trace",
      "systransactionid" : 864235,
      "copyright" : "Copyright ©€2018 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594200557000,
      "topparentid" : 3740075,
      "numberofpages" : 132,
      "sysconcepts" : "Disabled states ; memory-mapped interface ; usage constraints ; configuration notes ; implementations ; pseudocode ; functionality ; ETR ; minimum alignment ; architectures ; message signaled ; bitstrings ; arm ; buffer ; stop sequence ; TraceCaptEn",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2673", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b2673" ],
      "attachmentparentid" : 3740075,
      "parentitem" : "5f8ff6b9f86e16515cdbfde1",
      "concepts" : "Disabled states ; memory-mapped interface ; usage constraints ; configuration notes ; implementations ; pseudocode ; functionality ; ETR ; minimum alignment ; architectures ; message signaled ; bitstrings ; arm ; buffer ; stop sequence ; TraceCaptEn",
      "documenttype" : "pdf",
      "isattachment" : "3740075",
      "sysindexeddate" : 1649147577000,
      "permanentid" : "5ce5fae29e30afc5e0834599bdd7d89bd9abe4204fa99eb31b07d20df20a",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8ff6b9f86e16515cdbfde3",
      "transactionid" : 864235,
      "title" : "Arm Embedded Trace Router ",
      "date" : 1649147576000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0081:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147576967694885,
      "sysisattachment" : "3740075",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3740075,
      "size" : 1055439,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8ff6b9f86e16515cdbfde3",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147240760,
      "syssize" : 1055439,
      "sysdate" : 1649147576000,
      "topparent" : "3740075",
      "author" : "ARM Limited",
      "label_version" : "a",
      "systopparentid" : 3740075,
      "content_description" : "This book describes the architecture for the Embedded Trace Router (ETR).",
      "wordcount" : 2189,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router", "CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Embedded Trace Router", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147577000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8ff6b9f86e16515cdbfde3",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147576967694885,
      "uri" : "https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Embedded Trace Router",
    "Uri" : "https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8ff6b9f86e16515cdbfde3",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0081/a/en/pdf/embedded_trace_router_architecture_specification_IHI0081A.pdf",
    "Excerpt" : "Please follow Arm’s trademark usage guidelines at http://www.arm.com/company/policies/ ... This document is Non-Confidential. ... Copyright © 2018 Arm Limited or its affiliates. ... Contents",
    "FirstSentences" : "Arm Embedded Trace Router Architecture Specification Copyright © 2018 Arm Limited or its affiliates. All rights reserved. ARM IHI 0081A (ID071318) ii Arm Embedded Trace Router Architecture ..."
  }, {
    "title" : "High Speed Serial Trace Port Architecture Specification",
    "uri" : "https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fb7ddbeca04df4095c1d643",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
    "excerpt" : "Copyright © [2005]-[2012] ARM limited ... PR106-PRDC-006159 ... Non-confidential, restricted access ... Page 2 of 42 Contents ... ABOUT THIS DOCUMENT ... 2 ... 3 ... 4.1 ... 4.6 ... 4.7 ... 5",
    "firstSentences" : "Document number: Date of Issue: Abstract High Speed Serial Trace Port Architecture Specification PR106-PRDC-006159 v6.0 27th June 2012 © Copyright ARM Limited 2004-2012. All rights reser ved. This ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "High Speed Serial Trace Port Architecture Specification",
      "uri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc006159/a/en",
      "excerpt" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view. High Speed Serial Trace Port Architecture Specification High Speed ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "High Speed Serial Trace Port Architecture Specification ",
        "document_number" : "prdc006159",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3740071",
        "sysurihash" : "x6aKqO3mb7Zz1ñV8",
        "urihash" : "x6aKqO3mb7Zz1ñV8",
        "sysuri" : "https://developer.arm.com/documentation/prdc006159/a/en",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594199358000,
        "topparentid" : 3740071,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605885373000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b266e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146602000,
        "permanentid" : "3930f29de8d4e8f3354bf984b3d827dd71f3c215dbcc111f8002add38d50",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7ddbdca04df4095c1d641",
        "transactionid" : 864217,
        "title" : "High Speed Serial Trace Port Architecture Specification ",
        "products" : [ "High Speed Serial Trace Port (HSSTP)" ],
        "date" : 1649146602000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc006159:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146602175838932,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146232498,
        "syssize" : 222,
        "sysdate" : 1649146602000,
        "haslayout" : "1",
        "topparent" : "3740071",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3740071,
        "content_description" : "This document specifies a Serial Transmit Port (STP) as a replacement for existing parallel data output port suitable for transmitting high bandwidth data off-chip such as from ARM's Embedded Trace Macrocells. ",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146602000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc006159/a/?lang=en",
        "modified" : 1643367722000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146602175838932,
        "uri" : "https://developer.arm.com/documentation/prdc006159/a/en",
        "syscollection" : "default"
      },
      "Title" : "High Speed Serial Trace Port Architecture Specification",
      "Uri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc006159/a/en",
      "Excerpt" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view. High Speed Serial Trace Port Architecture Specification High Speed ..."
    },
    "childResults" : [ {
      "title" : "High Speed Serial Trace Port Architecture Specification",
      "uri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc006159/a/en",
      "excerpt" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view. High Speed Serial Trace Port Architecture Specification High Speed ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "High Speed Serial Trace Port Architecture Specification ",
        "document_number" : "prdc006159",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "3740071",
        "sysurihash" : "x6aKqO3mb7Zz1ñV8",
        "urihash" : "x6aKqO3mb7Zz1ñV8",
        "sysuri" : "https://developer.arm.com/documentation/prdc006159/a/en",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594199358000,
        "topparentid" : 3740071,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605885373000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b266e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146602000,
        "permanentid" : "3930f29de8d4e8f3354bf984b3d827dd71f3c215dbcc111f8002add38d50",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7ddbdca04df4095c1d641",
        "transactionid" : 864217,
        "title" : "High Speed Serial Trace Port Architecture Specification ",
        "products" : [ "High Speed Serial Trace Port (HSSTP)" ],
        "date" : 1649146602000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc006159:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146602175838932,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146232498,
        "syssize" : 222,
        "sysdate" : 1649146602000,
        "haslayout" : "1",
        "topparent" : "3740071",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3740071,
        "content_description" : "This document specifies a Serial Transmit Port (STP) as a replacement for existing parallel data output port suitable for transmitting high bandwidth data off-chip such as from ARM's Embedded Trace Macrocells. ",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146602000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc006159/a/?lang=en",
        "modified" : 1643367722000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146602175838932,
        "uri" : "https://developer.arm.com/documentation/prdc006159/a/en",
        "syscollection" : "default"
      },
      "Title" : "High Speed Serial Trace Port Architecture Specification",
      "Uri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc006159/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc006159/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc006159/a/en",
      "Excerpt" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "High Speed Serial Trace Port Architecture Specification This document is only available in a PDF version. Click Download to view. High Speed Serial Trace Port Architecture Specification High Speed ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "High Speed Serial Trace Port Architecture Specification ",
      "document_number" : "prdc006159",
      "document_version" : "a",
      "content_type" : "archDoc",
      "systopparent" : "3740071",
      "sysauthor" : "Sheldon Woodhouse/ARM",
      "sysurihash" : "rKfsYhVQO426S1fz",
      "urihash" : "rKfsYhVQO426S1fz",
      "sysuri" : "https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
      "keywords" : "High Speed Serial Trace Port Architecture Specification",
      "systransactionid" : 864217,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594199358000,
      "topparentid" : 3740071,
      "numberofpages" : 42,
      "sysconcepts" : "implementations ; transmitter ; Aurora protocol ; interfacing ; configurations ; link layer ; controls ; PHY ; initialization ; architecture ; port ; ARM ; bandwidth ; silicon area ; pin count ; Embedded Trace",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f90e24a5e02d07b266e" ],
      "attachmentparentid" : 3740071,
      "parentitem" : "5fb7ddbdca04df4095c1d641",
      "concepts" : "implementations ; transmitter ; Aurora protocol ; interfacing ; configurations ; link layer ; controls ; PHY ; initialization ; architecture ; port ; ARM ; bandwidth ; silicon area ; pin count ; Embedded Trace",
      "documenttype" : "pdf",
      "isattachment" : "3740071",
      "sysindexeddate" : 1649146606000,
      "permanentid" : "ab0c7428ab96649d2888dfef0a654323bcd153e474b2cd7777019e148995",
      "syslanguage" : [ "English" ],
      "itemid" : "5fb7ddbeca04df4095c1d643",
      "transactionid" : 864217,
      "title" : "High Speed Serial Trace Port Architecture Specification ",
      "subject" : "HSSTP Architecture Specification v6.0",
      "date" : 1649146606000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "prdc006159:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146606018069763,
      "sysisattachment" : "3740071",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3740071,
      "size" : 449309,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fb7ddbeca04df4095c1d643",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146233686,
      "syssubject" : "HSSTP Architecture Specification v6.0",
      "syssize" : 449309,
      "sysdate" : 1649146606000,
      "topparent" : "3740071",
      "author" : "Sheldon Woodhouse/ARM",
      "label_version" : "a",
      "systopparentid" : 3740071,
      "content_description" : "This document specifies a Serial Transmit Port (STP) as a replacement for existing parallel data output port suitable for transmitting high bandwidth data off-chip such as from ARM's Embedded Trace Macrocells. ",
      "wordcount" : 1589,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|High Speed Serial Trace Port (HSSTP)", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146606000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fb7ddbeca04df4095c1d643",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146606018069763,
      "uri" : "https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "High Speed Serial Trace Port Architecture Specification",
    "Uri" : "https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fb7ddbeca04df4095c1d643",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc006159/a/en/pdf/PDRC-006159v6.0.pdf",
    "Excerpt" : "Copyright © [2005]-[2012] ARM limited ... PR106-PRDC-006159 ... Non-confidential, restricted access ... Page 2 of 42 Contents ... ABOUT THIS DOCUMENT ... 2 ... 3 ... 4.1 ... 4.6 ... 4.7 ... 5",
    "FirstSentences" : "Document number: Date of Issue: Abstract High Speed Serial Trace Port Architecture Specification PR106-PRDC-006159 v6.0 27th June 2012 © Copyright ARM Limited 2004-2012. All rights reser ved. This ..."
  }, {
    "title" : "Platform Security Requirements 1.0",
    "uri" : "https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fae91cdca04df4095c1cb5a",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
    "excerpt" : "Security by isolation ... Binding ... Scope ... DEN 0106 ... 1.0 Alpha (issue 0) Copyright © 2019 - 2020 Arm Limited or its affiliates. All rights reserved. Non-confidential ... iv",
    "firstSentences" : "Document number: Release Quality: Issue Number: Confidentiality: Date of Issue: DEN 0106 Alpha 0 Non-Confidential 09/10/20 Platform Security Requirements 1.0 © Copyright Arm Limited 2019-2020. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Platform Security Requirements 1.0",
      "uri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0106/0100/en",
      "excerpt" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view. Platform Security Requirements 1.0 Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Platform Security Requirements 1.0 ",
        "document_number" : "den0106",
        "document_version" : "0100",
        "content_type" : "archDoc",
        "systopparent" : "5037072",
        "sysurihash" : "mNxfSfTj7IG0ltuð",
        "urihash" : "mNxfSfTj7IG0ltuð",
        "sysuri" : "https://developer.arm.com/documentation/den0106/0100/en",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1605275762000,
        "topparentid" : 5037072,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605276109000,
        "sysconcepts" : "Platform Security Requirements",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "concepts" : "Platform Security Requirements",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146512000,
        "permanentid" : "88fb13667e26ae8a4c6c85ae5b88463d481dd65d979c730b87f0eb4f6c7d",
        "syslanguage" : [ "English" ],
        "itemid" : "5fae91cdca04df4095c1cb58",
        "transactionid" : 864215,
        "title" : "Platform Security Requirements 1.0 ",
        "products" : [ "Platform security" ],
        "date" : 1649146512000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0106:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "ALP",
        "sourcetype" : "Push",
        "rowid" : 1649146512053363309,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 161,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146190656,
        "syssize" : 161,
        "sysdate" : 1649146512000,
        "haslayout" : "1",
        "topparent" : "5037072",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037072,
        "content_description" : "This document specifies the bare-minimum security requirements expected of System-on-Chips (SoC) across multiple markets. It is primarily intended for chipset designers who require compliance with various security requirements. Architects, designers, and verification engineers can use this specification to support the process of certification with independent laboratories.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146512000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0106/0100/?lang=en",
        "modified" : 1644932870000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146512053363309,
        "uri" : "https://developer.arm.com/documentation/den0106/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Platform Security Requirements 1.0",
      "Uri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0106/0100/en",
      "Excerpt" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view. Platform Security Requirements 1.0 Platform security"
    },
    "childResults" : [ {
      "title" : "Platform Security Requirements 1.0",
      "uri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0106/0100/en",
      "excerpt" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view. Platform Security Requirements 1.0 Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Platform Security Requirements 1.0 ",
        "document_number" : "den0106",
        "document_version" : "0100",
        "content_type" : "archDoc",
        "systopparent" : "5037072",
        "sysurihash" : "mNxfSfTj7IG0ltuð",
        "urihash" : "mNxfSfTj7IG0ltuð",
        "sysuri" : "https://developer.arm.com/documentation/den0106/0100/en",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1605275762000,
        "topparentid" : 5037072,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605276109000,
        "sysconcepts" : "Platform Security Requirements",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "concepts" : "Platform Security Requirements",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146512000,
        "permanentid" : "88fb13667e26ae8a4c6c85ae5b88463d481dd65d979c730b87f0eb4f6c7d",
        "syslanguage" : [ "English" ],
        "itemid" : "5fae91cdca04df4095c1cb58",
        "transactionid" : 864215,
        "title" : "Platform Security Requirements 1.0 ",
        "products" : [ "Platform security" ],
        "date" : 1649146512000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0106:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "ALP",
        "sourcetype" : "Push",
        "rowid" : 1649146512053363309,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 161,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146190656,
        "syssize" : 161,
        "sysdate" : 1649146512000,
        "haslayout" : "1",
        "topparent" : "5037072",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037072,
        "content_description" : "This document specifies the bare-minimum security requirements expected of System-on-Chips (SoC) across multiple markets. It is primarily intended for chipset designers who require compliance with various security requirements. Architects, designers, and verification engineers can use this specification to support the process of certification with independent laboratories.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146512000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0106/0100/?lang=en",
        "modified" : 1644932870000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146512053363309,
        "uri" : "https://developer.arm.com/documentation/den0106/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Platform Security Requirements 1.0",
      "Uri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0106/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0106/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0106/0100/en",
      "Excerpt" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Platform Security Requirements 1.0 This document is only available in a PDF version. Click Download to view. Platform Security Requirements 1.0 Platform security"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Platform Security Requirements 1.0 ",
      "document_number" : "den0106",
      "document_version" : "0100",
      "content_type" : "archDoc",
      "systopparent" : "5037072",
      "sysurihash" : "IETrQk12iB2s3iKz",
      "urihash" : "IETrQk12iB2s3iKz",
      "sysuri" : "https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
      "systransactionid" : 864216,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1605275762000,
      "topparentid" : 5037072,
      "numberofpages" : 37,
      "sysconcepts" : "configuration ; attackers ; protections ; threat model ; hardware ; documentation ; confidentiality ; mechanisms ; entropy source ; post processing ; SoCs ; memory ; security requirements ; licences ; arm ; trusted services",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
      "attachmentparentid" : 5037072,
      "parentitem" : "5fae91cdca04df4095c1cb58",
      "concepts" : "configuration ; attackers ; protections ; threat model ; hardware ; documentation ; confidentiality ; mechanisms ; entropy source ; post processing ; SoCs ; memory ; security requirements ; licences ; arm ; trusted services",
      "documenttype" : "pdf",
      "isattachment" : "5037072",
      "sysindexeddate" : 1649146538000,
      "permanentid" : "3e9b98f2a778866486518ce26484064da8c88a5e8a505ef98c81e6607f78",
      "syslanguage" : [ "English" ],
      "itemid" : "5fae91cdca04df4095c1cb5a",
      "transactionid" : 864216,
      "title" : "Platform Security Requirements 1.0 ",
      "date" : 1649146538000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0106:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "socDesigners" ],
      "product_quality" : "ALP",
      "sourcetype" : "Push",
      "rowid" : 1649146538826140393,
      "sysisattachment" : "5037072",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5037072,
      "size" : 719704,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fae91cdca04df4095c1cb5a",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146191787,
      "syssize" : 719704,
      "sysdate" : 1649146538000,
      "topparent" : "5037072",
      "label_version" : "1.0",
      "systopparentid" : 5037072,
      "content_description" : "This document specifies the bare-minimum security requirements expected of System-on-Chips (SoC) across multiple markets. It is primarily intended for chipset designers who require compliance with various security requirements. Architects, designers, and verification engineers can use this specification to support the process of certification with independent laboratories.",
      "wordcount" : 1962,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146538000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fae91cdca04df4095c1cb5a",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146538826140393,
      "uri" : "https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Platform Security Requirements 1.0",
    "Uri" : "https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fae91cdca04df4095c1cb5a",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0106/0100/en/pdf/DEN0106_Platform_Security_Requirements-alp0.pdf",
    "Excerpt" : "Security by isolation ... Binding ... Scope ... DEN 0106 ... 1.0 Alpha (issue 0) Copyright © 2019 - 2020 Arm Limited or its affiliates. All rights reserved. Non-confidential ... iv",
    "FirstSentences" : "Document number: Release Quality: Issue Number: Confidentiality: Date of Issue: DEN 0106 Alpha 0 Non-Confidential 09/10/20 Platform Security Requirements 1.0 © Copyright Arm Limited 2019-2020. All ..."
  }, {
    "title" : "Arm Armv8-A Architecture Registers",
    "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "excerpt" : "(LES-PRE-20349 version 21.0) ... The content relating to different versions is given different quality ratings. ... All rights reserved. Non-Confidential DDI 0595 ... ID121321 ... DDI 0595",
    "firstSentences" : "Arm Architecture Registers Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0595 (ID121321) ii Arm Architecture Registers",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Armv8-A Architecture Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Armv8-A Architecture Registers ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "pSbkMOvinye3ñRwJ",
        "urihash" : "pSbkMOvinye3ñRwJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146211000,
        "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bb6b691546d37bd203a",
        "transactionid" : 864209,
        "title" : "Arm Armv8-A Architecture Registers ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146211000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146211103555652,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 244,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921969,
        "syssize" : 244,
        "sysdate" : 1649146211000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146211000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146211103555652,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Armv8-A Architecture Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
    },
    "childResults" : [ {
      "title" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "excerpt" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR ... Configuration This instruction is present only when EL2 is capable of using AArch32.",
      "firstSentences" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR characteristics are: Purpose Performs stage 1 and 2 address translations as defined for PL0 and the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Armv8-A Architecture Registers",
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Armv8-A Architecture Registers ",
          "document_number" : "ddi0595",
          "document_version" : "2021-12",
          "content_type" : "archDoc",
          "systopparent" : "5047767",
          "sysurihash" : "pSbkMOvinye3ñRwJ",
          "urihash" : "pSbkMOvinye3ñRwJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638374880000,
          "topparentid" : 5047767,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639992246000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649146211000,
          "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
          "syslanguage" : [ "English" ],
          "itemid" : "61c04bb6b691546d37bd203a",
          "transactionid" : 864209,
          "title" : "Arm Armv8-A Architecture Registers ",
          "products" : [ "Armv8-A" ],
          "date" : 1649146211000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0595:2021-12:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146211103555652,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 244,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145921969,
          "syssize" : 244,
          "sysdate" : 1649146211000,
          "haslayout" : "1",
          "topparent" : "5047767",
          "label_version" : "2021-12",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5047767,
          "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146211000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0595/2021-12/?lang=en",
          "modified" : 1645015044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146211103555652,
          "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Armv8-A Architecture Registers",
        "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "tYGfGIUQQbIQIOsG",
        "urihash" : "tYGfGIUQQbIQIOsG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "sysconcepts" : "System instruction ; EL2 ; ATS12NSOUR ; translations ; accesses ; AArch32SystemAccessTrap ; Non-secure ; elsif ; ELUsingAArch32 ; EL2Enabled ; encoding space ; TakeHypTrapException ; Configuration ; permissions ; Unprivileged",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5047767,
        "parentitem" : "61c04bb6b691546d37bd203a",
        "concepts" : "System instruction ; EL2 ; ATS12NSOUR ; translations ; accesses ; AArch32SystemAccessTrap ; Non-secure ; elsif ; ELUsingAArch32 ; EL2Enabled ; encoding space ; TakeHypTrapException ; Configuration ; permissions ; Unprivileged",
        "documenttype" : "html",
        "isattachment" : "5047767",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146213000,
        "permanentid" : "91e6c3c126b1abaadae030a85d56463b867634e336ddfe1aa398e686b876",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bc4b691546d37bd22c4",
        "transactionid" : 864209,
        "title" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146213000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146213564594986,
        "sysisattachment" : "5047767",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5047767,
        "size" : 1931,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921969,
        "syssize" : 1931,
        "sysdate" : 1649146213000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146213000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146213564594986,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
        "syscollection" : "default"
      },
      "Title" : "ATS12NSOUR: Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Instructions/ATS12NSOUR--Address-Translate-Stages-1-and-2-Non-secure-Only-Unprivileged-Read",
      "Excerpt" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR ... Configuration This instruction is present only when EL2 is capable of using AArch32.",
      "FirstSentences" : "ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read The ATS12NSOUR characteristics are: Purpose Performs stage 1 and 2 address translations as defined for PL0 and the ..."
    }, {
      "title" : "Arm Armv8-A Architecture Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Armv8-A Architecture Registers ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "pSbkMOvinye3ñRwJ",
        "urihash" : "pSbkMOvinye3ñRwJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146211000,
        "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bb6b691546d37bd203a",
        "transactionid" : 864209,
        "title" : "Arm Armv8-A Architecture Registers ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146211000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146211103555652,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 244,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921969,
        "syssize" : 244,
        "sysdate" : 1649146211000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146211000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146211103555652,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Armv8-A Architecture Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
      "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
    }, {
      "title" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "excerpt" : "When DBGBCR<n>.BT == 0b11xx and EL2 is implemented: 31 30 29 28 27 26 25 24 23 22 21 ... The reset behavior of this field is: On a Cold reset, this field resets to an ... UNDEFINED;\\n else\\n",
      "firstSentences" : "DBGBXVR<n>, Debug Breakpoint Extended Value Registers, n = 0 - 15 The DBGBXVR<n> characteristics are: Purpose Holds a value for use in breakpoint matching, to support VMID matching. Used in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Armv8-A Architecture Registers",
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Armv8-A Architecture Registers ",
          "document_number" : "ddi0595",
          "document_version" : "2021-12",
          "content_type" : "archDoc",
          "systopparent" : "5047767",
          "sysurihash" : "pSbkMOvinye3ñRwJ",
          "urihash" : "pSbkMOvinye3ñRwJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1638374880000,
          "topparentid" : 5047767,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639992246000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649146211000,
          "permanentid" : "b47b2bd83c2041ae84d8a997460bf34d72065c76ea4977405704ac64a829",
          "syslanguage" : [ "English" ],
          "itemid" : "61c04bb6b691546d37bd203a",
          "transactionid" : 864209,
          "title" : "Arm Armv8-A Architecture Registers ",
          "products" : [ "Armv8-A" ],
          "date" : 1649146211000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0595:2021-12:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146211103555652,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 244,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145921969,
          "syssize" : 244,
          "sysdate" : 1649146211000,
          "haslayout" : "1",
          "topparent" : "5047767",
          "label_version" : "2021-12",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5047767,
          "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146211000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0595/2021-12/?lang=en",
          "modified" : 1645015044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146211103555652,
          "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Armv8-A Architecture Registers",
        "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en",
        "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers ",
        "document_number" : "ddi0595",
        "document_version" : "2021-12",
        "content_type" : "archDoc",
        "systopparent" : "5047767",
        "sysurihash" : "shbySu35hHCXn2dr",
        "urihash" : "shbySu35hHCXn2dr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1638374880000,
        "topparentid" : 5047767,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639992246000,
        "sysconcepts" : "Context matching ; EL2 ; register ; breakpoint ; architecturally UNKNOWN ; Cold reset ; using AArch32 ; VMID ; ContextID2 ; conjunction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5047767,
        "parentitem" : "61c04bb6b691546d37bd203a",
        "concepts" : "Context matching ; EL2 ; register ; breakpoint ; architecturally UNKNOWN ; Cold reset ; using AArch32 ; VMID ; ContextID2 ; conjunction",
        "documenttype" : "html",
        "isattachment" : "5047767",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146211000,
        "permanentid" : "ef8fa32346d1ff83872db52d528674f9b54fdd3e9eb8afd2fc237def767e",
        "syslanguage" : [ "English" ],
        "itemid" : "61c04bb9b691546d37bd2077",
        "transactionid" : 864209,
        "title" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers ",
        "products" : [ "Armv8-A" ],
        "date" : 1649146211000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0595:2021-12:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146211070628787,
        "sysisattachment" : "5047767",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5047767,
        "size" : 6346,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145921719,
        "syssize" : 6346,
        "sysdate" : 1649146211000,
        "haslayout" : "1",
        "topparent" : "5047767",
        "label_version" : "2021-12",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5047767,
        "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146211000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
        "modified" : 1645015044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146211070628787,
        "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
        "syscollection" : "default"
      },
      "Title" : "DBGBXVR<n>: Debug Breakpoint Extended Value Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/AArch32-Registers/DBGBXVR-n---Debug-Breakpoint-Extended-Value-Registers",
      "Excerpt" : "When DBGBCR<n>.BT == 0b11xx and EL2 is implemented: 31 30 29 28 27 26 25 24 23 22 21 ... The reset behavior of this field is: On a Cold reset, this field resets to an ... UNDEFINED;\\n else\\n",
      "FirstSentences" : "DBGBXVR<n>, Debug Breakpoint Extended Value Registers, n = 0 - 15 The DBGBXVR<n> characteristics are: Purpose Holds a value for use in breakpoint matching, to support VMID matching. Used in ..."
    } ],
    "totalNumberOfChildResults" : 875,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Armv8-A Architecture Registers ",
      "document_number" : "ddi0595",
      "document_version" : "2021-12",
      "content_type" : "archDoc",
      "systopparent" : "5047767",
      "sysurihash" : "pQIyekVvJIgtlsrð",
      "urihash" : "pQIyekVvJIgtlsrð",
      "sysuri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
      "systransactionid" : 864210,
      "is_confidential" : 0,
      "validityscore" : 0.25,
      "published" : 1638374880000,
      "topparentid" : 5047767,
      "sysconcepts" : "architecturally UNKNOWNvalue ; Warm reset ; Security states ; instructions ; EL2 ; registers ; encoding space ; EL1 ; translations ; EL0 ; IMPLEMENTATION DEFINEDwhether ; EC syndrome ; EL3 ; exceptions ; functionality ; accesses",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5047767,
      "parentitem" : "61c04bb6b691546d37bd203a",
      "concepts" : "architecturally UNKNOWNvalue ; Warm reset ; Security states ; instructions ; EL2 ; registers ; encoding space ; EL1 ; translations ; EL0 ; IMPLEMENTATION DEFINEDwhether ; EC syndrome ; EL3 ; exceptions ; functionality ; accesses",
      "documenttype" : "pdf",
      "isattachment" : "5047767",
      "sysindexeddate" : 1649146238000,
      "permanentid" : "8ebce85e76467f6b887e2dcdb72c8b762dba90ae2a9ff3c7c9c3cdc1c0da",
      "syslanguage" : [ "English" ],
      "itemid" : "61c04bceb691546d37bd2517",
      "transactionid" : 864210,
      "title" : "Arm Armv8-A Architecture Registers ",
      "date" : 1649146236000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0595:2021-12:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146236905100855,
      "sysisattachment" : "5047767",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5047767,
      "size" : 9242921,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145937559,
      "syssize" : 9242921,
      "sysdate" : 1649146236000,
      "topparent" : "5047767",
      "label_version" : "2021-12",
      "systopparentid" : 5047767,
      "content_description" : "This document provides descriptions in HTML format for the Armv8-A system registers and memory-mapped registers.",
      "wordcount" : 9122,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146238000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146236905100855,
      "uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Armv8-A Architecture Registers",
    "Uri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61c04bceb691546d37bd2517",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0595/2021-12/en/pdf/SysReg_xml_v88A-2021-12.pdf",
    "Excerpt" : "(LES-PRE-20349 version 21.0) ... The content relating to different versions is given different quality ratings. ... All rights reserved. Non-Confidential DDI 0595 ... ID121321 ... DDI 0595",
    "FirstSentences" : "Arm Architecture Registers Armv8, for Armv8-A architecture profile Copyright © 2010-2021 Arm Limited (or its affiliates). All rights reserved. DDI 0595 (ID121321) ii Arm Architecture Registers"
  }, {
    "title" : "Trusted Base System Architecture for Armv8-A",
    "uri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fc60c04c741ae43d8c27c26",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "excerpt" : "3.1.1 ... Side-channel attack defenses ... Cryptography Support System memory management ... DEN 0021F ... 1.0 Beta (issue 0) Copyright © 2017 - 2020 Arm Limited or its affiliates. ... 11",
    "firstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: DEN 0021F Beta 0 Non-Confidential 08/06/20 TRUSTED BASE SYSTEM ARCHITECTURE FOR Armv8-A © Copyright Arm Limited ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Trusted Base System Architecture for Armv8-A",
      "uri" : "https://developer.arm.com/documentation/den0021/f/en",
      "printableUri" : "https://developer.arm.com/documentation/den0021/f/en",
      "clickUri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en",
      "excerpt" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Base System Architecture for Armv8-A Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Trusted Base System Architecture for Armv8-A ",
        "document_number" : "den0021",
        "document_version" : "f",
        "content_type" : "archDoc",
        "systopparent" : "5037227",
        "sysurihash" : "25ndgt0l2NrXhhPo",
        "urihash" : "25ndgt0l2NrXhhPo",
        "sysuri" : "https://developer.arm.com/documentation/den0021/f/en",
        "systransactionid" : 863778,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595583140000,
        "topparentid" : 5037227,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606814723000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085581000,
        "permanentid" : "a8a4534e9d36c69e9188a36c71630457262caf1beed807813cd651ad114b",
        "syslanguage" : [ "English" ],
        "itemid" : "5fc60c03c741ae43d8c27c22",
        "transactionid" : 863778,
        "title" : "Trusted Base System Architecture for Armv8-A ",
        "products" : [ "Armv8-A" ],
        "date" : 1649085580000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0021:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1649085580146185345,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 171,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085577697,
        "syssize" : 171,
        "sysdate" : 1649085580000,
        "haslayout" : "1",
        "topparent" : "5037227",
        "label_version" : "F",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037227,
        "content_description" : "This manual is part of the Arm Platform Security Architecture (PSA) family of specifications. It sets out general requirements for hardware and firmware when designing systems based on Armv8-A processors.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085581000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0021/f/?lang=en",
        "modified" : 1645019549000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085580146185345,
        "uri" : "https://developer.arm.com/documentation/den0021/f/en",
        "syscollection" : "default"
      },
      "Title" : "Trusted Base System Architecture for Armv8-A",
      "Uri" : "https://developer.arm.com/documentation/den0021/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0021/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en",
      "Excerpt" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Base System Architecture for Armv8-A Armv8-A"
    },
    "childResults" : [ {
      "title" : "Trusted Base System Architecture for Armv8-A",
      "uri" : "https://developer.arm.com/documentation/den0021/f/en",
      "printableUri" : "https://developer.arm.com/documentation/den0021/f/en",
      "clickUri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en",
      "excerpt" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Base System Architecture for Armv8-A Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Trusted Base System Architecture for Armv8-A ",
        "document_number" : "den0021",
        "document_version" : "f",
        "content_type" : "archDoc",
        "systopparent" : "5037227",
        "sysurihash" : "25ndgt0l2NrXhhPo",
        "urihash" : "25ndgt0l2NrXhhPo",
        "sysuri" : "https://developer.arm.com/documentation/den0021/f/en",
        "systransactionid" : 863778,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595583140000,
        "topparentid" : 5037227,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606814723000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085581000,
        "permanentid" : "a8a4534e9d36c69e9188a36c71630457262caf1beed807813cd651ad114b",
        "syslanguage" : [ "English" ],
        "itemid" : "5fc60c03c741ae43d8c27c22",
        "transactionid" : 863778,
        "title" : "Trusted Base System Architecture for Armv8-A ",
        "products" : [ "Armv8-A" ],
        "date" : 1649085580000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0021:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1649085580146185345,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 171,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085577697,
        "syssize" : 171,
        "sysdate" : 1649085580000,
        "haslayout" : "1",
        "topparent" : "5037227",
        "label_version" : "F",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037227,
        "content_description" : "This manual is part of the Arm Platform Security Architecture (PSA) family of specifications. It sets out general requirements for hardware and firmware when designing systems based on Armv8-A processors.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085581000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0021/f/?lang=en",
        "modified" : 1645019549000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085580146185345,
        "uri" : "https://developer.arm.com/documentation/den0021/f/en",
        "syscollection" : "default"
      },
      "Title" : "Trusted Base System Architecture for Armv8-A",
      "Uri" : "https://developer.arm.com/documentation/den0021/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0021/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0021/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en",
      "Excerpt" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Trusted Base System Architecture for Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Base System Architecture for Armv8-A Armv8-A"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Trusted Base System Architecture for Armv8-A ",
      "document_number" : "den0021",
      "document_version" : "f",
      "content_type" : "archDoc",
      "systopparent" : "5037227",
      "sysauthor" : "Andrew Jones",
      "sysurihash" : "buINBBKrñ8CRv9ñN",
      "urihash" : "buINBBKrñ8CRv9ñN",
      "sysuri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
      "systransactionid" : 863778,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595583140000,
      "topparentid" : 5037227,
      "numberofpages" : 71,
      "sysconcepts" : "processor cores ; authentication ; Non-trusted ; security ; configuration ; functionality ; programming ; TBSA ; mechanisms ; platforms ; implementations ; controlling ; interfaces ; fuses ; Trusted services ; applications",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5037227,
      "parentitem" : "5fc60c03c741ae43d8c27c22",
      "concepts" : "processor cores ; authentication ; Non-trusted ; security ; configuration ; functionality ; programming ; TBSA ; mechanisms ; platforms ; implementations ; controlling ; interfaces ; fuses ; Trusted services ; applications",
      "documenttype" : "pdf",
      "isattachment" : "5037227",
      "sysindexeddate" : 1649085582000,
      "permanentid" : "a4c3e39fa12668e4715ac7a3db05666a5a7920a43c6e1b702f02b183f5d2",
      "syslanguage" : [ "English" ],
      "itemid" : "5fc60c04c741ae43d8c27c26",
      "transactionid" : 863778,
      "title" : "Trusted Base System Architecture for Armv8-A ",
      "date" : 1649085582000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0021:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1649085582421958744,
      "sysisattachment" : "5037227",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5037227,
      "size" : 1049443,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fc60c04c741ae43d8c27c26",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085578836,
      "syssize" : 1049443,
      "sysdate" : 1649085582000,
      "topparent" : "5037227",
      "author" : "Andrew Jones",
      "label_version" : "F",
      "systopparentid" : 5037227,
      "content_description" : "This manual is part of the Arm Platform Security Architecture (PSA) family of specifications. It sets out general requirements for hardware and firmware when designing systems based on Armv8-A processors.",
      "wordcount" : 2790,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085582000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fc60c04c741ae43d8c27c26",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085582421958744,
      "uri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Trusted Base System Architecture for Armv8-A",
    "Uri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fc60c04c741ae43d8c27c26",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0021/f/en/pdf/DEN0021F_Trusted_Base_System_Architecture_A_Beta0.pdf",
    "Excerpt" : "3.1.1 ... Side-channel attack defenses ... Cryptography Support System memory management ... DEN 0021F ... 1.0 Beta (issue 0) Copyright © 2017 - 2020 Arm Limited or its affiliates. ... 11",
    "FirstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: DEN 0021F Beta 0 Non-Confidential 08/06/20 TRUSTED BASE SYSTEM ARCHITECTURE FOR Armv8-A © Copyright Arm Limited ..."
  }, {
    "title" : "Armv6-M Architecture Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "excerpt" : "Issue ... PURPOSE WITH RESPECT TO THE DOCUMENT. ... This document consists solely of commercial items. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ...",
    "firstSentences" : "ARMv6-M Architecture Reference Manual Copyright © 2007-2008, 2010, 2017, 2018 ARM Limited or its affiliates. All rights reserved. ARM DDI 0419E (ID070218) ii ARMv6-M Architecture Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Armv6-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Armv6-M Architecture Reference Manual ",
        "document_number" : "ddi0419",
        "document_version" : "e",
        "content_type" : "archDoc",
        "systopparent" : "3838879",
        "sysurihash" : "rY4LñODwXJpesQr5",
        "urihash" : "rY4LñODwXJpesQr5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "systransactionid" : 863776,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1596466754000,
        "topparentid" : 3838879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603268702000,
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085494000,
        "permanentid" : "ac265e71f297babf73b6a3e3d44165dc1d0c11a0b3434b904ed330e2e0bb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ff05ef86e16515cdbf824",
        "transactionid" : 863776,
        "title" : "Armv6-M Architecture Reference Manual ",
        "products" : [ "Armv6-M" ],
        "date" : 1649085494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0419:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085494613869252,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085369166,
        "syssize" : 157,
        "sysdate" : 1649085494000,
        "haslayout" : "1",
        "topparent" : "3838879",
        "label_version" : "E",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838879,
        "content_description" : "This manual documents a substantially reduced version of the ARMv7 Microcontroller profile. This architecture variant aligns strongly with the ARMv6 Thumb instruction set and is known as ARMv6-M.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0419/e/?lang=en",
        "modified" : 1639129037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085494613869252,
        "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "syscollection" : "default"
      },
      "Title" : "Armv6-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "Excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M"
    },
    "childResults" : [ {
      "title" : "Armv6-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Armv6-M Architecture Reference Manual ",
        "document_number" : "ddi0419",
        "document_version" : "e",
        "content_type" : "archDoc",
        "systopparent" : "3838879",
        "sysurihash" : "rY4LñODwXJpesQr5",
        "urihash" : "rY4LñODwXJpesQr5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "systransactionid" : 863776,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1596466754000,
        "topparentid" : 3838879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603268702000,
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085494000,
        "permanentid" : "ac265e71f297babf73b6a3e3d44165dc1d0c11a0b3434b904ed330e2e0bb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ff05ef86e16515cdbf824",
        "transactionid" : 863776,
        "title" : "Armv6-M Architecture Reference Manual ",
        "products" : [ "Armv6-M" ],
        "date" : 1649085494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0419:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085494613869252,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085369166,
        "syssize" : 157,
        "sysdate" : 1649085494000,
        "haslayout" : "1",
        "topparent" : "3838879",
        "label_version" : "E",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838879,
        "content_description" : "This manual documents a substantially reduced version of the ARMv7 Microcontroller profile. This architecture variant aligns strongly with the ARMv6 Thumb instruction set and is known as ARMv6-M.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0419/e/?lang=en",
        "modified" : 1639129037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085494613869252,
        "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "syscollection" : "default"
      },
      "Title" : "Armv6-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "Excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Armv6-M Architecture Reference Manual ",
      "document_number" : "ddi0419",
      "document_version" : "e",
      "content_type" : "archDoc",
      "systopparent" : "3838879",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "bnkGP5sdCeNñMjJd",
      "urihash" : "bnkGP5sdCeNñMjJd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
      "keywords" : "Cortex-M, Cortex-M0, Cortex-M1",
      "systransactionid" : 863776,
      "copyright" : "Copyright ©€2007-2008, 2010, 2017, 2018 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1596466754000,
      "topparentid" : 3838879,
      "numberofpages" : 374,
      "sysconcepts" : "instructions ; registers ; architectures ; implementations ; ARMv6 ; pseudocode ; exceptions ; condition flags ; memory ; supervisor call ; breakpoints ; execution ; encodings ; encodings T1 ; memory accesses ; priority",
      "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
      "attachmentparentid" : 3838879,
      "parentitem" : "5f8ff05ef86e16515cdbf824",
      "concepts" : "instructions ; registers ; architectures ; implementations ; ARMv6 ; pseudocode ; exceptions ; condition flags ; memory ; supervisor call ; breakpoints ; execution ; encodings ; encodings T1 ; memory accesses ; priority",
      "documenttype" : "pdf",
      "isattachment" : "3838879",
      "sysindexeddate" : 1649085497000,
      "permanentid" : "3ae30ea25e58a6ad1db55ff26f7151c1190bae5dc3e3480e5f6356537d31",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8ff05ef86e16515cdbf826",
      "transactionid" : 863776,
      "title" : "Armv6-M Architecture Reference Manual ",
      "subject" : "ARMv6-M Architecture Reference€Manual. This documentation defines the ARMv6-M Microcontroller architecture.",
      "date" : 1649085496000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0419:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085496469449113,
      "sysisattachment" : "3838879",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3838879,
      "size" : 2265970,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085370876,
      "syssubject" : "ARMv6-M Architecture Reference€Manual. This documentation defines the ARMv6-M Microcontroller architecture.",
      "syssize" : 2265970,
      "sysdate" : 1649085496000,
      "topparent" : "3838879",
      "author" : "ARM Limited",
      "label_version" : "E",
      "systopparentid" : 3838879,
      "content_description" : "This manual documents a substantially reduced version of the ARMv7 Microcontroller profile. This architecture variant aligns strongly with the ARMv6 Thumb instruction set and is known as ARMv6-M.",
      "wordcount" : 3815,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085497000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085496469449113,
      "uri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Armv6-M Architecture Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "Excerpt" : "Issue ... PURPOSE WITH RESPECT TO THE DOCUMENT. ... This document consists solely of commercial items. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ...",
    "FirstSentences" : "ARMv6-M Architecture Reference Manual Copyright © 2007-2008, 2010, 2017, 2018 ARM Limited or its affiliates. All rights reserved. ARM DDI 0419E (ID070218) ii ARMv6-M Architecture Reference Manual"
  }, {
    "title" : "ARM v8-M Supplement - CDE Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en",
    "excerpt" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
    "firstSentences" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM v8-M Supplement - CDE Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f8feb5ff86e16515cdbea2a",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "excerpt" : "document may be the trademarks of their respective owners. ... Company 02557590 registered in England. ... LES-PRE-20349 ... Conﬁdentiality Status ... Other brands and names mentioned in this",
      "firstSentences" : "Arm Architecture Reference Manual Supplement, Custom Datapath Extension for Copyright © 2015 - 2020 Arm Limited or its afﬁliates. All rights reserved. DDI0607A.b ID31032020 Armv8-M Release ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM v8-M Supplement - CDE Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en",
        "excerpt" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
        "firstSentences" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM v8-M Supplement - CDE Reference Manual ",
          "document_number" : "ddi0607",
          "document_version" : "ab",
          "content_type" : "archDoc",
          "systopparent" : "5034755",
          "sysurihash" : "uVCñYHMynsWxxhPe",
          "urihash" : "uVCñYHMynsWxxhPe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
          "systransactionid" : 863772,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.0,
          "published" : 1586134861000,
          "topparentid" : 5034755,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603267423000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649085260000,
          "permanentid" : "94b4e4806d86dbab807dcbc77e7f221645649893ac01f0ea8a42f031e623",
          "syslanguage" : [ "English" ],
          "itemid" : "5f8feb5ff86e16515cdbea28",
          "transactionid" : 863772,
          "title" : "ARM v8-M Supplement - CDE Reference Manual ",
          "products" : [ "Armv8-M", "CDE" ],
          "date" : 1649085260000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0607:ab:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085260414719841,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 170,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085171317,
          "syssize" : 170,
          "sysdate" : 1649085260000,
          "haslayout" : "1",
          "topparent" : "5034755",
          "label_version" : "A.b",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5034755,
          "content_description" : "Custom Datapath Extension for the Armv8-M architecture.",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085260000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0607/ab/?lang=en",
          "modified" : 1645019443000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085260414719841,
          "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
          "syscollection" : "default"
        },
        "Title" : "ARM v8-M Supplement - CDE Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en",
        "Excerpt" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
        "FirstSentences" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM v8-M Supplement - CDE Reference Manual ",
        "document_number" : "ddi0607",
        "document_version" : "ab",
        "content_type" : "archDoc",
        "systopparent" : "5034755",
        "sysurihash" : "G2i1pl301sGS1MOq",
        "urihash" : "G2i1pl301sGS1MOq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1586134861000,
        "topparentid" : 5034755,
        "numberofpages" : 74,
        "sysconcepts" : "instructions ; coprocessors ; Encoded asA ; code check ; implementation of the architecture ; Armv8 ; registers ; coprocessor-specific opcode ; condition codes ; functionality ; UsageFault exception ; general-purpose ; destination registers ; Custom extension ; execution ; immediate",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 5034755,
        "parentitem" : "5f8feb5ff86e16515cdbea28",
        "concepts" : "instructions ; coprocessors ; Encoded asA ; code check ; implementation of the architecture ; Armv8 ; registers ; coprocessor-specific opcode ; condition codes ; functionality ; UsageFault exception ; general-purpose ; destination registers ; Custom extension ; execution ; immediate",
        "documenttype" : "pdf",
        "isattachment" : "5034755",
        "sysindexeddate" : 1649085256000,
        "permanentid" : "8c322d0081302f3958cb8bb5f0f75fc58e970997f0c9b87c9b5a4f2ce9d2",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8feb5ff86e16515cdbea2a",
        "transactionid" : 863771,
        "title" : "ARM v8-M Supplement - CDE Reference Manual ",
        "date" : 1649085255000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0607:ab:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085255919493606,
        "sysisattachment" : "5034755",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5034755,
        "size" : 588677,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f8feb5ff86e16515cdbea2a",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085172479,
        "syssize" : 588677,
        "sysdate" : 1649085255000,
        "topparent" : "5034755",
        "label_version" : "A.b",
        "systopparentid" : 5034755,
        "content_description" : "Custom Datapath Extension for the Armv8-M architecture.",
        "wordcount" : 1228,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085256000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f8feb5ff86e16515cdbea2a",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085255919493606,
        "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM v8-M Supplement - CDE Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f8feb5ff86e16515cdbea2a",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "Excerpt" : "document may be the trademarks of their respective owners. ... Company 02557590 registered in England. ... LES-PRE-20349 ... Conﬁdentiality Status ... Other brands and names mentioned in this",
      "FirstSentences" : "Arm Architecture Reference Manual Supplement, Custom Datapath Extension for Copyright © 2015 - 2020 Arm Limited or its afﬁliates. All rights reserved. DDI0607A.b ID31032020 Armv8-M Release ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM v8-M Supplement - CDE Reference Manual ",
      "document_number" : "ddi0607",
      "document_version" : "ab",
      "content_type" : "archDoc",
      "systopparent" : "5034755",
      "sysurihash" : "uVCñYHMynsWxxhPe",
      "urihash" : "uVCñYHMynsWxxhPe",
      "sysuri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
      "systransactionid" : 863772,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.0,
      "published" : 1586134861000,
      "topparentid" : 5034755,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1603267423000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649085260000,
      "permanentid" : "94b4e4806d86dbab807dcbc77e7f221645649893ac01f0ea8a42f031e623",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8feb5ff86e16515cdbea28",
      "transactionid" : 863772,
      "title" : "ARM v8-M Supplement - CDE Reference Manual ",
      "products" : [ "Armv8-M", "CDE" ],
      "date" : 1649085260000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0607:ab:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085260414719841,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 170,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085171317,
      "syssize" : 170,
      "sysdate" : 1649085260000,
      "haslayout" : "1",
      "topparent" : "5034755",
      "label_version" : "A.b",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5034755,
      "content_description" : "Custom Datapath Extension for the Armv8-M architecture.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085260000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0607/ab/?lang=en",
      "modified" : 1645019443000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085260414719841,
      "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
      "syscollection" : "default"
    },
    "Title" : "ARM v8-M Supplement - CDE Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en",
    "Excerpt" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
    "FirstSentences" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE"
  }, {
    "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
    "uri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8eabbcf86e16515cdbe3e7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "excerpt" : "LES-PRE-20349 ... Abstract ... The document describes the set of features required for a boot process to be ... Profile 1.2 0, and outlines certificate and cryptography standardization and ...",
    "firstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: ARM DEN0006D Non-Confidential ARM DEN0006D Beta 1 Non-Confidential 20/09/2018 Trusted Board Boot Requirements",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
      "uri" : "https://developer.arm.com/documentation/den0006/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0006/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en",
      "excerpt" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
        "document_number" : "den0006",
        "document_version" : "d",
        "content_type" : "archDoc",
        "systopparent" : "5034181",
        "sysurihash" : "t8u35M1YW1EA3Vc2",
        "urihash" : "t8u35M1YW1EA3Vc2",
        "sysuri" : "https://developer.arm.com/documentation/den0006/d/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593506118000,
        "topparentid" : 5034181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603185596000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085115000,
        "permanentid" : "5a087158dbdbb09d4cffc3fdb85d0e7a9f33866ebd857524cb3ecb6dd4d4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8eabbcf86e16515cdbe3e5",
        "transactionid" : 863769,
        "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
        "products" : [ "TBBR" ],
        "date" : 1649085115000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0006:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085115146638359,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 200,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085089963,
        "syssize" : 200,
        "sysdate" : 1649085115000,
        "haslayout" : "1",
        "topparent" : "5034181",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5034181,
        "content_description" : "The Trusted Boot process has multiple stages and uses multiple firmware images. It is intended to maintain the chain of trust between the different boot stages using standard cryptography.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|TBBR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|TBBR" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085115000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0006/d/?lang=en",
        "modified" : 1639147655000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085115146638359,
        "uri" : "https://developer.arm.com/documentation/den0006/d/en",
        "syscollection" : "default"
      },
      "Title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
      "Uri" : "https://developer.arm.com/documentation/den0006/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0006/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en",
      "Excerpt" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ..."
    },
    "childResults" : [ {
      "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
      "uri" : "https://developer.arm.com/documentation/den0006/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0006/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en",
      "excerpt" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
        "document_number" : "den0006",
        "document_version" : "d",
        "content_type" : "archDoc",
        "systopparent" : "5034181",
        "sysurihash" : "t8u35M1YW1EA3Vc2",
        "urihash" : "t8u35M1YW1EA3Vc2",
        "sysuri" : "https://developer.arm.com/documentation/den0006/d/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593506118000,
        "topparentid" : 5034181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603185596000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085115000,
        "permanentid" : "5a087158dbdbb09d4cffc3fdb85d0e7a9f33866ebd857524cb3ecb6dd4d4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8eabbcf86e16515cdbe3e5",
        "transactionid" : 863769,
        "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
        "products" : [ "TBBR" ],
        "date" : 1649085115000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0006:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085115146638359,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 200,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085089963,
        "syssize" : 200,
        "sysdate" : 1649085115000,
        "haslayout" : "1",
        "topparent" : "5034181",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5034181,
        "content_description" : "The Trusted Boot process has multiple stages and uses multiple firmware images. It is intended to maintain the chain of trust between the different boot stages using standard cryptography.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|TBBR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|TBBR" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085115000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0006/d/?lang=en",
        "modified" : 1639147655000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085115146638359,
        "uri" : "https://developer.arm.com/documentation/den0006/d/en",
        "syscollection" : "default"
      },
      "Title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
      "Uri" : "https://developer.arm.com/documentation/den0006/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0006/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en",
      "Excerpt" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
      "document_number" : "den0006",
      "document_version" : "d",
      "content_type" : "archDoc",
      "systopparent" : "5034181",
      "sysauthor" : "marstr01",
      "sysurihash" : "d3xNJ3lV7izodKTW",
      "urihash" : "d3xNJ3lV7izodKTW",
      "sysuri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
      "systransactionid" : 863769,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1593506118000,
      "topparentid" : 5034181,
      "numberofpages" : 50,
      "sysconcepts" : "certification ; Non-trusted ; SoC ; operating systems ; authentication ; trusted boot ; TrustedFirmwareNvCounter ; configurations ; public keys ; Control functions ; watchdog timer ; manufacturing ; ROM ; boot ; key certificate ; third party",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a" ],
      "attachmentparentid" : 5034181,
      "parentitem" : "5f8eabbcf86e16515cdbe3e5",
      "concepts" : "certification ; Non-trusted ; SoC ; operating systems ; authentication ; trusted boot ; TrustedFirmwareNvCounter ; configurations ; public keys ; Control functions ; watchdog timer ; manufacturing ; ROM ; boot ; key certificate ; third party",
      "documenttype" : "pdf",
      "isattachment" : "5034181",
      "sysindexeddate" : 1649085117000,
      "permanentid" : "f65ad00d35c98bb835a44b88eeaad787bc0a7e7936f8308bcaf78d0c859a",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8eabbcf86e16515cdbe3e7",
      "transactionid" : 863769,
      "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
      "date" : 1649085116000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0006:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085116929785112,
      "sysisattachment" : "5034181",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5034181,
      "size" : 1641585,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8eabbcf86e16515cdbe3e7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085091387,
      "syssize" : 1641585,
      "sysdate" : 1649085116000,
      "topparent" : "5034181",
      "author" : "marstr01",
      "label_version" : "1.0",
      "systopparentid" : 5034181,
      "content_description" : "The Trusted Boot process has multiple stages and uses multiple firmware images. It is intended to maintain the chain of trust between the different boot stages using standard cryptography.",
      "wordcount" : 1599,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|TBBR" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|TBBR" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085117000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8eabbcf86e16515cdbe3e7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085116929785112,
      "uri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
      "syscollection" : "default"
    },
    "Title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
    "Uri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8eabbcf86e16515cdbe3e7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "Excerpt" : "LES-PRE-20349 ... Abstract ... The document describes the set of features required for a boot process to be ... Profile 1.2 0, and outlines certificate and cryptography standardization and ...",
    "FirstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: ARM DEN0006D Non-Confidential ARM DEN0006D Beta 1 Non-Confidential 20/09/2018 Trusted Board Boot Requirements"
  }, {
    "title" : "Arm Server Base Security Guide",
    "uri" : "https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fb7e9e5ca04df4095c1d669",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
    "excerpt" : "Audience ... Firmware and Critical Data Protection ... Firmware recovery ... Entropy source ... System Lifecycle Management ... Identity ... Additional Guidelines ... 2.9.1 Memory Attributes",
    "firstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: DEN 0086 REL 1.0 Non-Confidential September 30, 2019 Arm® Server Base Security Guide © Copyright Arm Limited 2019.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2417,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Server Base Security Guide",
      "uri" : "https://developer.arm.com/documentation/den0086/10/en",
      "printableUri" : "https://developer.arm.com/documentation/den0086/10/en",
      "clickUri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0086/10/en",
      "excerpt" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG",
      "firstSentences" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Server Base Security Guide ",
        "document_number" : "den0086",
        "document_version" : "10",
        "content_type" : "archDoc",
        "systopparent" : "5037063",
        "sysurihash" : "LPrZmr0RUqdNiaZJ",
        "urihash" : "LPrZmr0RUqdNiaZJ",
        "sysuri" : "https://developer.arm.com/documentation/den0086/10/en",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1593510521000,
        "topparentid" : 5037063,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605888484000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5fc50c8b8e527a03a85ed282" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084405000,
        "permanentid" : "b2599130e7430079c40ba6b73cbcd038f94bb897c587267b1779921102c2",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7e9e4ca04df4095c1d667",
        "transactionid" : 863754,
        "title" : "Arm Server Base Security Guide ",
        "products" : [ "SBSG" ],
        "date" : 1649084405000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0086:10:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084405208938813,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 140,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084250050,
        "syssize" : 140,
        "sysdate" : 1649084405000,
        "haslayout" : "1",
        "topparent" : "5037063",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037063,
        "content_description" : "This document specifies requirements and guidance to secure the platform (firmware/hardware) of SBSA/SBBR class server systems.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SBSG" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SBSG" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084405000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0086/10/?lang=en",
        "modified" : 1640015344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084405208938813,
        "uri" : "https://developer.arm.com/documentation/den0086/10/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Server Base Security Guide",
      "Uri" : "https://developer.arm.com/documentation/den0086/10/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0086/10/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0086/10/en",
      "Excerpt" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG",
      "FirstSentences" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG"
    },
    "childResults" : [ {
      "title" : "Arm Server Base Security Guide",
      "uri" : "https://developer.arm.com/documentation/den0086/10/en",
      "printableUri" : "https://developer.arm.com/documentation/den0086/10/en",
      "clickUri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0086/10/en",
      "excerpt" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG",
      "firstSentences" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2417,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Server Base Security Guide ",
        "document_number" : "den0086",
        "document_version" : "10",
        "content_type" : "archDoc",
        "systopparent" : "5037063",
        "sysurihash" : "LPrZmr0RUqdNiaZJ",
        "urihash" : "LPrZmr0RUqdNiaZJ",
        "sysuri" : "https://developer.arm.com/documentation/den0086/10/en",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1593510521000,
        "topparentid" : 5037063,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605888484000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5fc50c8b8e527a03a85ed282" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084405000,
        "permanentid" : "b2599130e7430079c40ba6b73cbcd038f94bb897c587267b1779921102c2",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7e9e4ca04df4095c1d667",
        "transactionid" : 863754,
        "title" : "Arm Server Base Security Guide ",
        "products" : [ "SBSG" ],
        "date" : 1649084405000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0086:10:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084405208938813,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 140,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084250050,
        "syssize" : 140,
        "sysdate" : 1649084405000,
        "haslayout" : "1",
        "topparent" : "5037063",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5037063,
        "content_description" : "This document specifies requirements and guidance to secure the platform (firmware/hardware) of SBSA/SBBR class server systems.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SBSG" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SBSG" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084405000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0086/10/?lang=en",
        "modified" : 1640015344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084405208938813,
        "uri" : "https://developer.arm.com/documentation/den0086/10/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Server Base Security Guide",
      "Uri" : "https://developer.arm.com/documentation/den0086/10/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0086/10/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0086/10/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0086/10/en",
      "Excerpt" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG",
      "FirstSentences" : "Arm Server Base Security Guide This document is only available in a PDF version. Click Download to view. Arm Server Base Security Guide SBSG"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Server Base Security Guide ",
      "document_number" : "den0086",
      "document_version" : "10",
      "content_type" : "archDoc",
      "systopparent" : "5037063",
      "sysauthor" : "Adrian Shaw",
      "sysurihash" : "b0G1e5SiEv6G6bXA",
      "urihash" : "b0G1e5SiEv6G6bXA",
      "sysuri" : "https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
      "systransactionid" : 863754,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1593510521000,
      "topparentid" : 5037063,
      "numberofpages" : 24,
      "sysconcepts" : "critical data ; security ; platform ; hardware ; firmware components ; applications ; environment ; boot ; immutable bootloader ; firmware ; physical presence ; specifications ; host SoC ; software layers ; export laws ; signed written",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5fc50c8b8e527a03a85ed282" ],
      "attachmentparentid" : 5037063,
      "parentitem" : "5fb7e9e4ca04df4095c1d667",
      "concepts" : "critical data ; security ; platform ; hardware ; firmware components ; applications ; environment ; boot ; immutable bootloader ; firmware ; physical presence ; specifications ; host SoC ; software layers ; export laws ; signed written",
      "documenttype" : "pdf",
      "isattachment" : "5037063",
      "sysindexeddate" : 1649084407000,
      "permanentid" : "6b0daf617adda626d19db80dd1e8156f15b417d99a887f69ad51c398e9f7",
      "syslanguage" : [ "English" ],
      "itemid" : "5fb7e9e5ca04df4095c1d669",
      "transactionid" : 863754,
      "title" : "Arm Server Base Security Guide ",
      "date" : 1649084407000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0086:10:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084407473008102,
      "sysisattachment" : "5037063",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5037063,
      "size" : 578172,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fb7e9e5ca04df4095c1d669",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084251279,
      "syssize" : 578172,
      "sysdate" : 1649084407000,
      "topparent" : "5037063",
      "author" : "Adrian Shaw",
      "label_version" : "1.0",
      "systopparentid" : 5037063,
      "content_description" : "This document specifies requirements and guidance to secure the platform (firmware/hardware) of SBSA/SBBR class server systems.",
      "wordcount" : 1417,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SBSG" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SBSG" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084407000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fb7e9e5ca04df4095c1d669",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084407473008102,
      "uri" : "https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Server Base Security Guide",
    "Uri" : "https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fb7e9e5ca04df4095c1d669",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0086/10/en/pdf/DEN0086-SBSG-1.0.pdf",
    "Excerpt" : "Audience ... Firmware and Critical Data Protection ... Firmware recovery ... Entropy source ... System Lifecycle Management ... Identity ... Additional Guidelines ... 2.9.1 Memory Attributes",
    "FirstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: DEN 0086 REL 1.0 Non-Confidential September 30, 2019 Arm® Server Base Security Guide © Copyright Arm Limited 2019."
  }, {
    "title" : "Arm Compiler Software Development Guide",
    "uri" : "https://developer.arm.com/documentation/100066/0611/en/pdf/software_development_guide_100066_0611_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100066/0611/en/pdf/software_development_guide_100066_0611_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7b66117158f500bd5bd280",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100066/0611/en/pdf/software_development_guide_100066_0611_00_en.pdf",
    "excerpt" : "0607-00 ... Non-Confidential ... Change ... Arm Compiler v6.00 Release ... Arm Compiler v6.01 Release ... Arm Compiler v6.02 Release ... Arm Compiler v6.3 Release ... Arm Compiler v6.4 Release",
    "firstSentences" : "Arm® Compiler Version 6.11 Software Development Guide Copyright © 2014–2018 Arm Limited or its affiliates. All rights reserved. 100066_0611_00_en Arm® Compiler Software Development Guide Copyright ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2416,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Compiler Software Development Guide",
      "uri" : "https://developer.arm.com/documentation/100066/0611/en",
      "printableUri" : "https://developer.arm.com/documentation/100066/0611/en",
      "clickUri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100066/0611/en",
      "excerpt" : "Use of the word \\\"partner\\\" in reference to Arm's customers is not intended to create or ... Arm may make changes to this document at any time and without notice. ... All rights reserved.",
      "firstSentences" : "Arm Compiler Software Development Guide Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Compiler Software Development Guide ",
        "document_number" : "100066",
        "document_version" : "0611",
        "content_type" : "guide",
        "systopparent" : "3419737",
        "sysurihash" : "giyTñSQqvuM1JOQ7",
        "urihash" : "giyTñSQqvuM1JOQ7",
        "sysuri" : "https://developer.arm.com/documentation/100066/0611/en",
        "systransactionid" : 1076412,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1540228005000,
        "topparentid" : 3419737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145360000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670945712000,
        "permanentid" : "65965edb44b9d5022111ea38bf4866f484c3ce5c3cc4cba24a69d69b22a3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66107158f500bd5bd223",
        "transactionid" : 1076412,
        "title" : "Arm Compiler Software Development Guide ",
        "products" : [ "Arm Compiler 6" ],
        "date" : 1670945712000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100066:0611:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670945712389761458,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4865,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670945707292,
        "syssize" : 4865,
        "sysdate" : 1670945712000,
        "haslayout" : "1",
        "topparent" : "3419737",
        "label_version" : "6.11",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3419737,
        "content_description" : "The ARM Compiler Software Development Guide provides tutorials and examples to develop code for various ARM architecture-based processors.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670945712000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100066/0611/?lang=en",
        "modified" : 1635939349000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670945712389761458,
        "uri" : "https://developer.arm.com/documentation/100066/0611/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Compiler Software Development Guide",
      "Uri" : "https://developer.arm.com/documentation/100066/0611/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100066/0611/en",
      "ClickUri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100066/0611/en",
      "Excerpt" : "Use of the word \\\"partner\\\" in reference to Arm's customers is not intended to create or ... Arm may make changes to this document at any time and without notice. ... All rights reserved.",
      "FirstSentences" : "Arm Compiler Software Development Guide Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    },
    "childResults" : [ {
      "title" : "Effect of the volatile keyword on compiler optimization",
      "uri" : "https://developer.arm.com/documentation/100066/0611/en/coding-considerations/effect-of-the-volatile-keyword-on-compiler-optimization",
      "printableUri" : "https://developer.arm.com/documentation/100066/0611/en/coding-considerations/effect-of-the-volatile-keyword-on-compiler-optimization",
      "clickUri" : "https://developer.arm.com/documentation/100066/0611/coding-considerations/effect-of-the-volatile-keyword-on-compiler-optimization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100066/0611/en/coding-considerations/effect-of-the-volatile-keyword-on-compiler-optimization",
      "excerpt" : "By hardware. ... Example of infinite loop when not using the volatile keyword The use of the volatile ... \\r\\n add r0, r0, #1\\r\\n cmp r1, #0\\r\\n beq .LBB0_1 ; infinite loop\\r\\n bx lr\\r\\n read_ ...",
      "firstSentences" : "Effect of the volatile keyword on compiler optimization Use the volatile keyword when declaring variables that the compiler must not optimize. If you do not use the volatile keyword where it is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2416,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler Software Development Guide",
        "uri" : "https://developer.arm.com/documentation/100066/0611/en",
        "printableUri" : "https://developer.arm.com/documentation/100066/0611/en",
        "clickUri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100066/0611/en",
        "excerpt" : "Use of the word \\\"partner\\\" in reference to Arm's customers is not intended to create or ... Arm may make changes to this document at any time and without notice. ... All rights reserved.",
        "firstSentences" : "Arm Compiler Software Development Guide Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Compiler Software Development Guide ",
          "document_number" : "100066",
          "document_version" : "0611",
          "content_type" : "guide",
          "systopparent" : "3419737",
          "sysurihash" : "giyTñSQqvuM1JOQ7",
          "urihash" : "giyTñSQqvuM1JOQ7",
          "sysuri" : "https://developer.arm.com/documentation/100066/0611/en",
          "systransactionid" : 1076412,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1540228005000,
          "topparentid" : 3419737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145360000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1670945712000,
          "permanentid" : "65965edb44b9d5022111ea38bf4866f484c3ce5c3cc4cba24a69d69b22a3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b66107158f500bd5bd223",
          "transactionid" : 1076412,
          "title" : "Arm Compiler Software Development Guide ",
          "products" : [ "Arm Compiler 6" ],
          "date" : 1670945712000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100066:0611:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670945712389761458,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4865,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670945707292,
          "syssize" : 4865,
          "sysdate" : 1670945712000,
          "haslayout" : "1",
          "topparent" : "3419737",
          "label_version" : "6.11",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3419737,
          "content_description" : "The ARM Compiler Software Development Guide provides tutorials and examples to develop code for various ARM architecture-based processors.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670945712000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100066/0611/?lang=en",
          "modified" : 1635939349000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670945712389761458,
          "uri" : "https://developer.arm.com/documentation/100066/0611/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler Software Development Guide",
        "Uri" : "https://developer.arm.com/documentation/100066/0611/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100066/0611/en",
        "ClickUri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100066/0611/en",
        "Excerpt" : "Use of the word \\\"partner\\\" in reference to Arm's customers is not intended to create or ... Arm may make changes to this document at any time and without notice. ... All rights reserved.",
        "FirstSentences" : "Arm Compiler Software Development Guide Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Effect of the volatile keyword on compiler optimization ",
        "document_number" : "100066",
        "document_version" : "0611",
        "content_type" : "guide",
        "systopparent" : "3419737",
        "sysurihash" : "xK6vðDxjFCQ6FGsz",
        "urihash" : "xK6vðDxjFCQ6FGsz",
        "sysuri" : "https://developer.arm.com/documentation/100066/0611/en/coding-considerations/effect-of-the-volatile-keyword-on-compiler-optimization",
        "systransactionid" : 1076412,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1540228005000,
        "topparentid" : 3419737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145360000,
        "sysconcepts" : "volatile keyword ; compiler ; optimizations ; signal handler ; routines ; functionality ; accesses ; declaration ; buffer loop ; timer delay ; nonvolatile ; using armclang ; arm-arm-none-eabi",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 3419737,
        "parentitem" : "5e7b66107158f500bd5bd223",
        "concepts" : "volatile keyword ; compiler ; optimizations ; signal handler ; routines ; functionality ; accesses ; declaration ; buffer loop ; timer delay ; nonvolatile ; using armclang ; arm-arm-none-eabi",
        "documenttype" : "html",
        "isattachment" : "3419737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670945712000,
        "permanentid" : "01aad5950d6c9bf3576e2e863a94a8a23ab4f7d027d2b0b467aa01b4671c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66117158f500bd5bd267",
        "transactionid" : 1076412,
        "title" : "Effect of the volatile keyword on compiler optimization ",
        "products" : [ "Arm Compiler 6" ],
        "date" : 1670945712000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100066:0611:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670945712473464467,
        "sysisattachment" : "3419737",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3419737,
        "size" : 5168,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100066/0611/coding-considerations/effect-of-the-volatile-keyword-on-compiler-optimization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670945707273,
        "syssize" : 5168,
        "sysdate" : 1670945712000,
        "haslayout" : "1",
        "topparent" : "3419737",
        "label_version" : "6.11",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3419737,
        "content_description" : "The ARM Compiler Software Development Guide provides tutorials and examples to develop code for various ARM architecture-based processors.",
        "wordcount" : 238,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670945712000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100066/0611/coding-considerations/effect-of-the-volatile-keyword-on-compiler-optimization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100066/0611/coding-considerations/effect-of-the-volatile-keyword-on-compiler-optimization?lang=en",
        "modified" : 1635939349000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670945712473464467,
        "uri" : "https://developer.arm.com/documentation/100066/0611/en/coding-considerations/effect-of-the-volatile-keyword-on-compiler-optimization",
        "syscollection" : "default"
      },
      "Title" : "Effect of the volatile keyword on compiler optimization",
      "Uri" : "https://developer.arm.com/documentation/100066/0611/en/coding-considerations/effect-of-the-volatile-keyword-on-compiler-optimization",
      "PrintableUri" : "https://developer.arm.com/documentation/100066/0611/en/coding-considerations/effect-of-the-volatile-keyword-on-compiler-optimization",
      "ClickUri" : "https://developer.arm.com/documentation/100066/0611/coding-considerations/effect-of-the-volatile-keyword-on-compiler-optimization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100066/0611/en/coding-considerations/effect-of-the-volatile-keyword-on-compiler-optimization",
      "Excerpt" : "By hardware. ... Example of infinite loop when not using the volatile keyword The use of the volatile ... \\r\\n add r0, r0, #1\\r\\n cmp r1, #0\\r\\n beq .LBB0_1 ; infinite loop\\r\\n bx lr\\r\\n read_ ...",
      "FirstSentences" : "Effect of the volatile keyword on compiler optimization Use the volatile keyword when declaring variables that the compiler must not optimize. If you do not use the volatile keyword where it is ..."
    }, {
      "title" : "Execute-only memory",
      "uri" : "https://developer.arm.com/documentation/100066/0611/en/compiling-c-and-c---code/execute-only-memory",
      "printableUri" : "https://developer.arm.com/documentation/100066/0611/en/compiling-c-and-c---code/execute-only-memory",
      "clickUri" : "https://developer.arm.com/documentation/100066/0611/compiling-c-and-c---code/execute-only-memory?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100066/0611/en/compiling-c-and-c---code/execute-only-memory",
      "excerpt" : "Execute-only memory Execute-only memory (XOM) allows only instruction fetches. Read and write accesses are not allowed. ... Execute-only memory is supported at the memory device level.",
      "firstSentences" : "Execute-only memory Execute-only memory (XOM) allows only instruction fetches. Read and write accesses are not allowed. Execute-only memory allows you to protect your intellectual property by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2416,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler Software Development Guide",
        "uri" : "https://developer.arm.com/documentation/100066/0611/en",
        "printableUri" : "https://developer.arm.com/documentation/100066/0611/en",
        "clickUri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100066/0611/en",
        "excerpt" : "Use of the word \\\"partner\\\" in reference to Arm's customers is not intended to create or ... Arm may make changes to this document at any time and without notice. ... All rights reserved.",
        "firstSentences" : "Arm Compiler Software Development Guide Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Compiler Software Development Guide ",
          "document_number" : "100066",
          "document_version" : "0611",
          "content_type" : "guide",
          "systopparent" : "3419737",
          "sysurihash" : "giyTñSQqvuM1JOQ7",
          "urihash" : "giyTñSQqvuM1JOQ7",
          "sysuri" : "https://developer.arm.com/documentation/100066/0611/en",
          "systransactionid" : 1076412,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1540228005000,
          "topparentid" : 3419737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145360000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1670945712000,
          "permanentid" : "65965edb44b9d5022111ea38bf4866f484c3ce5c3cc4cba24a69d69b22a3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b66107158f500bd5bd223",
          "transactionid" : 1076412,
          "title" : "Arm Compiler Software Development Guide ",
          "products" : [ "Arm Compiler 6" ],
          "date" : 1670945712000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100066:0611:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670945712389761458,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4865,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670945707292,
          "syssize" : 4865,
          "sysdate" : 1670945712000,
          "haslayout" : "1",
          "topparent" : "3419737",
          "label_version" : "6.11",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3419737,
          "content_description" : "The ARM Compiler Software Development Guide provides tutorials and examples to develop code for various ARM architecture-based processors.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670945712000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100066/0611/?lang=en",
          "modified" : 1635939349000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670945712389761458,
          "uri" : "https://developer.arm.com/documentation/100066/0611/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler Software Development Guide",
        "Uri" : "https://developer.arm.com/documentation/100066/0611/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100066/0611/en",
        "ClickUri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100066/0611/en",
        "Excerpt" : "Use of the word \\\"partner\\\" in reference to Arm's customers is not intended to create or ... Arm may make changes to this document at any time and without notice. ... All rights reserved.",
        "FirstSentences" : "Arm Compiler Software Development Guide Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Execute-only memory ",
        "document_number" : "100066",
        "document_version" : "0611",
        "content_type" : "guide",
        "systopparent" : "3419737",
        "sysurihash" : "p5OJfixDER5IL3rs",
        "urihash" : "p5OJfixDER5IL3rs",
        "sysuri" : "https://developer.arm.com/documentation/100066/0611/en/compiling-c-and-c---code/execute-only-memory",
        "systransactionid" : 1076412,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1540228005000,
        "topparentid" : 3419737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145360000,
        "sysconcepts" : "execute-only memory ; firmware ; device level ; Arm architecture ; drivers separately ; intellectual property ; accesses",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 3419737,
        "parentitem" : "5e7b66107158f500bd5bd223",
        "concepts" : "execute-only memory ; firmware ; device level ; Arm architecture ; drivers separately ; intellectual property ; accesses",
        "documenttype" : "html",
        "isattachment" : "3419737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670945712000,
        "permanentid" : "b2bb51e81a00cfb2d7ab8453b1a15c680fc582549a5dc2ff03c05414ac60",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66117158f500bd5bd25d",
        "transactionid" : 1076412,
        "title" : "Execute-only memory ",
        "products" : [ "Arm Compiler 6" ],
        "date" : 1670945712000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100066:0611:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670945712432108122,
        "sysisattachment" : "3419737",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3419737,
        "size" : 602,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100066/0611/compiling-c-and-c---code/execute-only-memory?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670945707257,
        "syssize" : 602,
        "sysdate" : 1670945712000,
        "haslayout" : "1",
        "topparent" : "3419737",
        "label_version" : "6.11",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3419737,
        "content_description" : "The ARM Compiler Software Development Guide provides tutorials and examples to develop code for various ARM architecture-based processors.",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670945712000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100066/0611/compiling-c-and-c---code/execute-only-memory?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100066/0611/compiling-c-and-c---code/execute-only-memory?lang=en",
        "modified" : 1635939349000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670945712432108122,
        "uri" : "https://developer.arm.com/documentation/100066/0611/en/compiling-c-and-c---code/execute-only-memory",
        "syscollection" : "default"
      },
      "Title" : "Execute-only memory",
      "Uri" : "https://developer.arm.com/documentation/100066/0611/en/compiling-c-and-c---code/execute-only-memory",
      "PrintableUri" : "https://developer.arm.com/documentation/100066/0611/en/compiling-c-and-c---code/execute-only-memory",
      "ClickUri" : "https://developer.arm.com/documentation/100066/0611/compiling-c-and-c---code/execute-only-memory?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100066/0611/en/compiling-c-and-c---code/execute-only-memory",
      "Excerpt" : "Execute-only memory Execute-only memory (XOM) allows only instruction fetches. Read and write accesses are not allowed. ... Execute-only memory is supported at the memory device level.",
      "FirstSentences" : "Execute-only memory Execute-only memory (XOM) allows only instruction fetches. Read and write accesses are not allowed. Execute-only memory allows you to protect your intellectual property by ..."
    }, {
      "title" : "Arm Compiler Software Development Guide",
      "uri" : "https://developer.arm.com/documentation/100066/0611/en",
      "printableUri" : "https://developer.arm.com/documentation/100066/0611/en",
      "clickUri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100066/0611/en",
      "excerpt" : "Use of the word \\\"partner\\\" in reference to Arm's customers is not intended to create or ... Arm may make changes to this document at any time and without notice. ... All rights reserved.",
      "firstSentences" : "Arm Compiler Software Development Guide Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2416,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Compiler Software Development Guide ",
        "document_number" : "100066",
        "document_version" : "0611",
        "content_type" : "guide",
        "systopparent" : "3419737",
        "sysurihash" : "giyTñSQqvuM1JOQ7",
        "urihash" : "giyTñSQqvuM1JOQ7",
        "sysuri" : "https://developer.arm.com/documentation/100066/0611/en",
        "systransactionid" : 1076412,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1540228005000,
        "topparentid" : 3419737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145360000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1670945712000,
        "permanentid" : "65965edb44b9d5022111ea38bf4866f484c3ce5c3cc4cba24a69d69b22a3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66107158f500bd5bd223",
        "transactionid" : 1076412,
        "title" : "Arm Compiler Software Development Guide ",
        "products" : [ "Arm Compiler 6" ],
        "date" : 1670945712000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100066:0611:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670945712389761458,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4865,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670945707292,
        "syssize" : 4865,
        "sysdate" : 1670945712000,
        "haslayout" : "1",
        "topparent" : "3419737",
        "label_version" : "6.11",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3419737,
        "content_description" : "The ARM Compiler Software Development Guide provides tutorials and examples to develop code for various ARM architecture-based processors.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670945712000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100066/0611/?lang=en",
        "modified" : 1635939349000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670945712389761458,
        "uri" : "https://developer.arm.com/documentation/100066/0611/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Compiler Software Development Guide",
      "Uri" : "https://developer.arm.com/documentation/100066/0611/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100066/0611/en",
      "ClickUri" : "https://developer.arm.com/documentation/100066/0611/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100066/0611/en",
      "Excerpt" : "Use of the word \\\"partner\\\" in reference to Arm's customers is not intended to create or ... Arm may make changes to this document at any time and without notice. ... All rights reserved.",
      "FirstSentences" : "Arm Compiler Software Development Guide Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    } ],
    "totalNumberOfChildResults" : 53,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Compiler Software Development Guide ",
      "document_number" : "100066",
      "document_version" : "0611",
      "content_type" : "guide",
      "systopparent" : "3419737",
      "sysauthor" : "ARM",
      "sysurihash" : "9EBFOE3ciu9fQjb8",
      "urihash" : "9EBFOE3ciu9fQjb8",
      "sysuri" : "https://developer.arm.com/documentation/100066/0611/en/pdf/software_development_guide_100066_0611_00_en.pdf",
      "keywords" : "Software Development Tools, Compilers, ARM Compiler 6, Software Developers, Embedded Software Developers, Compilation, LLVM",
      "systransactionid" : 1076412,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1540228005000,
      "topparentid" : 3419737,
      "numberofpages" : 91,
      "sysconcepts" : "execution regions ; Arm Compiler ; libraries ; secure image ; optimizations ; linker ; command-line options ; scatter file ; documentation ; programming ; instruction set ; architectures ; functionality ; targets ; execute-only memory ; compiler",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
      "attachmentparentid" : 3419737,
      "parentitem" : "5e7b66107158f500bd5bd223",
      "concepts" : "execution regions ; Arm Compiler ; libraries ; secure image ; optimizations ; linker ; command-line options ; scatter file ; documentation ; programming ; instruction set ; architectures ; functionality ; targets ; execute-only memory ; compiler",
      "documenttype" : "pdf",
      "isattachment" : "3419737",
      "sysindexeddate" : 1670945713000,
      "permanentid" : "d21147a7e4840ecbb8ce1a2f47ffb8d8a995412c0a3686faa1cfbc2b2ed7",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b66117158f500bd5bd280",
      "transactionid" : 1076412,
      "title" : "Arm Compiler Software Development Guide ",
      "subject" : "The Arm® Compiler Software Development Guide provides tutorials and examples to develop code for various Arm architecture-based processors.",
      "date" : 1670945713000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100066:0611:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670945713449446757,
      "sysisattachment" : "3419737",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3419737,
      "size" : 673343,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7b66117158f500bd5bd280",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670945709037,
      "syssubject" : "The Arm® Compiler Software Development Guide provides tutorials and examples to develop code for various Arm architecture-based processors.",
      "syssize" : 673343,
      "sysdate" : 1670945713000,
      "topparent" : "3419737",
      "author" : "ARM",
      "label_version" : "6.11",
      "systopparentid" : 3419737,
      "content_description" : "The ARM Compiler Software Development Guide provides tutorials and examples to develop code for various ARM architecture-based processors.",
      "wordcount" : 2179,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670945713000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b66117158f500bd5bd280",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670945713449446757,
      "uri" : "https://developer.arm.com/documentation/100066/0611/en/pdf/software_development_guide_100066_0611_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Compiler Software Development Guide",
    "Uri" : "https://developer.arm.com/documentation/100066/0611/en/pdf/software_development_guide_100066_0611_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100066/0611/en/pdf/software_development_guide_100066_0611_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7b66117158f500bd5bd280",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100066/0611/en/pdf/software_development_guide_100066_0611_00_en.pdf",
    "Excerpt" : "0607-00 ... Non-Confidential ... Change ... Arm Compiler v6.00 Release ... Arm Compiler v6.01 Release ... Arm Compiler v6.02 Release ... Arm Compiler v6.3 Release ... Arm Compiler v6.4 Release",
    "FirstSentences" : "Arm® Compiler Version 6.11 Software Development Guide Copyright © 2014–2018 Arm Limited or its affiliates. All rights reserved. 100066_0611_00_en Arm® Compiler Software Development Guide Copyright ..."
  }, {
    "title" : "Beyond Hello World - Advanced Arm Compiler 5 Features",
    "uri" : "https://developer.arm.com/documentation/102748/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/102748/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102748/0100/en",
    "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
    "firstSentences" : "Beyond Hello World - Advanced Arm Compiler 5 Features Version 1.0 Release information Issue Date Confidentiality Change 0100-01 12 November 2021 Non-Confidential Initial release This document is ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2416,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Compiling mixed C and assembly source files",
      "uri" : "https://developer.arm.com/documentation/102748/0100/en/Compiling-mixed-C-and-assembly-source-files",
      "printableUri" : "https://developer.arm.com/documentation/102748/0100/en/Compiling-mixed-C-and-assembly-source-files",
      "clickUri" : "https://developer.arm.com/documentation/102748/0100/Compiling-mixed-C-and-assembly-source-files?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102748/0100/en/Compiling-mixed-C-and-assembly-source-files",
      "excerpt" : "return (0);\\n} Figure 2. ... Links the object files with armlink to produce an executable image. ... A compiled image. Compiling mixed C and assembly source files 1565a05Arm Compiler 5",
      "firstSentences" : "Compiling mixed C and assembly source files The Arm assembler, armasm reads assembly language source code and outputs object code. The Arm compiler, armcc compiles C and C++ source to object code.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2416,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Beyond Hello World - Advanced Arm Compiler 5 Features",
        "uri" : "https://developer.arm.com/documentation/102748/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102748/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102748/0100/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Beyond Hello World - Advanced Arm Compiler 5 Features Version 1.0 Release information Issue Date Confidentiality Change 0100-01 12 November 2021 Non-Confidential Initial release This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Beyond Hello World - Advanced Arm Compiler 5 Features ",
          "document_number" : "102748",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4837453",
          "sysurihash" : "jCl8UdvbntNegHð6",
          "urihash" : "jCl8UdvbntNegHð6",
          "sysuri" : "https://developer.arm.com/documentation/102748/0100/en",
          "systransactionid" : 1076407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1636675200000,
          "topparentid" : 4837453,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1667891138000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670945488000,
          "permanentid" : "3be0e842cdf002c0f52fa8ef5c37ad46001dfd18a36e864d57ff57350cad",
          "syslanguage" : [ "English" ],
          "itemid" : "6369ffc24e6cf12278ad89a2",
          "transactionid" : 1076407,
          "title" : "Beyond Hello World - Advanced Arm Compiler 5 Features ",
          "products" : [ "Arm Compiler 5" ],
          "date" : 1670945488000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102748:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670945488963720097,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4366,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670945487134,
          "syssize" : 4366,
          "sysdate" : 1670945488000,
          "haslayout" : "1",
          "topparent" : "4837453",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4837453,
          "content_description" : "In this guide, read about tips on advanced features of the Arm Compiler 5 toolchain such as compiling mixed C and assembly source files and improving optimization with linker feedback.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670945488000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102748/0100/?lang=en",
          "modified" : 1667891138000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670945488963720097,
          "uri" : "https://developer.arm.com/documentation/102748/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Beyond Hello World - Advanced Arm Compiler 5 Features",
        "Uri" : "https://developer.arm.com/documentation/102748/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102748/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102748/0100/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Beyond Hello World - Advanced Arm Compiler 5 Features Version 1.0 Release information Issue Date Confidentiality Change 0100-01 12 November 2021 Non-Confidential Initial release This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Compiling mixed C and assembly source files ",
        "document_number" : "102748",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4837453",
        "sysurihash" : "rybYhHf4zeNXrnVz",
        "urihash" : "rybYhHf4zeNXrnVz",
        "sysuri" : "https://developer.arm.com/documentation/102748/0100/en/Compiling-mixed-C-and-assembly-source-files",
        "systransactionid" : 1076407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1636675200000,
        "topparentid" : 4837453,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1667891138000,
        "sysconcepts" : "Arm compiler ; armlink ; armcc ; armasm ; First string ; strcopy ; copying ; Export symbol ; AREA SCopy ; required libraries ; PRESERVE8",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 4837453,
        "parentitem" : "6369ffc24e6cf12278ad89a2",
        "concepts" : "Arm compiler ; armlink ; armcc ; armasm ; First string ; strcopy ; copying ; Export symbol ; AREA SCopy ; required libraries ; PRESERVE8",
        "documenttype" : "html",
        "isattachment" : "4837453",
        "sysindexeddate" : 1670945488000,
        "permanentid" : "dbb3c45bafbf85d27061483f5308b0463ec5b3c1709d7551b362ad715ebd",
        "syslanguage" : [ "English" ],
        "itemid" : "6369ffc24e6cf12278ad89a5",
        "transactionid" : 1076407,
        "title" : "Compiling mixed C and assembly source files ",
        "products" : [ "Arm Compiler 5" ],
        "date" : 1670945488000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102748:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670945488925618743,
        "sysisattachment" : "4837453",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4837453,
        "size" : 2227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102748/0100/Compiling-mixed-C-and-assembly-source-files?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670945487134,
        "syssize" : 2227,
        "sysdate" : 1670945488000,
        "haslayout" : "1",
        "topparent" : "4837453",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837453,
        "content_description" : "In this guide, read about tips on advanced features of the Arm Compiler 5 toolchain such as compiling mixed C and assembly source files and improving optimization with linker feedback.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670945488000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102748/0100/Compiling-mixed-C-and-assembly-source-files?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102748/0100/Compiling-mixed-C-and-assembly-source-files?lang=en",
        "modified" : 1667891138000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670945488925618743,
        "uri" : "https://developer.arm.com/documentation/102748/0100/en/Compiling-mixed-C-and-assembly-source-files",
        "syscollection" : "default"
      },
      "Title" : "Compiling mixed C and assembly source files",
      "Uri" : "https://developer.arm.com/documentation/102748/0100/en/Compiling-mixed-C-and-assembly-source-files",
      "PrintableUri" : "https://developer.arm.com/documentation/102748/0100/en/Compiling-mixed-C-and-assembly-source-files",
      "ClickUri" : "https://developer.arm.com/documentation/102748/0100/Compiling-mixed-C-and-assembly-source-files?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102748/0100/en/Compiling-mixed-C-and-assembly-source-files",
      "Excerpt" : "return (0);\\n} Figure 2. ... Links the object files with armlink to produce an executable image. ... A compiled image. Compiling mixed C and assembly source files 1565a05Arm Compiler 5",
      "FirstSentences" : "Compiling mixed C and assembly source files The Arm assembler, armasm reads assembly language source code and outputs object code. The Arm compiler, armcc compiles C and C++ source to object code."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/102748/0100/en/Introduction",
      "printableUri" : "https://developer.arm.com/documentation/102748/0100/en/Introduction",
      "clickUri" : "https://developer.arm.com/documentation/102748/0100/Introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102748/0100/en/Introduction",
      "excerpt" : "Introduction The Building hello world using Arm Compiler tutorial shows you how to build a simple C ... This tutorial moves beyond the basics to explore some of the more advanced features of ...",
      "firstSentences" : "Introduction The Building hello world using Arm Compiler tutorial shows you how to build a simple C program with the Arm Compiler 5 toolchain. This tutorial moves beyond the basics to explore some ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2416,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Beyond Hello World - Advanced Arm Compiler 5 Features",
        "uri" : "https://developer.arm.com/documentation/102748/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102748/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102748/0100/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Beyond Hello World - Advanced Arm Compiler 5 Features Version 1.0 Release information Issue Date Confidentiality Change 0100-01 12 November 2021 Non-Confidential Initial release This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Beyond Hello World - Advanced Arm Compiler 5 Features ",
          "document_number" : "102748",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4837453",
          "sysurihash" : "jCl8UdvbntNegHð6",
          "urihash" : "jCl8UdvbntNegHð6",
          "sysuri" : "https://developer.arm.com/documentation/102748/0100/en",
          "systransactionid" : 1076407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1636675200000,
          "topparentid" : 4837453,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1667891138000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670945488000,
          "permanentid" : "3be0e842cdf002c0f52fa8ef5c37ad46001dfd18a36e864d57ff57350cad",
          "syslanguage" : [ "English" ],
          "itemid" : "6369ffc24e6cf12278ad89a2",
          "transactionid" : 1076407,
          "title" : "Beyond Hello World - Advanced Arm Compiler 5 Features ",
          "products" : [ "Arm Compiler 5" ],
          "date" : 1670945488000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102748:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670945488963720097,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4366,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670945487134,
          "syssize" : 4366,
          "sysdate" : 1670945488000,
          "haslayout" : "1",
          "topparent" : "4837453",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4837453,
          "content_description" : "In this guide, read about tips on advanced features of the Arm Compiler 5 toolchain such as compiling mixed C and assembly source files and improving optimization with linker feedback.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670945488000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102748/0100/?lang=en",
          "modified" : 1667891138000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670945488963720097,
          "uri" : "https://developer.arm.com/documentation/102748/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Beyond Hello World - Advanced Arm Compiler 5 Features",
        "Uri" : "https://developer.arm.com/documentation/102748/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102748/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102748/0100/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Beyond Hello World - Advanced Arm Compiler 5 Features Version 1.0 Release information Issue Date Confidentiality Change 0100-01 12 November 2021 Non-Confidential Initial release This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "102748",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4837453",
        "sysurihash" : "TAnGgoSF1o3U0eC9",
        "urihash" : "TAnGgoSF1o3U0eC9",
        "sysuri" : "https://developer.arm.com/documentation/102748/0100/en/Introduction",
        "systransactionid" : 1076407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1636675200000,
        "topparentid" : 4837453,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1667891138000,
        "sysconcepts" : "Arm Compiler ; toolchain ; Development Studio ; advanced features ; Introduction The Building ; basics",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 4837453,
        "parentitem" : "6369ffc24e6cf12278ad89a2",
        "concepts" : "Arm Compiler ; toolchain ; Development Studio ; advanced features ; Introduction The Building ; basics",
        "documenttype" : "html",
        "isattachment" : "4837453",
        "sysindexeddate" : 1670945488000,
        "permanentid" : "ac6e9f0e865e04f433d58afb731b94175e53af04e75d1c27f2c02721440c",
        "syslanguage" : [ "English" ],
        "itemid" : "6369ffc24e6cf12278ad89a4",
        "transactionid" : 1076407,
        "title" : "Introduction ",
        "products" : [ "Arm Compiler 5" ],
        "date" : 1670945488000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102748:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670945488910712697,
        "sysisattachment" : "4837453",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4837453,
        "size" : 453,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102748/0100/Introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670945487134,
        "syssize" : 453,
        "sysdate" : 1670945488000,
        "haslayout" : "1",
        "topparent" : "4837453",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837453,
        "content_description" : "In this guide, read about tips on advanced features of the Arm Compiler 5 toolchain such as compiling mixed C and assembly source files and improving optimization with linker feedback.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670945488000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102748/0100/Introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102748/0100/Introduction?lang=en",
        "modified" : 1667891138000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670945488910712697,
        "uri" : "https://developer.arm.com/documentation/102748/0100/en/Introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/102748/0100/en/Introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/102748/0100/en/Introduction",
      "ClickUri" : "https://developer.arm.com/documentation/102748/0100/Introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102748/0100/en/Introduction",
      "Excerpt" : "Introduction The Building hello world using Arm Compiler tutorial shows you how to build a simple C ... This tutorial moves beyond the basics to explore some of the more advanced features of ...",
      "FirstSentences" : "Introduction The Building hello world using Arm Compiler tutorial shows you how to build a simple C program with the Arm Compiler 5 toolchain. This tutorial moves beyond the basics to explore some ..."
    }, {
      "title" : "Sharing header files between C and assembly code",
      "uri" : "https://developer.arm.com/documentation/102748/0100/en/Sharing-header-files-between-C-and-assembly-code",
      "printableUri" : "https://developer.arm.com/documentation/102748/0100/en/Sharing-header-files-between-C-and-assembly-code",
      "clickUri" : "https://developer.arm.com/documentation/102748/0100/Sharing-header-files-between-C-and-assembly-code?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102748/0100/en/Sharing-header-files-between-C-and-assembly-code",
      "excerpt" : "A image of an assembly source. ... If you need to pass other simple command-line options to the C preprocessor, for ... Sharing header files between C and assembly code 1565a05Arm Compiler 5",
      "firstSentences" : "Sharing header files between C and assembly code The usual way to define constants in C code is to use #define-s, or in assembly code to use EQU directives. If your project contains a mixture of C ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2416,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Beyond Hello World - Advanced Arm Compiler 5 Features",
        "uri" : "https://developer.arm.com/documentation/102748/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102748/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102748/0100/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Beyond Hello World - Advanced Arm Compiler 5 Features Version 1.0 Release information Issue Date Confidentiality Change 0100-01 12 November 2021 Non-Confidential Initial release This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Beyond Hello World - Advanced Arm Compiler 5 Features ",
          "document_number" : "102748",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4837453",
          "sysurihash" : "jCl8UdvbntNegHð6",
          "urihash" : "jCl8UdvbntNegHð6",
          "sysuri" : "https://developer.arm.com/documentation/102748/0100/en",
          "systransactionid" : 1076407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1636675200000,
          "topparentid" : 4837453,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1667891138000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670945488000,
          "permanentid" : "3be0e842cdf002c0f52fa8ef5c37ad46001dfd18a36e864d57ff57350cad",
          "syslanguage" : [ "English" ],
          "itemid" : "6369ffc24e6cf12278ad89a2",
          "transactionid" : 1076407,
          "title" : "Beyond Hello World - Advanced Arm Compiler 5 Features ",
          "products" : [ "Arm Compiler 5" ],
          "date" : 1670945488000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102748:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670945488963720097,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4366,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670945487134,
          "syssize" : 4366,
          "sysdate" : 1670945488000,
          "haslayout" : "1",
          "topparent" : "4837453",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4837453,
          "content_description" : "In this guide, read about tips on advanced features of the Arm Compiler 5 toolchain such as compiling mixed C and assembly source files and improving optimization with linker feedback.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670945488000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102748/0100/?lang=en",
          "modified" : 1667891138000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670945488963720097,
          "uri" : "https://developer.arm.com/documentation/102748/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Beyond Hello World - Advanced Arm Compiler 5 Features",
        "Uri" : "https://developer.arm.com/documentation/102748/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102748/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102748/0100/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Beyond Hello World - Advanced Arm Compiler 5 Features Version 1.0 Release information Issue Date Confidentiality Change 0100-01 12 November 2021 Non-Confidential Initial release This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Sharing header files between C and assembly code ",
        "document_number" : "102748",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4837453",
        "sysurihash" : "6gilað0SB6fNeiSD",
        "urihash" : "6gilað0SB6fNeiSD",
        "sysuri" : "https://developer.arm.com/documentation/102748/0100/en/Sharing-header-files-between-C-and-assembly-code",
        "systransactionid" : 1076407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1636675200000,
        "topparentid" : 4837453,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1667891138000,
        "sysconcepts" : "assembly code ; lists ; common ; directives ; preprocessor ; strcopy ; armasm ; syntax error ; header files ; u2013cpreproc",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 4837453,
        "parentitem" : "6369ffc24e6cf12278ad89a2",
        "concepts" : "assembly code ; lists ; common ; directives ; preprocessor ; strcopy ; armasm ; syntax error ; header files ; u2013cpreproc",
        "documenttype" : "html",
        "isattachment" : "4837453",
        "sysindexeddate" : 1670945488000,
        "permanentid" : "0f84aceae39583bb406f1a56ad25aa933004a2d75369e0aff7287b69dae5",
        "syslanguage" : [ "English" ],
        "itemid" : "6369ffc24e6cf12278ad89a6",
        "transactionid" : 1076407,
        "title" : "Sharing header files between C and assembly code ",
        "products" : [ "Arm Compiler 5" ],
        "date" : 1670945488000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102748:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670945488867038529,
        "sysisattachment" : "4837453",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4837453,
        "size" : 1815,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102748/0100/Sharing-header-files-between-C-and-assembly-code?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670945487134,
        "syssize" : 1815,
        "sysdate" : 1670945488000,
        "haslayout" : "1",
        "topparent" : "4837453",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837453,
        "content_description" : "In this guide, read about tips on advanced features of the Arm Compiler 5 toolchain such as compiling mixed C and assembly source files and improving optimization with linker feedback.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670945488000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102748/0100/Sharing-header-files-between-C-and-assembly-code?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102748/0100/Sharing-header-files-between-C-and-assembly-code?lang=en",
        "modified" : 1667891138000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670945488867038529,
        "uri" : "https://developer.arm.com/documentation/102748/0100/en/Sharing-header-files-between-C-and-assembly-code",
        "syscollection" : "default"
      },
      "Title" : "Sharing header files between C and assembly code",
      "Uri" : "https://developer.arm.com/documentation/102748/0100/en/Sharing-header-files-between-C-and-assembly-code",
      "PrintableUri" : "https://developer.arm.com/documentation/102748/0100/en/Sharing-header-files-between-C-and-assembly-code",
      "ClickUri" : "https://developer.arm.com/documentation/102748/0100/Sharing-header-files-between-C-and-assembly-code?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102748/0100/en/Sharing-header-files-between-C-and-assembly-code",
      "Excerpt" : "A image of an assembly source. ... If you need to pass other simple command-line options to the C preprocessor, for ... Sharing header files between C and assembly code 1565a05Arm Compiler 5",
      "FirstSentences" : "Sharing header files between C and assembly code The usual way to define constants in C code is to use #define-s, or in assembly code to use EQU directives. If your project contains a mixture of C ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Beyond Hello World - Advanced Arm Compiler 5 Features ",
      "document_number" : "102748",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "4837453",
      "sysurihash" : "jCl8UdvbntNegHð6",
      "urihash" : "jCl8UdvbntNegHð6",
      "sysuri" : "https://developer.arm.com/documentation/102748/0100/en",
      "systransactionid" : 1076407,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1636675200000,
      "topparentid" : 4837453,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1667891138000,
      "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
      "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
      "documenttype" : "html",
      "sysindexeddate" : 1670945488000,
      "permanentid" : "3be0e842cdf002c0f52fa8ef5c37ad46001dfd18a36e864d57ff57350cad",
      "syslanguage" : [ "English" ],
      "itemid" : "6369ffc24e6cf12278ad89a2",
      "transactionid" : 1076407,
      "title" : "Beyond Hello World - Advanced Arm Compiler 5 Features ",
      "products" : [ "Arm Compiler 5" ],
      "date" : 1670945488000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102748:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Graphics Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670945488963720097,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 4366,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670945487134,
      "syssize" : 4366,
      "sysdate" : 1670945488000,
      "haslayout" : "1",
      "topparent" : "4837453",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4837453,
      "content_description" : "In this guide, read about tips on advanced features of the Arm Compiler 5 toolchain such as compiling mixed C and assembly source files and improving optimization with linker feedback.",
      "wordcount" : 297,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
      "document_revision" : "0100-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670945488000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102748/0100/?lang=en",
      "modified" : 1667891138000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670945488963720097,
      "uri" : "https://developer.arm.com/documentation/102748/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Beyond Hello World - Advanced Arm Compiler 5 Features",
    "Uri" : "https://developer.arm.com/documentation/102748/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102748/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/102748/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102748/0100/en",
    "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... Product Status The information in this document is Final, that is for a developed product.",
    "FirstSentences" : "Beyond Hello World - Advanced Arm Compiler 5 Features Version 1.0 Release information Issue Date Confidentiality Change 0100-01 12 November 2021 Non-Confidential Initial release This document is ..."
  }, {
    "title" : "Running software on your target",
    "uri" : "https://developer.arm.com/documentation/102447/0100/en/pdf/running_software_on_your_target_102447_0100_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102447/0100/en/pdf/running_software_on_your_target_102447_0100_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/63452cd8da191e7fe057f320",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102447/0100/en/pdf/running_software_on_your_target_102447_0100_01_en.pdf",
    "excerpt" : "Non-Conﬁdential Page 2 of 8 ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved.",
    "firstSentences" : "Running software on your target Version 1.0 Non-Conﬁdential Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102447_0100_01_en Running software on your target Running ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2416,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Running software on your target",
      "uri" : "https://developer.arm.com/documentation/102447/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102447/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102447/0100/en",
      "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Running software on your target Version 1.0 Release information Issue Date Confidentiality Change 0100-01 3 April 2019 Non-Confidential First release This document is protected by copyright and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Running software on your target ",
        "document_number" : "102447",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4806331",
        "sysurihash" : "TfEAvLQu6Lj5VTFd",
        "urihash" : "TfEAvLQu6Lj5VTFd",
        "sysuri" : "https://developer.arm.com/documentation/102447/0100/en",
        "systransactionid" : 1076407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554249600000,
        "topparentid" : 4806331,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665477848000,
        "sysconcepts" : "documentation ; arm ; Running software ; express ; Non-Confidential ; Confidentiality ; target ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "concepts" : "documentation ; arm ; Running software ; express ; Non-Confidential ; Confidentiality ; target ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
        "documenttype" : "html",
        "sysindexeddate" : 1670945473000,
        "permanentid" : "014396700098b3a430ec598b8175195f741a9c764a8ec6de0befef7d9de9",
        "syslanguage" : [ "English" ],
        "itemid" : "63452cd8da191e7fe057f31b",
        "transactionid" : 1076407,
        "title" : "Running software on your target ",
        "products" : [ "Arm Compiler 5" ],
        "date" : 1670945473000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102447:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670945473793394215,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4314,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670945472643,
        "syssize" : 4314,
        "sysdate" : 1670945473000,
        "haslayout" : "1",
        "topparent" : "4806331",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4806331,
        "content_description" : "This guide explores different mechanisms for transferring your executable image to a target device, depending on the type of hardware you are using.",
        "wordcount" : 294,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670945473000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102447/0100/?lang=en",
        "modified" : 1665477848000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670945473793394215,
        "uri" : "https://developer.arm.com/documentation/102447/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Running software on your target",
      "Uri" : "https://developer.arm.com/documentation/102447/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102447/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102447/0100/en",
      "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Running software on your target Version 1.0 Release information Issue Date Confidentiality Change 0100-01 3 April 2019 Non-Confidential First release This document is protected by copyright and ..."
    },
    "childResults" : [ {
      "title" : "Programming flash memory",
      "uri" : "https://developer.arm.com/documentation/102447/0100/en/Programming-flash-memory",
      "printableUri" : "https://developer.arm.com/documentation/102447/0100/en/Programming-flash-memory",
      "clickUri" : "https://developer.arm.com/documentation/102447/0100/Programming-flash-memory?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102447/0100/en/Programming-flash-memory",
      "excerpt" : "Programming flash memory Flash is a common type of non-volatile memory that is used to store code and ... Arm Development Studio includes platform entries for common development boards, which ...",
      "firstSentences" : "Programming flash memory Flash is a common type of non-volatile memory that is used to store code and data. Arm Development Studio includes platform entries for common development boards, which ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2416,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Running software on your target",
        "uri" : "https://developer.arm.com/documentation/102447/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102447/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102447/0100/en",
        "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Running software on your target Version 1.0 Release information Issue Date Confidentiality Change 0100-01 3 April 2019 Non-Confidential First release This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Running software on your target ",
          "document_number" : "102447",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4806331",
          "sysurihash" : "TfEAvLQu6Lj5VTFd",
          "urihash" : "TfEAvLQu6Lj5VTFd",
          "sysuri" : "https://developer.arm.com/documentation/102447/0100/en",
          "systransactionid" : 1076407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554249600000,
          "topparentid" : 4806331,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665477848000,
          "sysconcepts" : "documentation ; arm ; Running software ; express ; Non-Confidential ; Confidentiality ; target ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; Running software ; express ; Non-Confidential ; Confidentiality ; target ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
          "documenttype" : "html",
          "sysindexeddate" : 1670945473000,
          "permanentid" : "014396700098b3a430ec598b8175195f741a9c764a8ec6de0befef7d9de9",
          "syslanguage" : [ "English" ],
          "itemid" : "63452cd8da191e7fe057f31b",
          "transactionid" : 1076407,
          "title" : "Running software on your target ",
          "products" : [ "Arm Compiler 5" ],
          "date" : 1670945473000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102447:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670945473793394215,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4314,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670945472643,
          "syssize" : 4314,
          "sysdate" : 1670945473000,
          "haslayout" : "1",
          "topparent" : "4806331",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4806331,
          "content_description" : "This guide explores different mechanisms for transferring your executable image to a target device, depending on the type of hardware you are using.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670945473000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102447/0100/?lang=en",
          "modified" : 1665477848000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670945473793394215,
          "uri" : "https://developer.arm.com/documentation/102447/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Running software on your target",
        "Uri" : "https://developer.arm.com/documentation/102447/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102447/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102447/0100/en",
        "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Running software on your target Version 1.0 Release information Issue Date Confidentiality Change 0100-01 3 April 2019 Non-Confidential First release This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programming flash memory ",
        "document_number" : "102447",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4806331",
        "sysurihash" : "KGMZCWzVlXV6Xdd1",
        "urihash" : "KGMZCWzVlXV6Xdd1",
        "sysuri" : "https://developer.arm.com/documentation/102447/0100/en/Programming-flash-memory",
        "systransactionid" : 1076407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554249600000,
        "topparentid" : 4806331,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665477848000,
        "sysconcepts" : "Arm Development ; flash ; programming ; platform ; common ; using Jython ; multiple images ; pack connections ; configuration parameters",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 4806331,
        "parentitem" : "63452cd8da191e7fe057f31b",
        "concepts" : "Arm Development ; flash ; programming ; platform ; common ; using Jython ; multiple images ; pack connections ; configuration parameters",
        "documenttype" : "html",
        "isattachment" : "4806331",
        "sysindexeddate" : 1670945473000,
        "permanentid" : "b6a52454587346f6e2b9fb7ab3f8b6c8fab9b0e78b9a31e245bc65c0b95a",
        "syslanguage" : [ "English" ],
        "itemid" : "63452cd8da191e7fe057f31f",
        "transactionid" : 1076407,
        "title" : "Programming flash memory ",
        "products" : [ "Arm Compiler 5" ],
        "date" : 1670945473000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102447:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670945473804485311,
        "sysisattachment" : "4806331",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4806331,
        "size" : 943,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102447/0100/Programming-flash-memory?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670945472643,
        "syssize" : 943,
        "sysdate" : 1670945473000,
        "haslayout" : "1",
        "topparent" : "4806331",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4806331,
        "content_description" : "This guide explores different mechanisms for transferring your executable image to a target device, depending on the type of hardware you are using.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670945473000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102447/0100/Programming-flash-memory?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102447/0100/Programming-flash-memory?lang=en",
        "modified" : 1665477848000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670945473804485311,
        "uri" : "https://developer.arm.com/documentation/102447/0100/en/Programming-flash-memory",
        "syscollection" : "default"
      },
      "Title" : "Programming flash memory",
      "Uri" : "https://developer.arm.com/documentation/102447/0100/en/Programming-flash-memory",
      "PrintableUri" : "https://developer.arm.com/documentation/102447/0100/en/Programming-flash-memory",
      "ClickUri" : "https://developer.arm.com/documentation/102447/0100/Programming-flash-memory?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102447/0100/en/Programming-flash-memory",
      "Excerpt" : "Programming flash memory Flash is a common type of non-volatile memory that is used to store code and ... Arm Development Studio includes platform entries for common development boards, which ...",
      "FirstSentences" : "Programming flash memory Flash is a common type of non-volatile memory that is used to store code and data. Arm Development Studio includes platform entries for common development boards, which ..."
    }, {
      "title" : "Running software on your target",
      "uri" : "https://developer.arm.com/documentation/102447/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102447/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102447/0100/en",
      "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Running software on your target Version 1.0 Release information Issue Date Confidentiality Change 0100-01 3 April 2019 Non-Confidential First release This document is protected by copyright and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2416,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Running software on your target ",
        "document_number" : "102447",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4806331",
        "sysurihash" : "TfEAvLQu6Lj5VTFd",
        "urihash" : "TfEAvLQu6Lj5VTFd",
        "sysuri" : "https://developer.arm.com/documentation/102447/0100/en",
        "systransactionid" : 1076407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554249600000,
        "topparentid" : 4806331,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665477848000,
        "sysconcepts" : "documentation ; arm ; Running software ; express ; Non-Confidential ; Confidentiality ; target ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "concepts" : "documentation ; arm ; Running software ; express ; Non-Confidential ; Confidentiality ; target ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
        "documenttype" : "html",
        "sysindexeddate" : 1670945473000,
        "permanentid" : "014396700098b3a430ec598b8175195f741a9c764a8ec6de0befef7d9de9",
        "syslanguage" : [ "English" ],
        "itemid" : "63452cd8da191e7fe057f31b",
        "transactionid" : 1076407,
        "title" : "Running software on your target ",
        "products" : [ "Arm Compiler 5" ],
        "date" : 1670945473000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102447:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670945473793394215,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4314,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670945472643,
        "syssize" : 4314,
        "sysdate" : 1670945473000,
        "haslayout" : "1",
        "topparent" : "4806331",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4806331,
        "content_description" : "This guide explores different mechanisms for transferring your executable image to a target device, depending on the type of hardware you are using.",
        "wordcount" : 294,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670945473000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102447/0100/?lang=en",
        "modified" : 1665477848000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670945473793394215,
        "uri" : "https://developer.arm.com/documentation/102447/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Running software on your target",
      "Uri" : "https://developer.arm.com/documentation/102447/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102447/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102447/0100/en",
      "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Running software on your target Version 1.0 Release information Issue Date Confidentiality Change 0100-01 3 April 2019 Non-Confidential First release This document is protected by copyright and ..."
    }, {
      "title" : "Transfer your code to a hardware target",
      "uri" : "https://developer.arm.com/documentation/102447/0100/en/Transfer-your-code-to-a-hardware-target",
      "printableUri" : "https://developer.arm.com/documentation/102447/0100/en/Transfer-your-code-to-a-hardware-target",
      "clickUri" : "https://developer.arm.com/documentation/102447/0100/Transfer-your-code-to-a-hardware-target?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102447/0100/en/Transfer-your-code-to-a-hardware-target",
      "excerpt" : "Transfer your code to a hardware target There are a number of different mechanisms for transferring ... The Getting your program on your board tutorial provides information for Mbed users.",
      "firstSentences" : "Transfer your code to a hardware target There are a number of different mechanisms for transferring your executable image to a target device, depending on the type of hardware that you are using.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2416,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Running software on your target",
        "uri" : "https://developer.arm.com/documentation/102447/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102447/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102447/0100/en",
        "excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Running software on your target Version 1.0 Release information Issue Date Confidentiality Change 0100-01 3 April 2019 Non-Confidential First release This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Running software on your target ",
          "document_number" : "102447",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4806331",
          "sysurihash" : "TfEAvLQu6Lj5VTFd",
          "urihash" : "TfEAvLQu6Lj5VTFd",
          "sysuri" : "https://developer.arm.com/documentation/102447/0100/en",
          "systransactionid" : 1076407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554249600000,
          "topparentid" : 4806331,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665477848000,
          "sysconcepts" : "documentation ; arm ; Running software ; express ; Non-Confidential ; Confidentiality ; target ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; Running software ; express ; Non-Confidential ; Confidentiality ; target ; patents ; implementations ; offensive language ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers",
          "documenttype" : "html",
          "sysindexeddate" : 1670945473000,
          "permanentid" : "014396700098b3a430ec598b8175195f741a9c764a8ec6de0befef7d9de9",
          "syslanguage" : [ "English" ],
          "itemid" : "63452cd8da191e7fe057f31b",
          "transactionid" : 1076407,
          "title" : "Running software on your target ",
          "products" : [ "Arm Compiler 5" ],
          "date" : 1670945473000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102447:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670945473793394215,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4314,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670945472643,
          "syssize" : 4314,
          "sysdate" : 1670945473000,
          "haslayout" : "1",
          "topparent" : "4806331",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4806331,
          "content_description" : "This guide explores different mechanisms for transferring your executable image to a target device, depending on the type of hardware you are using.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670945473000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102447/0100/?lang=en",
          "modified" : 1665477848000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670945473793394215,
          "uri" : "https://developer.arm.com/documentation/102447/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Running software on your target",
        "Uri" : "https://developer.arm.com/documentation/102447/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102447/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102447/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102447/0100/en",
        "Excerpt" : "Copyright \\u00A9 2019 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Running software on your target Version 1.0 Release information Issue Date Confidentiality Change 0100-01 3 April 2019 Non-Confidential First release This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Transfer your code to a hardware target ",
        "document_number" : "102447",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4806331",
        "sysurihash" : "4R1YttGe0bWF9KiF",
        "urihash" : "4R1YttGe0bWF9KiF",
        "sysuri" : "https://developer.arm.com/documentation/102447/0100/en/Transfer-your-code-to-a-hardware-target",
        "systransactionid" : 1076407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554249600000,
        "topparentid" : 4806331,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665477848000,
        "sysconcepts" : "Cortex-M processors ; video tutorial ; hardware ; Arm ; Cortex-A ; target ; Linux kernel ; DSTREAM unit ; flash memory ; heterogeneous systems ; developing software ; STM32F4 Discovery ; executable image",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 4806331,
        "parentitem" : "63452cd8da191e7fe057f31b",
        "concepts" : "Cortex-M processors ; video tutorial ; hardware ; Arm ; Cortex-A ; target ; Linux kernel ; DSTREAM unit ; flash memory ; heterogeneous systems ; developing software ; STM32F4 Discovery ; executable image",
        "documenttype" : "html",
        "isattachment" : "4806331",
        "sysindexeddate" : 1670945473000,
        "permanentid" : "251daa28f1f2a9c0baa1b5e92db5dbcbc9f89265c2542f50d715ec3618a5",
        "syslanguage" : [ "English" ],
        "itemid" : "63452cd8da191e7fe057f31e",
        "transactionid" : 1076407,
        "title" : "Transfer your code to a hardware target ",
        "products" : [ "Arm Compiler 5" ],
        "date" : 1670945473000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102447:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670945473771135695,
        "sysisattachment" : "4806331",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4806331,
        "size" : 947,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102447/0100/Transfer-your-code-to-a-hardware-target?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670945472643,
        "syssize" : 947,
        "sysdate" : 1670945473000,
        "haslayout" : "1",
        "topparent" : "4806331",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4806331,
        "content_description" : "This guide explores different mechanisms for transferring your executable image to a target device, depending on the type of hardware you are using.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670945473000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102447/0100/Transfer-your-code-to-a-hardware-target?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102447/0100/Transfer-your-code-to-a-hardware-target?lang=en",
        "modified" : 1665477848000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670945473771135695,
        "uri" : "https://developer.arm.com/documentation/102447/0100/en/Transfer-your-code-to-a-hardware-target",
        "syscollection" : "default"
      },
      "Title" : "Transfer your code to a hardware target",
      "Uri" : "https://developer.arm.com/documentation/102447/0100/en/Transfer-your-code-to-a-hardware-target",
      "PrintableUri" : "https://developer.arm.com/documentation/102447/0100/en/Transfer-your-code-to-a-hardware-target",
      "ClickUri" : "https://developer.arm.com/documentation/102447/0100/Transfer-your-code-to-a-hardware-target?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102447/0100/en/Transfer-your-code-to-a-hardware-target",
      "Excerpt" : "Transfer your code to a hardware target There are a number of different mechanisms for transferring ... The Getting your program on your board tutorial provides information for Mbed users.",
      "FirstSentences" : "Transfer your code to a hardware target There are a number of different mechanisms for transferring your executable image to a target device, depending on the type of hardware that you are using."
    } ],
    "totalNumberOfChildResults" : 5,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Running software on your target ",
      "document_number" : "102447",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "4806331",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "GEEsfM1onnhGuOa9",
      "urihash" : "GEEsfM1onnhGuOa9",
      "sysuri" : "https://developer.arm.com/documentation/102447/0100/en/pdf/running_software_on_your_target_102447_0100_01_en.pdf",
      "keywords" : "2a2a8d3, Arm Compiler",
      "systransactionid" : 1076407,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1554249600000,
      "topparentid" : 4806331,
      "numberofpages" : 8,
      "sysconcepts" : "Development Studio ; flash memory ; arm ; executable image ; programming ; targeting ; hardware ; Linux kernel ; Cortex-M processors ; video tutorial ; export laws ; environment ; pack connections ; configuration parameters ; platform entries",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
      "attachmentparentid" : 4806331,
      "parentitem" : "63452cd8da191e7fe057f31b",
      "concepts" : "Development Studio ; flash memory ; arm ; executable image ; programming ; targeting ; hardware ; Linux kernel ; Cortex-M processors ; video tutorial ; export laws ; environment ; pack connections ; configuration parameters ; platform entries",
      "documenttype" : "pdf",
      "isattachment" : "4806331",
      "sysindexeddate" : 1670945473000,
      "permanentid" : "f027cc5c955698077f58f587844e41e7f2bc402414aa2392d52b747a853e",
      "syslanguage" : [ "English" ],
      "itemid" : "63452cd8da191e7fe057f320",
      "transactionid" : 1076407,
      "title" : "Running software on your target ",
      "subject" : "This guide explores different mechanisms for transferring your executable image to a target device, depending on the type of hardware you are using.",
      "date" : 1670945473000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102447:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670945473953684526,
      "sysisattachment" : "4806331",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4806331,
      "size" : 90071,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/63452cd8da191e7fe057f320",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670945473636,
      "syssubject" : "This guide explores different mechanisms for transferring your executable image to a target device, depending on the type of hardware you are using.",
      "syssize" : 90071,
      "sysdate" : 1670945473000,
      "topparent" : "4806331",
      "author" : "Arm Ltd.",
      "label_version" : "1.0",
      "systopparentid" : 4806331,
      "content_description" : "This guide explores different mechanisms for transferring your executable image to a target device, depending on the type of hardware you are using.",
      "wordcount" : 438,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670945473000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/63452cd8da191e7fe057f320",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670945473953684526,
      "uri" : "https://developer.arm.com/documentation/102447/0100/en/pdf/running_software_on_your_target_102447_0100_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Running software on your target",
    "Uri" : "https://developer.arm.com/documentation/102447/0100/en/pdf/running_software_on_your_target_102447_0100_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102447/0100/en/pdf/running_software_on_your_target_102447_0100_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/63452cd8da191e7fe057f320",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102447/0100/en/pdf/running_software_on_your_target_102447_0100_01_en.pdf",
    "Excerpt" : "Non-Conﬁdential Page 2 of 8 ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved.",
    "FirstSentences" : "Running software on your target Version 1.0 Non-Conﬁdential Copyright © 2019 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102447_0100_01_en Running software on your target Running ..."
  }, {
    "title" : "Building Hello World using the Arm Compiler",
    "uri" : "https://developer.arm.com/documentation/102627/0100/en/pdf/building_hello_world_using_the_arm_compiler_102627_0100_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102627/0100/en/pdf/building_hello_world_using_the_arm_compiler_102627_0100_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62e92c877f3fe649b20b3e69",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en/pdf/building_hello_world_using_the_arm_compiler_102627_0100_02_en.pdf",
    "excerpt" : "Date ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... Copyright © 2020 Arm Limited (or its aﬃliates). All rights reserved. ... Product Status",
    "firstSentences" : "Building Hello World using the Arm Compiler Version 1.0 Non-Conﬁdential Copyright © 2020 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102627_0100_02_en Building Hello World using ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2416,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Building Hello World using the Arm Compiler",
      "uri" : "https://developer.arm.com/documentation/102627/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102627/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en",
      "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Building Hello World using the Arm Compiler Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 January 2020 Non-Confidential Initial release This document is protected by ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Building Hello World using the Arm Compiler ",
        "document_number" : "102627",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5296651",
        "sysurihash" : "8DiqDHBUFmr7Rdk5",
        "urihash" : "8DiqDHBUFmr7Rdk5",
        "sysuri" : "https://developer.arm.com/documentation/102627/0100/en",
        "systransactionid" : 1076406,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1577836800000,
        "topparentid" : 5296651,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659448455000,
        "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1670945436000,
        "permanentid" : "c062a9bd7e270b16106501722e9cd2cdf37cbb85ba4066a88ca52856564b",
        "syslanguage" : [ "English" ],
        "itemid" : "62e92c877f3fe649b20b3e61",
        "transactionid" : 1076406,
        "title" : "Building Hello World using the Arm Compiler ",
        "products" : [ "Arm Compiler 5" ],
        "date" : 1670945436000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102627:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670945436735228729,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4341,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670945435246,
        "syssize" : 4341,
        "sysdate" : 1670945436000,
        "haslayout" : "1",
        "topparent" : "5296651",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5296651,
        "content_description" : "In this tutorial, we show how to build a simple C program called hello_world.c with the Arm Compiler toolchain in DS-5.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670945436000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102627/0100/?lang=en",
        "modified" : 1659448455000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670945436735228729,
        "uri" : "https://developer.arm.com/documentation/102627/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Building Hello World using the Arm Compiler",
      "Uri" : "https://developer.arm.com/documentation/102627/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102627/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en",
      "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Building Hello World using the Arm Compiler Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 January 2020 Non-Confidential Initial release This document is protected by ..."
    },
    "childResults" : [ {
      "title" : "Building Hello World using Arm Compiler",
      "uri" : "https://developer.arm.com/documentation/102627/0100/en/Building-Hello-World-using-Arm-Compiler",
      "printableUri" : "https://developer.arm.com/documentation/102627/0100/en/Building-Hello-World-using-Arm-Compiler",
      "clickUri" : "https://developer.arm.com/documentation/102627/0100/Building-Hello-World-using-Arm-Compiler?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en/Building-Hello-World-using-Arm-Compiler",
      "excerpt" : "Building Hello World using Arm Compiler In this tutorial, we show how to build a simple C program called hello_world.c ... You can find an overview of the Arm Compiler toolchain. ... Figure 1.",
      "firstSentences" : "Building Hello World using Arm Compiler In this tutorial, we show how to build a simple C program called hello_world.c with the Arm Compiler toolchain in DS-5. You can find an overview of the Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2416,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Building Hello World using the Arm Compiler",
        "uri" : "https://developer.arm.com/documentation/102627/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102627/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Building Hello World using the Arm Compiler Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 January 2020 Non-Confidential Initial release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Building Hello World using the Arm Compiler ",
          "document_number" : "102627",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5296651",
          "sysurihash" : "8DiqDHBUFmr7Rdk5",
          "urihash" : "8DiqDHBUFmr7Rdk5",
          "sysuri" : "https://developer.arm.com/documentation/102627/0100/en",
          "systransactionid" : 1076406,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1577836800000,
          "topparentid" : 5296651,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1659448455000,
          "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670945436000,
          "permanentid" : "c062a9bd7e270b16106501722e9cd2cdf37cbb85ba4066a88ca52856564b",
          "syslanguage" : [ "English" ],
          "itemid" : "62e92c877f3fe649b20b3e61",
          "transactionid" : 1076406,
          "title" : "Building Hello World using the Arm Compiler ",
          "products" : [ "Arm Compiler 5" ],
          "date" : 1670945436000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102627:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670945436735228729,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4341,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670945435246,
          "syssize" : 4341,
          "sysdate" : 1670945436000,
          "haslayout" : "1",
          "topparent" : "5296651",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5296651,
          "content_description" : "In this tutorial, we show how to build a simple C program called hello_world.c with the Arm Compiler toolchain in DS-5.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670945436000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102627/0100/?lang=en",
          "modified" : 1659448455000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670945436735228729,
          "uri" : "https://developer.arm.com/documentation/102627/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Building Hello World using the Arm Compiler",
        "Uri" : "https://developer.arm.com/documentation/102627/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102627/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Building Hello World using the Arm Compiler Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 January 2020 Non-Confidential Initial release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Building Hello World using Arm Compiler ",
        "document_number" : "102627",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5296651",
        "sysurihash" : "fRbñgMNQ5oAtziba",
        "urihash" : "fRbñgMNQ5oAtziba",
        "sysuri" : "https://developer.arm.com/documentation/102627/0100/en/Building-Hello-World-using-Arm-Compiler",
        "systransactionid" : 1076406,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1577836800000,
        "topparentid" : 5296651,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659448455000,
        "sysconcepts" : "Arm Compiler ; Development Studio ; program called",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 5296651,
        "parentitem" : "62e92c877f3fe649b20b3e61",
        "concepts" : "Arm Compiler ; Development Studio ; program called",
        "documenttype" : "html",
        "isattachment" : "5296651",
        "sysindexeddate" : 1670945436000,
        "permanentid" : "42e8efb866f0116349a23d3ad729c6584346f1f92c5ccb29e9f2ddc3c4cb",
        "syslanguage" : [ "English" ],
        "itemid" : "62e92c877f3fe649b20b3e63",
        "transactionid" : 1076406,
        "title" : "Building Hello World using Arm Compiler ",
        "products" : [ "Arm Compiler 5" ],
        "date" : 1670945436000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102627:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670945436828794661,
        "sysisattachment" : "5296651",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5296651,
        "size" : 444,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102627/0100/Building-Hello-World-using-Arm-Compiler?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670945435246,
        "syssize" : 444,
        "sysdate" : 1670945436000,
        "haslayout" : "1",
        "topparent" : "5296651",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5296651,
        "content_description" : "In this tutorial, we show how to build a simple C program called hello_world.c with the Arm Compiler toolchain in DS-5.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670945436000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102627/0100/Building-Hello-World-using-Arm-Compiler?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102627/0100/Building-Hello-World-using-Arm-Compiler?lang=en",
        "modified" : 1659448455000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670945436828794661,
        "uri" : "https://developer.arm.com/documentation/102627/0100/en/Building-Hello-World-using-Arm-Compiler",
        "syscollection" : "default"
      },
      "Title" : "Building Hello World using Arm Compiler",
      "Uri" : "https://developer.arm.com/documentation/102627/0100/en/Building-Hello-World-using-Arm-Compiler",
      "PrintableUri" : "https://developer.arm.com/documentation/102627/0100/en/Building-Hello-World-using-Arm-Compiler",
      "ClickUri" : "https://developer.arm.com/documentation/102627/0100/Building-Hello-World-using-Arm-Compiler?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en/Building-Hello-World-using-Arm-Compiler",
      "Excerpt" : "Building Hello World using Arm Compiler In this tutorial, we show how to build a simple C program called hello_world.c ... You can find an overview of the Arm Compiler toolchain. ... Figure 1.",
      "FirstSentences" : "Building Hello World using Arm Compiler In this tutorial, we show how to build a simple C program called hello_world.c with the Arm Compiler toolchain in DS-5. You can find an overview of the Arm ..."
    }, {
      "title" : "Configure compiler settings",
      "uri" : "https://developer.arm.com/documentation/102627/0100/en/Configure-compiler-settings",
      "printableUri" : "https://developer.arm.com/documentation/102627/0100/en/Configure-compiler-settings",
      "clickUri" : "https://developer.arm.com/documentation/102627/0100/Configure-compiler-settings?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en/Configure-compiler-settings",
      "excerpt" : "Configure compiler settings To configure compiler settings, follow the steps: Select the ... Select Project > Properties from the main menu to display the Properties dialog box. ... Figure 1.",
      "firstSentences" : "Configure compiler settings To configure compiler settings, follow the steps: Select the Hello World project in the Project Explorer view. Select Project > Properties from the main menu to display ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2416,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Building Hello World using the Arm Compiler",
        "uri" : "https://developer.arm.com/documentation/102627/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102627/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Building Hello World using the Arm Compiler Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 January 2020 Non-Confidential Initial release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Building Hello World using the Arm Compiler ",
          "document_number" : "102627",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5296651",
          "sysurihash" : "8DiqDHBUFmr7Rdk5",
          "urihash" : "8DiqDHBUFmr7Rdk5",
          "sysuri" : "https://developer.arm.com/documentation/102627/0100/en",
          "systransactionid" : 1076406,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1577836800000,
          "topparentid" : 5296651,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1659448455000,
          "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670945436000,
          "permanentid" : "c062a9bd7e270b16106501722e9cd2cdf37cbb85ba4066a88ca52856564b",
          "syslanguage" : [ "English" ],
          "itemid" : "62e92c877f3fe649b20b3e61",
          "transactionid" : 1076406,
          "title" : "Building Hello World using the Arm Compiler ",
          "products" : [ "Arm Compiler 5" ],
          "date" : 1670945436000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102627:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670945436735228729,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4341,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670945435246,
          "syssize" : 4341,
          "sysdate" : 1670945436000,
          "haslayout" : "1",
          "topparent" : "5296651",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5296651,
          "content_description" : "In this tutorial, we show how to build a simple C program called hello_world.c with the Arm Compiler toolchain in DS-5.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670945436000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102627/0100/?lang=en",
          "modified" : 1659448455000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670945436735228729,
          "uri" : "https://developer.arm.com/documentation/102627/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Building Hello World using the Arm Compiler",
        "Uri" : "https://developer.arm.com/documentation/102627/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102627/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Building Hello World using the Arm Compiler Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 January 2020 Non-Confidential Initial release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Configure compiler settings ",
        "document_number" : "102627",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5296651",
        "sysurihash" : "fBuWDjYjBbl21SUU",
        "urihash" : "fBuWDjYjBbl21SUU",
        "sysuri" : "https://developer.arm.com/documentation/102627/0100/en/Configure-compiler-settings",
        "systransactionid" : 1076406,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1577836800000,
        "topparentid" : 5296651,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659448455000,
        "sysconcepts" : "compiler settings ; Project Explorer",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 5296651,
        "parentitem" : "62e92c877f3fe649b20b3e61",
        "concepts" : "compiler settings ; Project Explorer",
        "documenttype" : "html",
        "isattachment" : "5296651",
        "sysindexeddate" : 1670945436000,
        "permanentid" : "60345c4f808c0fe12d701832b92823e2ede256a56776edeb0c22887d0e23",
        "syslanguage" : [ "English" ],
        "itemid" : "62e92c877f3fe649b20b3e65",
        "transactionid" : 1076406,
        "title" : "Configure compiler settings ",
        "products" : [ "Arm Compiler 5" ],
        "date" : 1670945436000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102627:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670945436798389979,
        "sysisattachment" : "5296651",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5296651,
        "size" : 600,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102627/0100/Configure-compiler-settings?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670945435246,
        "syssize" : 600,
        "sysdate" : 1670945436000,
        "haslayout" : "1",
        "topparent" : "5296651",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5296651,
        "content_description" : "In this tutorial, we show how to build a simple C program called hello_world.c with the Arm Compiler toolchain in DS-5.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670945436000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102627/0100/Configure-compiler-settings?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102627/0100/Configure-compiler-settings?lang=en",
        "modified" : 1659448455000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670945436798389979,
        "uri" : "https://developer.arm.com/documentation/102627/0100/en/Configure-compiler-settings",
        "syscollection" : "default"
      },
      "Title" : "Configure compiler settings",
      "Uri" : "https://developer.arm.com/documentation/102627/0100/en/Configure-compiler-settings",
      "PrintableUri" : "https://developer.arm.com/documentation/102627/0100/en/Configure-compiler-settings",
      "ClickUri" : "https://developer.arm.com/documentation/102627/0100/Configure-compiler-settings?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en/Configure-compiler-settings",
      "Excerpt" : "Configure compiler settings To configure compiler settings, follow the steps: Select the ... Select Project > Properties from the main menu to display the Properties dialog box. ... Figure 1.",
      "FirstSentences" : "Configure compiler settings To configure compiler settings, follow the steps: Select the Hello World project in the Project Explorer view. Select Project > Properties from the main menu to display ..."
    }, {
      "title" : "Create a new project",
      "uri" : "https://developer.arm.com/documentation/102627/0100/en/Create-a-new-project",
      "printableUri" : "https://developer.arm.com/documentation/102627/0100/en/Create-a-new-project",
      "clickUri" : "https://developer.arm.com/documentation/102627/0100/Create-a-new-project?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en/Create-a-new-project",
      "excerpt" : "Figure 2. ... Select New > Source File from the context menu to display the New Source File dialog box. Figure 3. ... Hello world source code Create a new project ade26a6Arm Compiler 5",
      "firstSentences" : "Create a new project To create a new project, follow the steps: Select File > New > C Project from the main menu to display the C Project dialog box. Figure 1. New C Project option under File menu.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2416,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Building Hello World using the Arm Compiler",
        "uri" : "https://developer.arm.com/documentation/102627/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102627/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en",
        "excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Building Hello World using the Arm Compiler Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 January 2020 Non-Confidential Initial release This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Building Hello World using the Arm Compiler ",
          "document_number" : "102627",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "5296651",
          "sysurihash" : "8DiqDHBUFmr7Rdk5",
          "urihash" : "8DiqDHBUFmr7Rdk5",
          "sysuri" : "https://developer.arm.com/documentation/102627/0100/en",
          "systransactionid" : 1076406,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1577836800000,
          "topparentid" : 5296651,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1659448455000,
          "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670945436000,
          "permanentid" : "c062a9bd7e270b16106501722e9cd2cdf37cbb85ba4066a88ca52856564b",
          "syslanguage" : [ "English" ],
          "itemid" : "62e92c877f3fe649b20b3e61",
          "transactionid" : 1076406,
          "title" : "Building Hello World using the Arm Compiler ",
          "products" : [ "Arm Compiler 5" ],
          "date" : 1670945436000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102627:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670945436735228729,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4341,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670945435246,
          "syssize" : 4341,
          "sysdate" : 1670945436000,
          "haslayout" : "1",
          "topparent" : "5296651",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5296651,
          "content_description" : "In this tutorial, we show how to build a simple C program called hello_world.c with the Arm Compiler toolchain in DS-5.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670945436000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102627/0100/?lang=en",
          "modified" : 1659448455000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670945436735228729,
          "uri" : "https://developer.arm.com/documentation/102627/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Building Hello World using the Arm Compiler",
        "Uri" : "https://developer.arm.com/documentation/102627/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102627/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102627/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en",
        "Excerpt" : "Copyright \\u00A9 2020 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Building Hello World using the Arm Compiler Version 1.0 Release information Issue Date Confidentiality Change 0100-02 1 January 2020 Non-Confidential Initial release This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Create a new project ",
        "document_number" : "102627",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "5296651",
        "sysurihash" : "OðDWRIofjRsFG4Oa",
        "urihash" : "OðDWRIofjRsFG4Oa",
        "sysuri" : "https://developer.arm.com/documentation/102627/0100/en/Create-a-new-project",
        "systransactionid" : 1076406,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1577836800000,
        "topparentid" : 5296651,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659448455000,
        "sysconcepts" : "source file ; Project Explorer ; editor ; context ; Right-click",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 5296651,
        "parentitem" : "62e92c877f3fe649b20b3e61",
        "concepts" : "source file ; Project Explorer ; editor ; context ; Right-click",
        "documenttype" : "html",
        "isattachment" : "5296651",
        "sysindexeddate" : 1670945436000,
        "permanentid" : "4ab63e0b641d78809b79cbefbda53e07da9775f353198213f968485af869",
        "syslanguage" : [ "English" ],
        "itemid" : "62e92c877f3fe649b20b3e64",
        "transactionid" : 1076406,
        "title" : "Create a new project ",
        "products" : [ "Arm Compiler 5" ],
        "date" : 1670945436000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102627:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670945436757110175,
        "sysisattachment" : "5296651",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5296651,
        "size" : 1024,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102627/0100/Create-a-new-project?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670945435246,
        "syssize" : 1024,
        "sysdate" : 1670945436000,
        "haslayout" : "1",
        "topparent" : "5296651",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5296651,
        "content_description" : "In this tutorial, we show how to build a simple C program called hello_world.c with the Arm Compiler toolchain in DS-5.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670945436000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102627/0100/Create-a-new-project?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102627/0100/Create-a-new-project?lang=en",
        "modified" : 1659448455000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670945436757110175,
        "uri" : "https://developer.arm.com/documentation/102627/0100/en/Create-a-new-project",
        "syscollection" : "default"
      },
      "Title" : "Create a new project",
      "Uri" : "https://developer.arm.com/documentation/102627/0100/en/Create-a-new-project",
      "PrintableUri" : "https://developer.arm.com/documentation/102627/0100/en/Create-a-new-project",
      "ClickUri" : "https://developer.arm.com/documentation/102627/0100/Create-a-new-project?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en/Create-a-new-project",
      "Excerpt" : "Figure 2. ... Select New > Source File from the context menu to display the New Source File dialog box. Figure 3. ... Hello world source code Create a new project ade26a6Arm Compiler 5",
      "FirstSentences" : "Create a new project To create a new project, follow the steps: Select File > New > C Project from the main menu to display the C Project dialog box. Figure 1. New C Project option under File menu."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Building Hello World using the Arm Compiler ",
      "document_number" : "102627",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "5296651",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "NDzDHuF8ð0tQxWys",
      "urihash" : "NDzDHuF8ð0tQxWys",
      "sysuri" : "https://developer.arm.com/documentation/102627/0100/en/pdf/building_hello_world_using_the_arm_compiler_102627_0100_02_en.pdf",
      "keywords" : "ade26a6, Arm Compiler 5",
      "systransactionid" : 1076406,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1577836800000,
      "topparentid" : 5296651,
      "numberofpages" : 15,
      "sysconcepts" : "new source ; arm ; party patents ; languages ; industry ; agreement ; output image ; program called ; inclusive communities ; developed product ; internal classification ; usage guidelines ; corporate logo ; Non-Confidential ; subsidiaries ; translation",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
      "attachmentparentid" : 5296651,
      "parentitem" : "62e92c877f3fe649b20b3e61",
      "concepts" : "new source ; arm ; party patents ; languages ; industry ; agreement ; output image ; program called ; inclusive communities ; developed product ; internal classification ; usage guidelines ; corporate logo ; Non-Confidential ; subsidiaries ; translation",
      "documenttype" : "pdf",
      "isattachment" : "5296651",
      "sysindexeddate" : 1670945437000,
      "permanentid" : "9370bf24205aadc012377ea353fdc5a4ca5eef7424bc68c8acadd78b174e",
      "syslanguage" : [ "English" ],
      "itemid" : "62e92c877f3fe649b20b3e69",
      "transactionid" : 1076406,
      "title" : "Building Hello World using the Arm Compiler ",
      "subject" : "In this tutorial, we show how to build a simple C program called hello_world.c with the Arm Compiler toolchain in DS-5.",
      "date" : 1670945436000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102627:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670945436998970564,
      "sysisattachment" : "5296651",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5296651,
      "size" : 461622,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62e92c877f3fe649b20b3e69",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670945436579,
      "syssubject" : "In this tutorial, we show how to build a simple C program called hello_world.c with the Arm Compiler toolchain in DS-5.",
      "syssize" : 461622,
      "sysdate" : 1670945436000,
      "topparent" : "5296651",
      "author" : "Arm Ltd.",
      "label_version" : "1.0",
      "systopparentid" : 5296651,
      "content_description" : "In this tutorial, we show how to build a simple C program called hello_world.c with the Arm Compiler toolchain in DS-5.",
      "wordcount" : 398,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670945437000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62e92c877f3fe649b20b3e69",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670945436998970564,
      "uri" : "https://developer.arm.com/documentation/102627/0100/en/pdf/building_hello_world_using_the_arm_compiler_102627_0100_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Building Hello World using the Arm Compiler",
    "Uri" : "https://developer.arm.com/documentation/102627/0100/en/pdf/building_hello_world_using_the_arm_compiler_102627_0100_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102627/0100/en/pdf/building_hello_world_using_the_arm_compiler_102627_0100_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62e92c877f3fe649b20b3e69",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102627/0100/en/pdf/building_hello_world_using_the_arm_compiler_102627_0100_02_en.pdf",
    "Excerpt" : "Date ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... Copyright © 2020 Arm Limited (or its aﬃliates). All rights reserved. ... Product Status",
    "FirstSentences" : "Building Hello World using the Arm Compiler Version 1.0 Non-Conﬁdential Copyright © 2020 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102627_0100_02_en Building Hello World using ..."
  } ]
}