  **** HLS Build v2025.1 6135595
Sourcing Tcl script '/home/jjh/RL_test/for_ironman/synthesis/./script_tmp.tcl'
INFO: [HLS 200-1510] Running: open_project -reset project_tmp 
WARNING: [HLS 200-2182] The 'project_tmp' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Opening and resetting solution '/home/jjh/RL_test/for_ironman/synthesis/project_tmp'.
INFO: [HLS 200-1510] Running: set_top case_1 
INFO: [HLS 200-1510] Running: add_files case_1.cc 
INFO: [HLS 200-10] Adding design file 'case_1.cc' to the project
INFO: [HLS 200-1510] Running: open_solution solution_tmp -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./directive_tmp.tcl
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_m1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_s1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_n3_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_n3_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_n5_3 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_n6_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_n6_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_s3_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_n8_3 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_n9_3 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_n10_3 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_n11_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_s5_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_s6_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_n13_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_n14_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_n15_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_1/L_n15_3 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op temp -impl fabric case_1 temp_1_0 
ERROR: [HLS 200-101] set_directive_bind_op: Option 'op' cannot have value 'temp'.
[1mSYNTAX [0m[1msyn.directive.bind_op[0m=[1mlocation[0m=<string> [1mvariable[0m=<string> [1mop[0m=<value> [[1mimpl[0m=<value>] [[1mlatency[0m=<int>] 

    invoked from within
"set_directive_bind_op -op temp -impl fabric "case_1" temp_1_0"
    (file "./directive_tmp.tcl" line 47)
    invoked from within
"source "./directive_tmp.tcl""
    (file "/home/jjh/RL_test/for_ironman/synthesis/./script_tmp.tcl" line 8)
    invoked from within
"source /home/jjh/RL_test/for_ironman/synthesis/./script_tmp.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 2.05 seconds. Total CPU system time: 0.44 seconds. Total elapsed time: 2.33 seconds; peak allocated memory: 258.172 MB.
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
