// Seed: 2779110971
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output tri id_4,
    input wor id_5,
    input wire id_6,
    input tri id_7,
    output tri0 id_8
);
  assign id_8 = id_5 + 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output wand id_7
    , id_13,
    input wire id_8,
    input wand id_9,
    output tri0 id_10,
    output supply0 id_11
);
  assign id_7 = 1 < 1 ? 1 : 1;
  supply1 id_14;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_5,
      id_9,
      id_6,
      id_9,
      id_4,
      id_5,
      id_11
  );
  assign modCall_1.id_0 = 0;
  always @(posedge id_13)
    if (1) begin : LABEL_0
      if (id_14 * id_3 + 1) assert (id_9);
    end
endmodule
