Release: ASIP Programmer R-2021.03-TGT-220608
Tool: chessmk version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Configuration: Release_LLVM
Compiling "25_1.ll"
chess-clang --chess-verbose -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 ../../ir/25_1.ll -o../Release/chesswork/25_1.sfg --chess-proc-name=me
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I ../common' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/.' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-include aie_core.h' [-Wunused-command-line-argument]
Release: ipp R-2021.03-TGT-220608 
Tool: chess-clang version R-2021.03#e1852b6954#220608
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading processor configuration from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_llvm.cfg


chess-clang user time   =    0.19 s  /     0.18 s 	25_1
chess-clang system time =    0.02 s  /     0.01 s 	25_1
chess-clang real time   =    0.20 s  /     0.19 s 	25_1

noodle -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 +Oitm -iaie_core.h +Sinl +Olbb=200 +Opmsa +Olzyinl +w../Release/chesswork ../Release/chesswork/25_1.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q2=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q3=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl +Qfast=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Qz=+Sinl,+Olbb=200,+Opmsa,+Olzyinl me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: noodle version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib

Translating source file ...


Checking ...

Reading DSFG from: ../Release/chesswork/25_1.sfg

Translating ...

        unsigned main()
        void reduce_vec_kernel_function(unsigned, unsigned, unsigned)
        void reduce_kernel_function(unsigned, unsigned, unsigned)

Finishing ...


noodle user time   =    3.98 s  /     3.88 s 	25_1
noodle system time =    0.56 s  /     0.50 s 	25_1
noodle real time   =    4.54 s  /     4.39 s 	25_1

chess-backend 25_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V25_1 -L
chess-backend 25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V25_1 -L
chess-backend 25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V25_1 -L
chess-backend --gvt me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V25_1 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 25_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_.sfg
Collecting static variable register operations...


**** Bundling `F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE' ****
Applying long jump data
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib

   macro #35 (63 opn)
      matching... Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_.sfg
Reading LIB/ISG from: 25_1.lib
Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading DSFG from: 25_1-F_main_.sfg
Collecting static variable register operations...


Collecting static variable register operations...


**** Bundling `F_main' ****
**** Bundling `F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE' ****
Applying long jump data
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Applying long jump data

   macro #45 (80 opn)
      matching... Reading DSFG from: 25_1.gvt
Reading initial values from: 25_1.ini
Reading initial values from: 25_1.sfg
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

   macro #74 (4 opn)
      matching... 
Dumping object file '25_1.gvt.o' in ELF format with DWARF debug information (1)

tale user time   =    0.10 s  /     0.01 s 	25_1
tale system time =    0.04 s  /     0.00 s 	25_1
tale real time   =    0.34 s  /     0.02 s 	25_1

(4 p) (7 P)
      covering... (4 its) (cost 3509.952)

   macro #367 (7 opn)
      matching... (7 p) (19 P)
      covering... (5 its) (cost 3541.075)

   macro #70 (2 opn)
      matching... (1 p) (2 P)
      covering... (1 its) (cost 1180.021)

   macro #1115 (1 opn)
      matching... (2 p) (2 P)
      covering... (2 its) (cost 1180.020)

   macro #1074 (48 opn)
      matching... (31 p) (83 P)
      covering... (20 its) (cost 17556.502)


Total cost = 17556.502

cosel user time   =    0.50 s  /     0.41 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
cosel system time =    0.07 s  /     0.01 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
cosel real time   =    0.92 s  /     0.71 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE' ****
analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 1: (35)

sync/offset hazards solving


time (after hazard solving) =   0.330 s

routing control inputs

routing

1 of 1 ( 35 )
# uses: 27 +1 +1 +1 +1 +1 +32 +(21 p) (70 P)
      covering... (13 its) (cost 11906.327)

   macro #1041 (5 opn)
      matching... (5 p) (7 P)
      covering... (3 its) (cost 2359.064)

   macro #549 (18 opn)
      matching... (17 p) (22 P)
      covering... (9 its) (cost 8189.119)


Total cost = 31865.578

cosel user time   =    0.63 s  /     0.52 s 	25_1-F_main_
cosel system time =    0.04 s  /     0.00 s 	25_1-F_main_
cosel real time   =    1.44 s  /     1.10 s 	25_1-F_main_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 25_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
256 Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 25_1-F_main_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_main' ****
(41 p) (129 P)
      covering... (26 its) (cost 25764.709)


Total cost = 25764.709

cosel user time   =    0.87 s  /     0.77 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
cosel system time =    0.06 s  /     0.02 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
cosel real time   =    1.43 s  /     1.16 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE' ****
analysing connectivity in ISG
+1 +1 +1 +1 +1 +1 +1 +32 +analysing connectivity in ISG
8 +1 +4 +1 +1 +1 +4 +1 +9 +2 +3 +3 (check) (RS)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 2 complex patterns (2 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 0

amnesia user time   =    0.52 s  /     0.51 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
amnesia system time =    0.02 s  /     0.02 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
amnesia real time   =    0.76 s  /     0.75 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--mist1 -v -k110 --common 25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction

Compiling all mappings: 0%..initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 4: (23 14 1074)

2 of 4: (24 9 10 1115 1116)

3 of 4: (1041 4 67 71 32 66 70 367)

4 of 4: (549 74)

sync/offset hazards solving


time (after hazard solving) =   0.430 s

routing control inputs

routing

1 of 4 ( 14 1074 23 )
# uses: 25 +8 +100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
64 +1 +1 +1 +1 +1 +8 +2 +1 +1 +1 +1 +1 +1 ++1 ++1 ++1 +1 ++1 +1 (check) 


2 of 4 ( 4 1041 9 1116 1115 24 66 70 367 32 )
# uses: 14 +4 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (check) 


3 of 4 ( 10 )
# uses: 8 +1 +1 +1 +1 +1 +1 +1 +1 (check) 


4 of 4 ( 549 74 )
# uses: 19 +1 +1 +1 +1 +1 +1 +1 +1 +1 +3 +2 +17 +6 +3 +1 +3 +4 +1 +4 (check) (RS)(rlx +1)(RS)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 2 complex patterns (2 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 0

amnesia user time   =    0.49 s  /     0.48 s 	25_1-F_main_
amnesia system time =    0.01 s  /     0.01 s 	25_1-F_main_
amnesia real time   =    0.53 s  /     0.52 s 	25_1-F_main_

--mist1 -v -k110 --common 25_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 1: (45)

sync/offset hazards solving


time (after hazard solving) =   0.340 s

routing control inputs

routing

1 of 1 ( 45 )
# uses: 56 +1 +1 +1 +1 +1 +
Compiling all mappings: 0%..8 10%..20%..+30%..8 +40%..4 +1 +8 +8 +4 +1 +1 +1 +1 +1 +1 +1 +1 +4 +1 +1 +1 +1 +1 +1 +4 +1 +1 +1 +1 +1 +1 +4 50%..60%..70%..80%..+90%..1 100%

+1 adding manifest flow nodes ...
+
Constructing flow graphs ...
1 +1 +1 Scheduling basic blocks ...
+1 +2 
SW do-loop #1074 in "25_1/src/25_1.cc", line 37: (loop #13) :
critical cycle of length 17 : b98 -> b99 -> b100 -> b102 -> b103 -> b98
minimum length due to resources: 8
+scheduling SW do-loop #1074     	-> # cycles: 2 +222  
  -> SW do-loop #1074 in "25_1/src/25_1.cc", line 37: (loop #13) : 22 cycles
scheduling macro #1041     	-> # cycles: 14 
scheduling macro #1115     	-> # cycles: 6+ 
scheduling macro #70     	-> # cycles: 9 
scheduling macro #367     	-> # cycles: 1 20 
+1 +9 +2 scheduling macro #549     	-> # cycles: +1 +1 scheduling macro #35     	-> # cycles: +1 +3 +3 +4 +4 +4 9(check)  



final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 2 complex patterns (2 constants )
Creating 'dr_move' opns ...26 

Total number of cycles = 26

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.23 s  /     0.23 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist1 system time =    0.01 s  /     0.01 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist1 real time   =    0.37 s  /     0.37 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--showcolor -v -b --common 25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg0.116 to R
upgraded carrier of signal __arg1.118 to R
scheduling macro #74     	-> # cycles: 
number of 'reduced cluster size' : 0
7 

Total number of cycles = 87

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

amnesia user time   =    0.41 s  /     0.40 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
amnesia system time =    0.02 s  /     0.02 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
amnesia real time   =    0.61 s  /     0.59 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_


mist1 user time   =    0.12 s  /     0.12 s 	25_1-F_main_
mist1 system time =    0.00 s  /     0.00 s 	25_1-F_main_
mist1 real time   =    0.13 s  /     0.13 s 	25_1-F_main_

--showcolor -v -b --common 25_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
--mist1 -v -k110 --common 25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
initialisation
upgraded carrier of signal _cst.1260,__rt.1326 to R
upgraded carrier of signal __ct_1985229328.1355 to CLH
upgraded carrier of signal __ct_11534336.1357 to CLH
collect coupled operands: ....................................
  7 couplings found
collect RMW pairs: C LR M P R
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction
 SP W
Compiling all mappings: 0%..10%..20%..30%.. mcFPAdd mcFPMul mdMS mdSS mcCarry
register: C {CL CH}
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	assigning fields: CL[0] CL[1] CL[2]
	postbalancing   : none
	rematerialising : 0 moves

register: LR
upgraded carrier of signal __ct_1985229328.486 to CLH
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: P
	rmw pairs: 3
	coalescing      : ...
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 0
	assigning fields: 10 11 8 9 12 4 0 1
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
upgraded carrier of signal __ct_11534336.488 to CLH
collect coupled operands: ...	assigning fields:... VL[2] VL[6]
	postbalancing   : none
	rematerialising : 0 moves

.register: mcFPAdd
.	assigning fields:
	postbalancing   : none
..	rematerialising : 0 moves

.register: mcFPMul
	assigning fields:
	postbalancing   : .none
	rematerialising : 0 moves

.register: mdMS
	rmw pairs: 0
..	assigning fields: 0.
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
...	assigning fields:. 0...
  4 couplings found
 1collect RMW pairs: C
	postbalancing   :  LRnone
 M P R	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: .
	handle assignment constraints
	reassign aligned offsets: CL M P R(!) {VH VL}(!) mdMS mdSS
	updating reassigned offsets in sfg

collect coupled operands: ....................................
  0 couplings found
solving cycles: none

 SP Wsolving cycles: none

Writing LIB (with interprocedural optimisation data) to: 25_1-F_main__ra.lib

showcolor user time   =    0.19 s  /     0.19 s 	25_1-F_main_
showcolor system time =    0.01 s  /     0.01 s 	25_1-F_main_
showcolor real time   =    0.22 s  /     0.22 s 	25_1-F_main_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 25_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib
40%..
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops

SW do-loop #1074 in "25_1/src/25_1.cc", line 37: (loop #13) :
critical cycle of length 17 : b98 -> b99 -> b100 -> b102 -> b103 -> b98
minimum length due to resources: 8
scheduling SW do-loop #1074
(algo 2)	-> # cycles: 17  (== lower bound !)  -> no folding: 17
  -> SW do-loop #1074 in "25_1/src/25_1.cc", line 37: (loop #13) : 17 cycles
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #1041     	-> # cycles: 14 
scheduling macro #1118     	-> # cycles: 8 
scheduling macro #70     	-> # cycles: 1 
scheduling macro #1120     	-> # cycles: 5 
scheduling macro #367     	-> # cycles: 15 
scheduling macro #549     	-> # cycles:  mcFPAdd mcFPMul mdMS mdSS
register: C {CL CH}
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	assigning fields: CL[0] CL[1] CL[2]
	postbalancing   : none
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: P
	rmw pairs: 0
	assigning fields: 6 7
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 0
	assigning fields: 10 11 8 6 7 4
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	assigning fields: VL[2] VL[6]
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0 1
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: 
	handle assignment constraints
	reassign aligned offsets: CL M P R {VH VL} mdMS mdSS
	updating reassigned offsets in sfg

collect coupled operands: .......................
  0 couplings found
solving cycles: none

solving cycles: none

Writing LIB (with interprocedural optimisation data) to: 25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE__ra.lib

showcolor user time   =    0.40 s  /     0.39 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
showcolor system time =    0.01 s  /     0.01 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
showcolor real time   =    0.57 s  /     0.57 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib
9 

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
scheduling macro #74     	-> # cycles: scheduling macro #45     	-> # cycles: 14 

Total number of cycles = 83

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
49 

Total number of cycles = 49

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.39 s  /     0.39 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist1 real time   =    0.65 s  /     0.65 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--showcolor -v -b --common 25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction

Compiling all mappings: 0%..initialisation
100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``25_1-F_main_.mic'' ...

mist2 user time   =    0.56 s  /     0.56 s 	25_1-F_main_
mist2 system time =    0.01 s  /     0.01 s 	25_1-F_main_
mist2 real time   =    0.59 s  /     0.59 s 	25_1-F_main_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V25_1 -L --common 25_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 25_1.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '25_1-F_main_.o' in ELF format with DWARF debug information (1)
scheduling macro #35     	-> # cycles: 
tale user time   =    0.02 s  /     0.02 s 	25_1-F_main_
tale system time =    0.00 s  /     0.00 s 	25_1-F_main_
tale real time   =    0.06 s  /     0.02 s 	25_1-F_main_

20 

Total number of cycles = 20

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_.mic'' ...

mist2 user time   =    0.47 s  /     0.47 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist2 system time =    0.00 s  /     0.00 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist2 real time   =    0.73 s  /     0.73 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V25_1 -L --common 25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 25_1.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.01 s  /     0.01 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
tale real time   =    0.09 s  /     0.02 s 	25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_

upgraded carrier of signal _cst.715 to CLH
upgraded carrier of signal __ct_11534336.717 to CLH
collect coupled operands: ...............................
  4 couplings found
collect RMW pairs: C LR M P R SP W mcFPAdd mcFPMul mdMS mdSS
register: C {CL CH}
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	assigning fields: CL[0] CL[1] CL[2]
	postbalancing   : none
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: P
	rmw pairs: 0
	assigning fields: 6 7
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 0
	assigning fields: 10 11 8 9 12 13 14 7 6 4
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	assigning fields: VL[0] VL[2] VL[7] VL[6]
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0 1
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: 
	handle assignment constraints
	reassign aligned offsets: CL M P R {VH VL} mdMS mdSS
	updating reassigned offsets in sfg

collect coupled operands: ...............................
  0 couplings found
solving cycles: none

solving cycles: none

Writing LIB (with interprocedural optimisation data) to: 25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE__ra.lib

showcolor user time   =    1.21 s  /     1.20 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
showcolor system time =    0.04 s  /     0.04 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
showcolor real time   =    1.83 s  /     1.80 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction

Compiling all mappings: 0%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #45     	-> # cycles: 44 

Total number of cycles = 44

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_.mic'' ...

mist2 user time   =    0.49 s  /     0.49 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist2 system time =    0.01 s  /     0.01 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist2 real time   =    0.63 s  /     0.63 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V25_1 -L --common 25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 25_1.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.02 s  /     0.02 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
tale real time   =    0.12 s  /     0.08 s 	25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_

bridge -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -i -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../../scripts/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -I../../scripts/src -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 25_1.objlist -o../25_1.o -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading relocator definitions in file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading '25_1.objlist' ...
    Adding '25_1-F_main_.o' with source reference offset 0
    Adding '25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o' with source reference offset 0
    Adding '25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o' with source reference offset 0
    Adding '25_1.gvt.o' with source reference offset 0
Reading objectfile '25_1-F_main_.o' with Dwarf info...
Reading objectfile '25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o' with Dwarf info...
Reading objectfile '25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o' with Dwarf info...
Reading objectfile '25_1.gvt.o' with Dwarf info...
Library search path: .
Library search path: 
Loading aliases information from file '25_1.aliases'
Creating object file '../25_1.o'...
    Adding '25_1.gvt.o'...
    Adding '25_1-F_main_.o'...
    Adding '25_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o'...
    Adding '25_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o'...
Writing object file '../25_1.o' (1) ...

bridge user time   =    0.29 s  /     0.02 s 	../25_1.o
bridge system time =    0.04 s  /     0.01 s 	../25_1.o
bridge real time   =    0.45 s  /     0.05 s 	../25_1.o

darts -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno ../Release/25_1.o me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib:/home/xilinx/software/Vitis/2022.2/aietools/include:../common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:src:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/25_1.o''
Writing results to ``../Release/25_1.o.lst''

darts user time   =    1.01 s  /     0.58 s 	../Release/25_1.o
darts system time =    0.05 s  /     0.00 s 	../Release/25_1.o
darts real time   =    1.35 s  /     0.60 s 	../Release/25_1.o

Linking "../Release/25_1"
bridge -o../Release/25_1 ../Release/25_1.o -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -c25_1.bcf -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM -lme -lc -lm -lc++lite -lsoftfloat -S -export-locals -yMSMEM,SSMEM,SSMEM_tlast,WSSMEM_tlast,SSMEM_nb_sc,MSMEM_nb_sc -iconfig extra_memories.bcf -m -fC -fS -fH +m -T +work ../Release/chesswork -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading configuration in file '25_1.bcf'...
Reading relocator definitions in file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading objectfile '../Release/25_1.o' with Dwarf info...
Library search path: .
Library search path: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release/libme.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libc.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libm.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM/libc++lite.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release/libsoftfloat.a'...
Collecting symbols from object files...
Collecting absolute symbols...
Collecting stack range symbols...
Mapping _after chains...
Mapping after chain ...
    '_main_init' (258) at address 0x0
    '_main' (312) at address 0x110
Mapping and reserving symbols with fixed addresses...
    '_ZL11sync_buffer' (32) at address 0x3c000
    '_ZN12me_primitive3ss0E' (1, WSS_rsrc1) at address 0x0
    '_ZN12me_primitive3ss1E' (1, WSS_rsrc2) at address 0x1
    '_ZN12me_primitive4sst0E' (1, SSMEM_tlast) at address 0x0
    '_ZN12me_primitive4sst1E' (1, SSMEM_tlast) at address 0x1
    '_ZN12me_primitive4ssc0E' (1, SSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4ssc1E' (1, SSMEM_nb_sc) at address 0x1
    '_ZN12me_primitive5wsst0E' (1, WSSMEM_tlast) at address 0x0
    '_ZN12me_primitive5wsst1E' (1, WSSMEM_tlast) at address 0x1
    '_ZN12me_primitive3ms0E' (1, WMS_rsrc1) at address 0x0
    '_ZN12me_primitive3ms1E' (1, WMS_rsrc2) at address 0x1
    '_ZN12me_primitive4msc0E' (1, MSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4msc1E' (1, MSMEM_nb_sc) at address 0x1
Mapping _after chains...
Mapping and reserving overlays...
Overlaying pseudo-static stack-frame sections...
Mapping defined and space (bss) symbols...
Mapping read-only symbols...
Creating call-tree...
Mapping constructor and destructor sections...
Looking for duplicate symbols...
Creating call-tree...
Reserving text, data and space symbols found in 0 _mapping statements ...
Mapping and reserving global memory...
Reserving 9 text and data symbol(s) and 0 space symbol(s)...
    '_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE' (skipped)
    '_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE' (skipped)
    'ZERO' (skipped)
    'ONES' (skipped)
    '_fini' (190, PM)
    '_ZL7atexits' (32, DM_bankA)
    '_ZL10atexit_cnt' (4, DM_bankA)
    '__cxa_atexit' (skipped)
    '__cxa_finalize' (148, PM)
Applying relocators found in objectfiles...
    '../Release/25_1.o' (1113)
    '../Release/chesswork/.ear.work.2pq5dlk' (6)
    '../Release/chesswork/.ear.work.3KHldKk' (26)
    '../Release/chesswork/.ear.work.4OS90wl' (89)
    '../Release/chesswork/.ear.work.9KxnN1j' (86)
Creating physical data...
Creating executable file '../Release/25_1'...
Skipping memory 'MSMEM'
Skipping memory 'MSMEM_nb_sc'
Skipping memory 'SSMEM'
Skipping memory 'SSMEM_nb_sc'
Skipping memory 'SSMEM_tlast'
Skipping memory 'WSSMEM_tlast'
Creating memory-map

bridge user time   =    1.86 s  /     0.19 s 	../Release/25_1
bridge system time =    0.47 s  /     0.00 s 	../Release/25_1
bridge real time   =    2.47 s  /     0.22 s 	../Release/25_1

darts -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno +u ../Release/25_1 me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib:/home/xilinx/software/Vitis/2022.2/aietools/include:../common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:src:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/25_1''
Writing results to ``../Release/25_1.lst''
Writing results to ``../Release/25_1.srv''

darts user time   =    0.99 s  /     0.57 s 	../Release/25_1
darts system time =    0.05 s  /     0.01 s 	../Release/25_1
darts real time   =    1.71 s  /     1.22 s 	../Release/25_1

Compilation finished successfully (0 errors, 12 warnings) (17.43 s)
/home/xilinx/software/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/coreverify -obj 25_1 -s 4096 -pm 16384
