Description	DD MO RAM test 9G/H 9F/G		
Start		NEG	
Stop		NEG	
Clock		NEG	
Start Address	0x9800		
End Address	0x9BFF		
Delay	99		
Stop to Start	TRUE		
Clock to Phase2	TRUE		
Start to A15	TRUE		
NOP Mode	FALSE		
Force Write	TRUE		
Enable Address Counter	TRUE		
Enable Data Counter	TRUE		
Notes	For testing Motion Object RAM at 9G/H and 9F/G, LS245 at 8G (incorrectly labeled as 8H on some schematics). When prompted, turn off "Force R/W to LOW (write)" mode.		
Signal	Location	Pin	Signature
BR/W	9G/H	10	0000
MORA6	9G/H	1	0108
MORA5	9G/H	2	3A9A
MORA4	9G/H	3	H10F
MORA3	9G/H	4	HH53
MORA0	9G/H	5	7A33
MORA1	9G/H	6	29PP
MORA2	9G/H	7	0863
MORA7	9G/H	17	F61C
MORA8	9G/H	16	2946
MORA9	9G/H	15	4596
BR/W	9F/G	10	0000
MORA6	9F/G	1	0108
MORA5	9F/G	2	3A9A
MORA4	9F/G	3	H10F
MORA3	9F/G	4	HH53
MORA0	9F/G	5	7A33
MORA1	9F/G	6	29PP
MORA2	9F/G	7	0863
MORA7	9F/G	17	F61C
MORA8	9F/G	16	2946
MORA9	9F/G	15	4596
DB7	9G/H	11	F61C
DB6	9G/H	12	0108
DB5	9G/H	13	3A9A
DB4	9G/H	14	H10F
DB3	9F/G	11	HH53
DB2	9F/G	12	0863
DB1	9F/G	13	29PP
DB0	9F/G	14	7A33
READ 	R/W	LOW	XXXX
DB7	8G	9	F61C
DB6	8G	8	0108
DB5	8G	7	3A9A
DB4	8G	6	H10F
DB3	8G	5	HH53
DB2	8G	4	0863
DB1	8G	3	29PP
DB0	8G	2	7A33
VFLIP	4B	10	29PP
HFLIP	5A	3	7A33
