Design and Analysis of  CMOS Full-Adder 
 - Designed using LTspice using 180nm technology
 - with proper sizing of each transistor , the delay measured is 184ps and the average power dissipated is 12ÂµW

![imagealt](https://github.com/sura-sivareddy/CMOS-Full-Adder/blob/2627fd6a43fa71c6df4cceacdb2819c112024c33/Screenshot%202024-08-20%20005316.png)
