WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1316879 cumulative IPC: 3.797 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1316879 cumulative IPC: 3.797 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 53098477 heartbeat IPC: 0.1883 cumulative IPC: 0.09656 (Simulation time: 00 hr 10 min 08 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 51781599 cumulative IPC: 0.09656 (Simulation time: 00 hr 10 min 08 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 51781599 cumulative IPC: 0.09656 (Simulation time: 00 hr 10 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.09656 instructions: 5000001 cycles: 51781599
CPU 0 Branch Prediction Accuracy: 93.67% MPKI: 17.06 Average ROB Occupancy at Mispredict: 43.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.571
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 16.5
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     649603 HIT:     226205 MISS:     423398
LLC LOAD         ACCESS:     462509 HIT:     103355 MISS:     359154
LLC RFO          ACCESS:      11633 HIT:       3654 MISS:       7979
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     108929 HIT:     108869 MISS:         60
LLC TRANSLATION  ACCESS:      66532 HIT:      10327 MISS:      56205
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1154 cycles
cpu0_DTLB TOTAL        ACCESS:    1264578 HIT:     649746 MISS:     614832
cpu0_DTLB LOAD         ACCESS:    1264578 HIT:     649746 MISS:     614832
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 156.8 cycles
cpu0_ITLB TOTAL        ACCESS:          8 HIT:          8 MISS:          0
cpu0_ITLB LOAD         ACCESS:          8 HIT:          8 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1570204 HIT:     641197 MISS:     929007
cpu0_L1D LOAD         ACCESS:    1217702 HIT:     411341 MISS:     806361
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     251211 HIT:     219511 MISS:      31700
cpu0_L1D TRANSLATION  ACCESS:     101291 HIT:      10345 MISS:      90946
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 542.2 cycles
cpu0_L1I TOTAL        ACCESS:          8 HIT:          8 MISS:          0
cpu0_L1I LOAD         ACCESS:          8 HIT:          8 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     856671 HIT:     315989 MISS:     540682
cpu0_L2C LOAD         ACCESS:     599217 HIT:     136707 MISS:     462510
cpu0_L2C RFO          ACCESS:      20649 HIT:       9016 MISS:      11633
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     146304 HIT:     146297 MISS:          7
cpu0_L2C TRANSLATION  ACCESS:      90501 HIT:      23969 MISS:      66532
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 924.7 cycles
cpu0_STLB TOTAL        ACCESS:     466133 HIT:     389263 MISS:      76870
cpu0_STLB LOAD         ACCESS:     466133 HIT:     389263 MISS:      76870
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1242 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      18356
  ROW_BUFFER_MISS:     404924
 AVG DBUS CONGESTED CYCLE: 3.977
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1188
  FULL:      90233
