
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005213                       # Number of seconds simulated
sim_ticks                                  5213284000                       # Number of ticks simulated
final_tick                               3969785215000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174762                       # Simulator instruction rate (inst/s)
host_op_rate                                   198380                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               13516410                       # Simulator tick rate (ticks/s)
host_mem_usage                                 981100                       # Number of bytes of host memory used
host_seconds                                   385.70                       # Real time elapsed on the host
sim_insts                                    67405650                       # Number of instructions simulated
sim_ops                                      76515135                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst        23296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        89920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker         3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        29824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       101056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data        34816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        12608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        96128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.dtb.walker         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.itb.walker          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst         5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data        67840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.dtb.walker         4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.itb.walker         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       138304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data       605184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.dtb.walker          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data        31104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.dtb.walker          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data        30848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      2705216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3999360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        23296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        29824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        12608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst         5440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       138304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst         2496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        214400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       477056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          477056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         1405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker           53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data          544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.dtb.walker           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.itb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst           85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.dtb.walker           71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.itb.walker           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         2161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         9456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.dtb.walker           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data          486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data          482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        42269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               62490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          7454                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7454                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       429672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker       356014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      4468584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     17248245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       650646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       392843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      5720770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     19384327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       159592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        61382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       319185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      6678324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       331461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker       171869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      2418437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     18439049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.dtb.walker       220974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.itb.walker        85934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      1043488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     13012911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.dtb.walker       871620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.itb.walker       270079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     26529151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    116084986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.dtb.walker       159592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.itb.walker        12276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst        61382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data      5966297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.dtb.walker       110487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.itb.walker        12276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst       478777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data      5917192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     518908235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst             61382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data             36829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst             24553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data             49105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             767147924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4468584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      5720770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       319185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      2418437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      1043488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     26529151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst        61382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst       478777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst        61382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst        24553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         41125709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        91507771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             91507771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        91507771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       429672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker       356014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4468584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     17248245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       650646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       392843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      5720770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     19384327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       159592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        61382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       319185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      6678324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       331461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker       171869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      2418437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     18439049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.dtb.walker       220974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.itb.walker        85934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      1043488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     13012911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.dtb.walker       871620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.itb.walker       270079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     26529151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    116084986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.dtb.walker       159592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.itb.walker        12276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst        61382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data      5966297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.dtb.walker       110487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.itb.walker        12276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst       478777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data      5917192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    518908235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst            61382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data            36829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst            24553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data            49105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            858655696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       62476                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7454                       # Number of write requests accepted
system.mem_ctrls.readBursts                     62476                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7454                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                3988544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  475392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3998464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               477056                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1858                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              355                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5211538000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 62476                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7454                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        21140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    211.042573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.060911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.786284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10963     51.86%     51.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5126     24.25%     76.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1468      6.94%     83.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          712      3.37%     86.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          753      3.56%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          570      2.70%     92.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          260      1.23%     93.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          186      0.88%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1102      5.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        21140                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     141.226757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     81.851125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    918.942942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          439     99.55%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           441                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.843537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.803337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.192976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              278     63.04%     63.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.81%     64.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              118     26.76%     91.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               23      5.22%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      2.72%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.23%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           441                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1614278272                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2782797022                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  311605000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25902.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44652.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       765.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        91.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    766.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     91.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    46066                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2534                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      74525.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE      177335752                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       173940000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      4858026748                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                83001240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                76711320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                45288375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                41856375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0              249319200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1              236402400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0              25181280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1              22848480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0           340226640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1           340226640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0          3223933110                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1          3171599415                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0           297561750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1           343468500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0            4264511595                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1            4233113130                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           818.636056                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           812.608656                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq             323702                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            323702                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               167                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              167                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            51676                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            97092                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7358                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2196                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34135                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        20240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        20490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side         2357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side         3458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        36632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        18014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side         3308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         5100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        14646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        10304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side         2144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side         2895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        22162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        19427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side         2725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side         4335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        21769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        15999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side         2616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side         4056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       236530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       190144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side         6852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        29306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        12812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        10186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side         2040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side         2822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        15406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         9953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side         2222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side         2998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                753948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       647680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       690266                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side         3156                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side         3656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1172224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       567540                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side         6616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        10084                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       468672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       260316                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side         4288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side         5732                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       709184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       632892                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side         5436                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side         8496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       696512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       480656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side         4676                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side         6608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      7568832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      7156232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        10116                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        44196                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       409984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       256988                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side         4080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side         5644                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       492992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       261404                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side         4444                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side         5896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22605498                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          129936                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           516524                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.187972                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.390690                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                419432     81.20%     81.20% # Request fanout histogram
system.tol2bus.snoop_fanout::48                 97092     18.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             516524                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          261941843                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15239202                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          13388224                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1573246                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           2550742                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          27562957                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          12735006                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1662738                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           2589240                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         11000975                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          8097500                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1076492                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          1465495                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy         16665708                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy         13241030                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1371492                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          2213499                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         16359458                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         11477583                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1452241                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          2409993                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy        177783879                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            3.4                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        114999909                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          4327996                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy         18277971                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy          9621228                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy          8022752                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer38.occupancy          1021494                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.occupancy          1417490                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.occupancy         11573476                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer43.occupancy          7646496                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy          1115240                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy          1527994                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.membus.trans_dist::ReadReq               60939                       # Transaction distribution
system.membus.trans_dist::ReadResp              60939                       # Transaction distribution
system.membus.trans_dist::WriteReq                167                       # Transaction distribution
system.membus.trans_dist::WriteResp               167                       # Transaction distribution
system.membus.trans_dist::Writeback              7454                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7551                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2133                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1858                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1836                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1647                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       144165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       144691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 144691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          230                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4476416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4477238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4477238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             8015                       # Total snoops (count)
system.membus.snoop_fanout::samples             79817                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   79817    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               79817                       # Request fanout histogram
system.membus.reqLayer0.occupancy              241493                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              253998                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           143199947                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          577332642                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             11.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         758321                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       282455                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        22753                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       386639                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         374006                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    96.732611                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS         200709                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         4284                       # Number of incorrect RAS predictions.
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits             1056366                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1649                       # DTB read misses
system.switch_cpus0.dtb.write_hits             746670                       # DTB write hits
system.switch_cpus0.dtb.write_misses              684                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries             588                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                4                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults            79                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults               66                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses         1058015                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses         747354                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                  1803036                       # DTB hits
system.switch_cpus0.dtb.misses                   2333                       # DTB misses
system.switch_cpus0.dtb.accesses              1805369                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.inst_hits             1680265                       # ITB inst hits
system.switch_cpus0.itb.inst_misses               819                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries             333                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults              112                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses         1681084                       # ITB inst accesses
system.switch_cpus0.itb.hits                  1680265                       # DTB hits
system.switch_cpus0.itb.misses                    819                       # DTB misses
system.switch_cpus0.itb.accesses              1681084                       # DTB accesses
system.switch_cpus0.numCycles                 3724868                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       161222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               5196720                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             758321                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       574715                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3404380                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          52710                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles             10644                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles          378                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        29345                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        29383                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles          592                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1680105                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes            209                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      3662299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.654745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.201251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          825924     22.55%     22.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1015072     27.72%     50.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          418810     11.44%     61.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1402493     38.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      3662299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.203583                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.395142                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          433590                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1109351                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          1736510                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       359437                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         23404                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       245920                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3038                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       5542620                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        86050                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         23404                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          686307                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         208454                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       342287                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          1825965                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       575877                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       5445493                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts        32459                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       184753                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         32843                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         87099                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         77844                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.FullRegisterEvents        53566                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      5652731                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     26911803                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6105317                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups       528477                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps      5218750                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          433981                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        13697                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        10838                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           802957                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1088021                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       773205                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       306173                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        82444                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           5390188                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18638                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          5252108                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        11304                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       363808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       969301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1616                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      3662299                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.434101                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.108837                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       945561     25.82%     25.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       946878     25.85%     51.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1094875     29.90%     81.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       584462     15.96%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        90521      2.47%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5            2      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      3662299                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         514587     43.21%     43.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult          3482      0.29%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     43.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd         3459      0.29%     43.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     43.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp         3240      0.27%     44.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     44.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     44.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc         4233      0.36%     44.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult           22      0.00%     44.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc          976      0.08%     44.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     44.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        385757     32.39%     76.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       275270     23.11%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            5      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      3237182     61.64%     61.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        31021      0.59%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd        41527      0.79%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        23597      0.45%     63.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt         5842      0.11%     63.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        64093      1.22%     64.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult        11895      0.23%     65.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc        12469      0.24%     65.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1067044     20.32%     85.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       757433     14.42%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       5252108                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.410012                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1191026                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.226771                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     14785588                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      5499821                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      4951954                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads       583257                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes       273261                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       245872                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       6109939                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses         333190                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       348517                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        83590                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          448                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        43207                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         5584                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         5290                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         23404                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          46774                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1821                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      5409916                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1088021                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       773205                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        10511                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           260                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1090                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          448                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        10071                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        10424                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20495                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      5217796                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1052748                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        31983                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 1090                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1803619                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          650124                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            750871                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.400800                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               5201067                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              5197826                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          3193660                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          5780116                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.395439                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.552525                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       335385                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        17022                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        19802                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      3608066                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.396831                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.066435                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1644137     45.57%     45.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       971609     26.93%     72.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       362367     10.04%     82.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       159455      4.42%     86.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        95805      2.66%     89.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115353      3.20%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        59764      1.66%     94.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        50028      1.39%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       149548      4.14%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      3608066                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      4279014                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       5039857                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1734429                       # Number of memory references committed
system.switch_cpus0.commit.loads              1004431                       # Number of loads committed
system.switch_cpus0.commit.membars               6170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            625003                       # Number of branches committed
system.switch_cpus0.commit.fp_insts            240912                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          4661967                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       193557                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu      3121068     61.93%     61.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult        30608      0.61%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd        40058      0.79%     63.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp        21767      0.43%     63.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt         5841      0.12%     63.88% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.88% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc        62444      1.24%     65.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult        11241      0.22%     65.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc        12401      0.25%     65.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead      1004431     19.93%     85.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       729998     14.48%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total      5039857                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events       149548                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             8806371                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           10804763                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1577                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  62569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles             6550708                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts            4278384                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              5039227                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.870625                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.870625                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.148600                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.148600                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5627129                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        3645354                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads           468457                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          316737                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads         18844615                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         1211413                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads       11410833                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        107048                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups        1563643                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted       960877                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        80813                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       740806                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         649483                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    87.672481                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS         242714                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect        12976                       # Number of incorrect RAS predictions.
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            3                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits             1462574                       # DTB read hits
system.switch_cpus1.dtb.read_misses              2565                       # DTB read misses
system.switch_cpus1.dtb.write_hits             846802                       # DTB write hits
system.switch_cpus1.dtb.write_misses              507                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries             915                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                7                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults           130                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults               11                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses         1465139                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses         847309                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                  2309376                       # DTB hits
system.switch_cpus1.dtb.misses                   3072                       # DTB misses
system.switch_cpus1.dtb.accesses              2312448                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            3                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.inst_hits             3692816                       # ITB inst hits
system.switch_cpus1.itb.inst_misses               894                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries             721                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults               81                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses         3693710                       # ITB inst accesses
system.switch_cpus1.itb.hits                  3692816                       # DTB hits
system.switch_cpus1.itb.misses                    894                       # DTB misses
system.switch_cpus1.itb.accesses              3693710                       # DTB accesses
system.switch_cpus1.numCycles                 7774410                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       320509                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12154464                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1563643                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       892197                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              7262779                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         164470                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             17660                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles          349                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         2644                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        14065                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles         1174                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          3692636                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         4257                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes            168                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7701415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.771338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.148675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1209029     15.70%     15.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2535597     32.92%     48.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          764154      9.92%     58.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3192635     41.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7701415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.201127                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.563394                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          861024                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1656412                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          4458949                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       653650                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         71379                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       335069                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        11003                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12453218                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       289599                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         71379                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1413031                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         413812                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       173770                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          4543903                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1085519                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12184277                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts       112845                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       164577                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        242526                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        253484                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         55719                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.FullRegisterEvents       122226                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     16808664                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     61661720                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     15755687                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups      1339217                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps     14578088                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2230541                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         5618                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         4817                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1434694                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1631098                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       912563                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       263793                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        82780                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12043267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         9857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         11163510                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        77389                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1519195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4702737                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1291                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7701415                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.449540                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.994416                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1586014     20.59%     20.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2219472     28.82%     49.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      2856805     37.09%     86.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       929770     12.07%     98.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       105652      1.37%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         3702      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7701415                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1828833     64.08%     64.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         17246      0.60%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd         7561      0.26%     64.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     64.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp         5803      0.20%     65.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     65.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     65.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc         7188      0.25%     65.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult         3502      0.12%     65.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc          855      0.03%     65.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     65.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        599556     21.01%     86.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       383324     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            1      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8144320     72.95%     72.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       186132      1.67%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd        98072      0.88%     75.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp        50978      0.46%     75.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt        10828      0.10%     76.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc       162849      1.46%     77.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult        42266      0.38%     77.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc        45868      0.41%     78.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1556385     13.94%     92.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       865811      7.76%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      11163510                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.435930                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            2853868                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.255643                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     31542716                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     12890006                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     10428341                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads      1416973                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes       683028                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       606695                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13218134                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses         799243                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       248630                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       259688                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          722                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       112506                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         6805                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1862                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         71379                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         155675                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5344                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12053325                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1631098                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       912563                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         4780                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           213                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         4680                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          722                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        40559                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        33717                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        74276                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11069624                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1508066                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        90811                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  201                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2357941                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1266701                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            849875                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.423854                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11040605                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11035036                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7920638                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         17989561                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.419405                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.440291                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts      1402818                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         8566                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        69957                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7488889                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.405844                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.701697                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2460389     32.85%     32.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2510221     33.52%     66.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1434954     19.16%     85.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       414140      5.53%     91.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       215615      2.88%     93.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        93720      1.25%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       124795      1.67%     96.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        54610      0.73%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       180445      2.41%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7488889                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9365900                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10528209                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2171458                       # Number of memory references committed
system.switch_cpus1.commit.loads              1371405                       # Number of loads committed
system.switch_cpus1.commit.membars               4091                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1207220                       # Number of branches committed
system.switch_cpus1.commit.fp_insts            584303                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9485904                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       241468                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu      7784256     73.94%     73.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       184547      1.75%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd        93760      0.89%     76.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp        44670      0.42%     77.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt        10122      0.10%     77.10% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     77.10% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc       153204      1.46%     78.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult        40367      0.38%     78.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc        45825      0.44%     79.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead      1371405     13.03%     92.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite       800053      7.60%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total     10528209                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events       180445                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            19233291                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           24074648                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2512                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  72995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             2652138                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts            9365885                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10528194                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.830077                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.830077                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.204707                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.204707                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        13246262                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        8307812                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads          1226398                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          827593                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads         37889851                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         5682862                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads       21536188                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        243090                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        1546874                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       951883                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        72658                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       692696                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         652743                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    94.232246                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         240485                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        13212                       # Number of incorrect RAS predictions.
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits             1464104                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1648                       # DTB read misses
system.switch_cpus2.dtb.write_hits             823690                       # DTB write hits
system.switch_cpus2.dtb.write_misses              173                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries             690                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                2                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults           102                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses         1465752                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses         823863                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                  2287794                       # DTB hits
system.switch_cpus2.dtb.misses                   1821                       # DTB misses
system.switch_cpus2.dtb.accesses              2289615                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.inst_hits             3721173                       # ITB inst hits
system.switch_cpus2.itb.inst_misses               551                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries             555                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                9                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses         3721724                       # ITB inst accesses
system.switch_cpus2.itb.hits                  3721173                       # DTB hits
system.switch_cpus2.itb.misses                    551                       # DTB misses
system.switch_cpus2.itb.accesses              3721724                       # DTB accesses
system.switch_cpus2.numCycles                 7447113                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       174137                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12271536                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1546874                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       893228                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              7177027                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         146284                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             13244                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles          753                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         1611                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          3721134                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          794                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes             44                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7440062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.843366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.110643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0          896098     12.04%     12.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2574416     34.60%     46.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          768303     10.33%     56.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3201245     43.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7440062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.207715                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.647825                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles          741213                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1477556                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          4486093                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       668919                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         66280                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       336236                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6884                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12597598                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts       260852                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         66280                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1287377                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         347544                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        41259                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          4593702                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1103899                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12345083                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts       107071                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       164011                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        254668                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        268310                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         34534                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.FullRegisterEvents       132910                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     17185799                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     62688721                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     16022709                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups      1424419                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     14967773                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2218018                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1100                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1010                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1465903                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1630290                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       883493                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       267222                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        80103                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12216289                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         2239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         11323119                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        74664                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1494337                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4712857                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7440062                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.521912                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.964017                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1245729     16.74%     16.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2229991     29.97%     46.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      2914209     39.17%     85.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       940251     12.64%     98.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       105453      1.42%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5         4429      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7440062                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1889120     65.10%     65.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult         18657      0.64%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd         8056      0.28%     66.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp         6068      0.21%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc         7921      0.27%     66.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult         5544      0.19%     66.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc          890      0.03%     66.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        605218     20.86%     87.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       360393     12.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            1      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8299425     73.30%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       196071      1.73%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     75.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd       103991      0.92%     75.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp        52296      0.46%     76.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt        11248      0.10%     76.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc       168835      1.49%     78.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult        47730      0.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc        47930      0.42%     78.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1556587     13.75%     92.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       839005      7.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      11323119                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.520471                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            2901867                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.256278                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     31578331                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     12993220                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     10568866                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads      1484500                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes       720106                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       634127                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13387726                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses         837259                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       260329                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       248492                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          463                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       106655                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         6375                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         1256                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         66280                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         142123                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1503                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12218575                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1630290                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       883493                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1009                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents            59                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          983                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          463                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        40006                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        28662                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        68668                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11234411                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1511154                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        86887                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   47                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2335882                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1270771                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            824728                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.508559                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11207776                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11202993                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8136101                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18607640                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.504340                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.437245                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      1381423                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         2101                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        65796                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7233401                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.482330                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714807                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2120691     29.32%     29.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2536445     35.07%     64.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1473727     20.37%     84.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       422263      5.84%     90.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       219569      3.04%     93.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        94294      1.30%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       126693      1.75%     96.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        56060      0.78%     97.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       183659      2.54%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7233401                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9572068                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      10722284                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2158636                       # Number of memory references committed
system.switch_cpus2.commit.loads              1381798                       # Number of loads committed
system.switch_cpus2.commit.membars               1136                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1216943                       # Number of branches committed
system.switch_cpus2.commit.fp_insts            608809                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9669143                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246745                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu      7965299     74.29%     74.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       194366      1.81%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     76.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd        97527      0.91%     77.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     77.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp        46492      0.43%     77.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt        10518      0.10%     77.54% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     77.54% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc       159471      1.49%     79.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult        42112      0.39%     79.42% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc        47863      0.45%     79.87% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.87% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      1381798     12.89%     92.75% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite       776838      7.25%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     10722284                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       183659                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            19152775                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           24414093                       # The number of ROB writes
system.switch_cpus2.timesIdled                    569                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   7051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             2979435                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            9572065                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             10722281                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.778005                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.778005                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.285339                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.285339                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        13488136                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        8484721                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads          1292195                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes          867918                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads         38412243                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         5816915                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads       21436238                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        247944                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups        1595208                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       986869                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        78083                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups       736415                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits         671586                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    91.196676                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS         248641                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect        13501                       # Number of incorrect RAS predictions.
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits             1524134                       # DTB read hits
system.switch_cpus3.dtb.read_misses              2255                       # DTB read misses
system.switch_cpus3.dtb.write_hits             883131                       # DTB write hits
system.switch_cpus3.dtb.write_misses              395                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries             911                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                2                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults           146                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults               35                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses         1526389                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses         883526                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                  2407265                       # DTB hits
system.switch_cpus3.dtb.misses                   2650                       # DTB misses
system.switch_cpus3.dtb.accesses              2409915                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.inst_hits             3820211                       # ITB inst hits
system.switch_cpus3.itb.inst_misses               715                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries             634                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults               34                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses         3820926                       # ITB inst accesses
system.switch_cpus3.itb.hits                  3820211                       # DTB hits
system.switch_cpus3.itb.misses                    715                       # DTB misses
system.switch_cpus3.itb.accesses              3820926                       # DTB accesses
system.switch_cpus3.numCycles                 7836816                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       229870                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12583041                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1595208                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       920227                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              7468132                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         158778                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             14897                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          186                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles          931                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         9945                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          478                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines          3820111                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1882                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes            134                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7803828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.811079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.132128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1088291     13.95%     13.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2612680     33.48%     47.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          787901     10.10%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3314956     42.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7803828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.203553                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.605632                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          796995                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1644120                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          4611983                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       679557                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         71172                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       338657                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         8292                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12906649                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts       286723                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         71172                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1365118                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         375137                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       130750                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          4709619                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1152031                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12637490                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts       107538                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       183678                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        247110                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        267190                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         83826                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.FullRegisterEvents       126965                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     17487187                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     64053134                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     16380803                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups      1421485                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps     15173522                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2313596                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4495                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         3795                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1490076                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1683029                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       950862                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       270498                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        99630                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12504830                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         6765                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11587841                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        86299                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1561590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4910396                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          801                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7803828                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.484892                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     0.983273                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1466176     18.79%     18.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2293656     29.39%     48.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      2957832     37.90%     86.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       971618     12.45%     98.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       109063      1.40%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         5483      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7803828                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1917634     64.51%     64.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult         18215      0.61%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     65.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd         8005      0.27%     65.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     65.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp         6208      0.21%     65.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     65.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     65.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc         7916      0.27%     65.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult         5375      0.18%     66.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc          879      0.03%     66.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        625523     21.04%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       382712     12.88%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8450330     72.92%     72.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       195786      1.69%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     74.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd       103338      0.89%     75.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp        52086      0.45%     75.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt        11242      0.10%     76.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc       168951      1.46%     77.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult        46936      0.41%     77.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc        47833      0.41%     78.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1610228     13.90%     92.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       901105      7.78%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11587841                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.478641                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            2972467                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.256516                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     32568857                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     13354801                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     10816689                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads      1469418                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes       718973                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       632426                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13736244                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses         824058                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       261107                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       258444                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          590                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       118925                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         6990                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         5753                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         71172                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         149389                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1914                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12512031                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1683029                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       950862                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         3723                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            60                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1463                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          590                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        41396                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        31755                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        73151                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11496572                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1570944                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        88619                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  436                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2455783                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1296220                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            884839                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.466995                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11457030                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11449115                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8243407                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         18784351                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.460940                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.438844                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts      1447213                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         5964                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        69866                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7587399                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.442755                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.709440                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2365869     31.18%     31.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2600106     34.27%     65.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1492740     19.67%     85.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       431753      5.69%     90.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       225427      2.97%     93.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        97497      1.28%     95.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       128865      1.70%     96.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        57603      0.76%     97.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       187539      2.47%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7587399                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9731166                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      10946761                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2256522                       # Number of memory references committed
system.switch_cpus3.commit.loads              1424585                       # Number of loads committed
system.switch_cpus3.commit.membars               2335                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1246430                       # Number of branches committed
system.switch_cpus3.commit.fp_insts            609645                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          9872002                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       250665                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu      8091749     73.92%     73.92% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       194070      1.77%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd        97572      0.89%     76.58% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.58% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp        46566      0.43%     77.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt        10560      0.10%     77.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     77.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc       159904      1.46%     78.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult        42045      0.38%     78.95% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc        47773      0.44%     79.39% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead      1424585     13.01%     92.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite       831937      7.60%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total     10946761                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events       187539                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            19787674                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           25004434                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  32988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             2589732                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts            9730822                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             10946417                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.805360                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.805360                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.241681                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.241681                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        13796470                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        8650336                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads          1287982                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          864323                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads         39339090                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes         5895910                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads       22150815                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        251222                       # number of misc regfile writes
system.switch_cpus4.branchPred.lookups        1593412                       # Number of BP lookups
system.switch_cpus4.branchPred.condPredicted       979158                       # Number of conditional branches predicted
system.switch_cpus4.branchPred.condIncorrect        76937                       # Number of conditional branches incorrect
system.switch_cpus4.branchPred.BTBLookups       739140                       # Number of BTB lookups
system.switch_cpus4.branchPred.BTBHits         670233                       # Number of BTB hits
system.switch_cpus4.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.branchPred.BTBHitPct    90.677409                       # BTB Hit Percentage
system.switch_cpus4.branchPred.usedRAS         247960                       # Number of times the RAS was used to get a target.
system.switch_cpus4.branchPred.RASInCorrect        13244                       # Number of incorrect RAS predictions.
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits             1507192                       # DTB read hits
system.switch_cpus4.dtb.read_misses              2147                       # DTB read misses
system.switch_cpus4.dtb.write_hits             861182                       # DTB write hits
system.switch_cpus4.dtb.write_misses              428                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries             828                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                7                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults           122                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults               19                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses         1509339                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses         861610                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                  2368374                       # DTB hits
system.switch_cpus4.dtb.misses                   2575                       # DTB misses
system.switch_cpus4.dtb.accesses              2370949                       # DTB accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.itb.inst_hits             3813302                       # ITB inst hits
system.switch_cpus4.itb.inst_misses               743                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries             619                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults               35                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses         3814045                       # ITB inst accesses
system.switch_cpus4.itb.hits                  3813302                       # DTB hits
system.switch_cpus4.itb.misses                    743                       # DTB misses
system.switch_cpus4.itb.accesses              3814045                       # DTB accesses
system.switch_cpus4.numCycles                 7776963                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.fetch.icacheStallCycles       225331                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12548714                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1593412                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       918193                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              7423986                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         157156                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.TlbCycles             14640                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus4.fetch.MiscStallCycles          215                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles         2792                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.PendingQuiesceStallCycles        15559                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles          256                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines          3813234                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes         1752                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.ItlbSquashes             98                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      7761357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     1.811169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.128328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1059827     13.66%     13.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2632266     33.92%     47.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          782928     10.09%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3286336     42.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      7761357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.204889                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               1.613575                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles          796676                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1627732                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          4584815                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       681545                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         70588                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       344417                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         8056                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12859043                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts       275204                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         70588                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1360035                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         367525                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       145158                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          4686963                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1131087                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12589476                       # Number of instructions processed by rename
system.switch_cpus4.rename.SquashedInsts       111709                       # Number of squashed instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents       173812                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        254249                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LQFullEvents        266476                       # Number of times rename has blocked due to LQ full
system.switch_cpus4.rename.SQFullEvents         56651                       # Number of times rename has blocked due to SQ full
system.switch_cpus4.rename.FullRegisterEvents       127101                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     17444536                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     63853729                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     16308396                       # Number of integer rename lookups
system.switch_cpus4.rename.fp_rename_lookups      1423414                       # Number of floating rename lookups
system.switch_cpus4.rename.CommittedMaps     15161800                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2282696                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         5992                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         4852                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1496335                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1675684                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       925688                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       271582                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        82199                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12449296                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         8904                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         11546647                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        77946                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1543151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4814172                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          820                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      7761357                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     1.487710                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     0.979434                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1439185     18.54%     18.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2289254     29.50%     48.04% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      2959093     38.13%     86.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       960735     12.38%     98.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       108448      1.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5         4642      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      7761357                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu        1908622     64.45%     64.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult         18328      0.62%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     65.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd         7961      0.27%     65.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     65.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp         6262      0.21%     65.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     65.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     65.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc         7862      0.27%     65.82% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult         4541      0.15%     65.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc          928      0.03%     66.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        621105     20.97%     86.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       385588     13.02%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            3      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8436504     73.06%     73.06% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       194502      1.68%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     74.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd       104029      0.90%     75.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp        53418      0.46%     76.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt        11342      0.10%     76.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc       171453      1.48%     77.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult        46086      0.40%     78.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc        48422      0.42%     78.51% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.51% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1601546     13.87%     92.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       879342      7.62%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      11546647                       # Type of FU issued
system.switch_cpus4.iq.rate                  1.484724                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            2961197                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.256455                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     32397776                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     13279687                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     10778783                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads      1496015                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes       722201                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses       640051                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13664009                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses         843832                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       260159                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       259803                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          540                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       112626                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         6627                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked         3041                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         70588                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         152516                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1805                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12458594                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1675684                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       925688                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         4809                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           159                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1161                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          540                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        41149                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        31612                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        72761                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11454235                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1554461                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        89834                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  394                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2418059                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1299683                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            863598                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            1.472842                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              11424851                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             11418834                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8239837                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         18764469                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              1.468290                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.439119                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitSquashedInsts      1427082                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         8084                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        68947                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      7545784                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     1.445952                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.709436                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2336416     30.96%     30.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2596699     34.41%     65.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1492081     19.77%     85.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       427574      5.67%     90.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       222312      2.95%     93.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        98291      1.30%     95.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       127935      1.70%     96.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        56865      0.75%     97.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       187611      2.49%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      7545784                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9719747                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      10910839                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2228933                       # Number of memory references committed
system.switch_cpus4.commit.loads              1415876                       # Number of loads committed
system.switch_cpus4.commit.membars               3311                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1240994                       # Number of branches committed
system.switch_cpus4.commit.fp_insts            615379                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          9834252                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       250458                       # Number of function calls committed.
system.switch_cpus4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntAlu      8080553     74.06%     74.06% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntMult       192841      1.77%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntDiv            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatAdd            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCmp            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCvt            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMult            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatDiv            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatSqrt            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAdd            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAddAcc            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAlu            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCmp            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCvt            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMisc            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMult            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMultAcc            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShift            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShiftAcc            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSqrt            0      0.00%     75.83% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAdd        98615      0.90%     76.73% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAlu            0      0.00%     76.73% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCmp        47016      0.43%     77.16% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCvt        10644      0.10%     77.26% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatDiv            0      0.00%     77.26% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMisc       161351      1.48%     78.74% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMult        42532      0.39%     79.13% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMultAcc        48354      0.44%     79.57% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.57% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemRead      1415876     12.98%     92.55% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemWrite       813057      7.45%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::total     10910839                       # Class of committed instruction
system.switch_cpus4.commit.bw_lim_events       187611                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            19686256                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           24891474                       # The number of ROB writes
system.switch_cpus4.timesIdled                    972                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                  15606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.quiesceCycles             2649585                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus4.committedInsts            9719533                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             10910625                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.cpi                      0.800138                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                0.800138                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      1.249785                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                1.249785                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        13726422                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        8624750                       # number of integer regfile writes
system.switch_cpus4.fp_regfile_reads          1298712                       # number of floating regfile reads
system.switch_cpus4.fp_regfile_writes          874217                       # number of floating regfile writes
system.switch_cpus4.cc_regfile_reads         39194862                       # number of cc regfile reads
system.switch_cpus4.cc_regfile_writes         5886551                       # number of cc regfile writes
system.switch_cpus4.misc_regfile_reads       22132708                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes        255685                       # number of misc regfile writes
system.switch_cpus5.branchPred.lookups        1738706                       # Number of BP lookups
system.switch_cpus5.branchPred.condPredicted      1277996                       # Number of conditional branches predicted
system.switch_cpus5.branchPred.condIncorrect       124293                       # Number of conditional branches incorrect
system.switch_cpus5.branchPred.BTBLookups       953132                       # Number of BTB lookups
system.switch_cpus5.branchPred.BTBHits         693892                       # Number of BTB hits
system.switch_cpus5.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.branchPred.BTBHitPct    72.801249                       # BTB Hit Percentage
system.switch_cpus5.branchPred.usedRAS         188997                       # Number of times the RAS was used to get a target.
system.switch_cpus5.branchPred.RASInCorrect         3679                       # Number of incorrect RAS predictions.
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits             1557034                       # DTB read hits
system.switch_cpus5.dtb.read_misses             14208                       # DTB read misses
system.switch_cpus5.dtb.write_hits            1172739                       # DTB write hits
system.switch_cpus5.dtb.write_misses             3522                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries            1424                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults               81                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults           434                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults              358                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses         1571242                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses        1176261                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                  2729773                       # DTB hits
system.switch_cpus5.dtb.misses                  17730                       # DTB misses
system.switch_cpus5.dtb.accesses              2747503                       # DTB accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.itb.inst_hits             2613942                       # ITB inst hits
system.switch_cpus5.itb.inst_misses              2287                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries             835                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults              796                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses         2616229                       # ITB inst accesses
system.switch_cpus5.itb.hits                  2613942                       # DTB hits
system.switch_cpus5.itb.misses                   2287                       # DTB misses
system.switch_cpus5.itb.accesses              2616229                       # DTB accesses
system.switch_cpus5.numCycles                 9317557                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.fetch.icacheStallCycles      1655316                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               8850957                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1738706                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       882889                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              7006600                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         291102                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.TlbCycles             27789                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus5.fetch.MiscStallCycles         2240                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles        28641                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.PendingQuiesceStallCycles       110753                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles         7611                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines          2612993                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        30559                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.ItlbSquashes            667                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      8984501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     1.194584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.295122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         4201827     46.77%     46.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1461782     16.27%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          691715      7.70%     70.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2629177     29.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      8984501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.186605                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.949922                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1733057                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      3498028                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          3259125                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles       386504                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        107785                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       217693                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        38692                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       8775684                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts       492741                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        107785                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2258979                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         842232                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1921832                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          3107886                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       745785                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       8342139                       # Number of instructions processed by rename
system.switch_cpus5.rename.SquashedInsts       136606                       # Number of squashed instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents       177982                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         19542                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LQFullEvents          7491                       # Number of times rename has blocked due to LQ full
system.switch_cpus5.rename.SQFullEvents        405197                       # Number of times rename has blocked due to SQ full
system.switch_cpus5.rename.RenamedOperands      8851696                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     37803038                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      9503196                       # Number of integer rename lookups
system.switch_cpus5.rename.fp_rename_lookups         3296                       # Number of floating rename lookups
system.switch_cpus5.rename.CommittedMaps      7177835                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1673846                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        92751                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        76613                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           886184                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1692369                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1280633                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       157819                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       269184                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           8019979                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded       139221                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          7654801                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        73062                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1228661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3029426                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved        13921                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      8984501                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.852001                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.055419                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      4724743     52.59%     52.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1827333     20.34%     72.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1549630     17.25%     90.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       802991      8.94%     99.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        79785      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5           19      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      8984501                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         691654     37.04%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult            17      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        609832     32.66%     69.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       565683     30.30%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass           82      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      4774933     62.38%     62.38% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         3594      0.05%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            1      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            2      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            6      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            2      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          301      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1645160     21.49%     83.92% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1230720     16.08%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       7654801                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.821546                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1867186                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.243924                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     26224494                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      9387327                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      7398324                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads         9854                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes         3952                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses         3447                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       9515926                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses           5979                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        37023                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       297456                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          336                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3449                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       119546                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         7591                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked        39536                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        107785                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         227129                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        14769                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      8199192                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1692369                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1280633                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        75600                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          2873                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         8502                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3449                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        37082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        58067                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        95149                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      7502294                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1573622                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       134825                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                39992                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2779914                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1147954                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1206292                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.805178                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               7425031                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              7401771                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          3783014                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          6114903                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.794390                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.618655                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitSquashedInsts      1123615                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls       125300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        86527                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      8781382                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.788670                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.524400                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      5580993     63.55%     63.55% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1784658     20.32%     83.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       595147      6.78%     90.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       277515      3.16%     93.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       165845      1.89%     95.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       117167      1.33%     97.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        76125      0.87%     97.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        59304      0.68%     98.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       124628      1.42%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      8781382                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      5599812                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       6925614                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2555995                       # Number of memory references committed
system.switch_cpus5.commit.loads              1394909                       # Number of loads committed
system.switch_cpus5.commit.membars              50109                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1051472                       # Number of branches committed
system.switch_cpus5.commit.fp_insts              3440                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          6051142                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       110780                       # Number of function calls committed.
system.switch_cpus5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntAlu      4365906     63.04%     63.04% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntMult         3406      0.05%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntDiv            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatAdd            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCmp            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCvt            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatMult            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatDiv            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatSqrt            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAdd            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAddAcc            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAlu            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCmp            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCvt            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMisc            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMult            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMultAcc            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShift            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShiftAcc            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdSqrt            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAdd            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAlu            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCmp            2      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCvt            4      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatDiv            2      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMisc          299      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMult            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.09% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemRead      1394909     20.14%     83.23% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemWrite      1161086     16.77%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::total      6925614                       # Class of committed instruction
system.switch_cpus5.commit.bw_lim_events       124628                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            16565781                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           16301852                       # The number of ROB writes
system.switch_cpus5.timesIdled                  12643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 333056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.quiesceCycles             1108991                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus5.committedInsts            5566190                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              6891992                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.cpi                      1.673956                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                1.673956                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.597387                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.597387                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         8342756                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        4565615                       # number of integer regfile writes
system.switch_cpus5.fp_regfile_reads             2726                       # number of floating regfile reads
system.switch_cpus5.fp_regfile_writes            1010                       # number of floating regfile writes
system.switch_cpus5.cc_regfile_reads         26797916                       # number of cc regfile reads
system.switch_cpus5.cc_regfile_writes         3108651                       # number of cc regfile writes
system.switch_cpus5.misc_regfile_reads       18082020                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes        104923                       # number of misc regfile writes
system.switch_cpus6.branchPred.lookups        1552645                       # Number of BP lookups
system.switch_cpus6.branchPred.condPredicted       954571                       # Number of conditional branches predicted
system.switch_cpus6.branchPred.condIncorrect        72686                       # Number of conditional branches incorrect
system.switch_cpus6.branchPred.BTBLookups       694574                       # Number of BTB lookups
system.switch_cpus6.branchPred.BTBHits         654073                       # Number of BTB hits
system.switch_cpus6.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.branchPred.BTBHitPct    94.168944                       # BTB Hit Percentage
system.switch_cpus6.branchPred.usedRAS         241518                       # Number of times the RAS was used to get a target.
system.switch_cpus6.branchPred.RASInCorrect        13257                       # Number of incorrect RAS predictions.
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits             1468762                       # DTB read hits
system.switch_cpus6.dtb.read_misses              1596                       # DTB read misses
system.switch_cpus6.dtb.write_hits             825221                       # DTB write hits
system.switch_cpus6.dtb.write_misses              140                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries             660                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                2                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults           101                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses         1470358                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses         825361                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                  2293983                       # DTB hits
system.switch_cpus6.dtb.misses                   1736                       # DTB misses
system.switch_cpus6.dtb.accesses              2295719                       # DTB accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.itb.inst_hits             3734726                       # ITB inst hits
system.switch_cpus6.itb.inst_misses               523                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries             495                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                3                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses         3735249                       # ITB inst accesses
system.switch_cpus6.itb.hits                  3734726                       # DTB hits
system.switch_cpus6.itb.misses                    523                       # DTB misses
system.switch_cpus6.itb.accesses              3735249                       # DTB accesses
system.switch_cpus6.numCycles                 7444743                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.fetch.icacheStallCycles       162341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12321253                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1552645                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       895591                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              7191893                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         146242                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.TlbCycles             12124                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus6.fetch.MiscStallCycles           18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.PendingTrapStallCycles          564                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.PendingQuiesceStallCycles          944                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines          3734692                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes          606                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.ItlbSquashes             32                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      7441078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     1.849958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.107276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0          872881     11.73%     11.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2584960     34.74%     46.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          768992     10.33%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3214245     43.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      7441078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.208556                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               1.655027                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles          730064                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1467871                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          4509227                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       667494                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         66421                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       338036                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         6711                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12641567                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts       260996                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         66421                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1277669                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         343628                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        37818                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          4614907                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      1100634                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12389123                       # Number of instructions processed by rename
system.switch_cpus6.rename.SquashedInsts       106452                       # Number of squashed instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents       164860                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        254357                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LQFullEvents        263740                       # Number of times rename has blocked due to LQ full
system.switch_cpus6.rename.SQFullEvents         32108                       # Number of times rename has blocked due to SQ full
system.switch_cpus6.rename.FullRegisterEvents       136678                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17254970                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     62929184                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     16081232                       # Number of integer rename lookups
system.switch_cpus6.rename.fp_rename_lookups      1439317                       # Number of floating rename lookups
system.switch_cpus6.rename.CommittedMaps     15031871                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2223075                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          724                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          676                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1465384                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1634057                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       884595                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       266556                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        80798                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12261147                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1829                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         11364360                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        73863                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1496875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4728197                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           83                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      7441078                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     1.527246                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     0.962539                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1229236     16.52%     16.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2229703     29.96%     46.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      2926766     39.33%     85.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       945382     12.70%     98.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       104976      1.41%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5         5015      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      7441078                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu        1901793     65.36%     65.36% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult         17009      0.58%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     65.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd         8045      0.28%     66.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp         6086      0.21%     66.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     66.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc         7910      0.27%     66.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult         6237      0.21%     66.91% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc          844      0.03%     66.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        604419     20.77%     87.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       357536     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8330926     73.31%     73.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       197178      1.74%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     75.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd       105248      0.93%     75.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp        52190      0.46%     76.43% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt        11366      0.10%     76.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc       169508      1.49%     78.02% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult        48806      0.43%     78.45% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc        47976      0.42%     78.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1560803     13.73%     92.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       840359      7.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      11364360                       # Type of FU issued
system.switch_cpus6.iq.rate                  1.526495                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            2909879                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.256053                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     31658990                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     13035102                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     10606679                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads      1494546                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes       725193                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses       637246                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13430603                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses         843636                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       262371                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       246981                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          445                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       107055                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         6311                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked         1292                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         66421                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         142629                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1419                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12263014                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1634057                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       884595                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          691                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents            33                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          929                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          445                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        39746                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        28763                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        68509                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     11275382                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1516066                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        87239                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   38                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2342293                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1275929                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            826227                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            1.514543                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              11248781                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             11243925                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8170041                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         18702094                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              1.510317                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.436852                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitSquashedInsts      1382936                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1746                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        65986                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      7234321                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     1.487944                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.718523                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2109635     29.16%     29.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2539323     35.10%     64.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1476574     20.41%     84.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       424299      5.87%     90.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       219539      3.03%     93.57% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        96234      1.33%     94.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       126838      1.75%     96.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        56487      0.78%     97.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       185392      2.56%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      7234321                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9612393                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      10764267                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2164607                       # Number of memory references committed
system.switch_cpus6.commit.loads              1387070                       # Number of loads committed
system.switch_cpus6.commit.membars               1088                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1221779                       # Number of branches committed
system.switch_cpus6.commit.fp_insts            611789                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          9706849                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       247905                       # Number of function calls committed.
system.switch_cpus6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntAlu      7997988     74.30%     74.30% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntMult       195505      1.82%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntDiv            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatAdd            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCmp            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCvt            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatMult            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatDiv            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAdd            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAddAcc            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAlu            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCmp            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCvt            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMisc            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMult            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMultAcc            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShift            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShiftAcc            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdSqrt            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAdd        97994      0.91%     77.03% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAlu            0      0.00%     77.03% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCmp        46806      0.43%     77.46% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCvt        10632      0.10%     77.56% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatDiv            0      0.00%     77.56% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMisc       160671      1.49%     79.05% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMult        42157      0.39%     79.45% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMultAcc        47907      0.45%     79.89% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemRead      1387070     12.89%     92.78% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemWrite       777537      7.22%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::total     10764267                       # Class of committed instruction
system.switch_cpus6.commit.bw_lim_events       185392                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            19195755                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           24501209                       # The number of ROB writes
system.switch_cpus6.timesIdled                    477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                   3665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.quiesceCycles             2981805                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus6.committedInsts            9612393                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             10764267                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.cpi                      0.774494                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                0.774494                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      1.291165                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                1.291165                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        13537990                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        8517833                       # number of integer regfile writes
system.switch_cpus6.fp_regfile_reads          1300825                       # number of floating regfile reads
system.switch_cpus6.fp_regfile_writes          873022                       # number of floating regfile writes
system.switch_cpus6.cc_regfile_reads         38551423                       # number of cc regfile reads
system.switch_cpus6.cc_regfile_writes         5838968                       # number of cc regfile writes
system.switch_cpus6.misc_regfile_reads       21472415                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes        248476                       # number of misc regfile writes
system.switch_cpus7.branchPred.lookups        1547464                       # Number of BP lookups
system.switch_cpus7.branchPred.condPredicted       951891                       # Number of conditional branches predicted
system.switch_cpus7.branchPred.condIncorrect        72869                       # Number of conditional branches incorrect
system.switch_cpus7.branchPred.BTBLookups       693570                       # Number of BTB lookups
system.switch_cpus7.branchPred.BTBHits         652860                       # Number of BTB hits
system.switch_cpus7.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.branchPred.BTBHitPct    94.130369                       # BTB Hit Percentage
system.switch_cpus7.branchPred.usedRAS         240533                       # Number of times the RAS was used to get a target.
system.switch_cpus7.branchPred.RASInCorrect        13209                       # Number of incorrect RAS predictions.
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits             1462143                       # DTB read hits
system.switch_cpus7.dtb.read_misses              1681                       # DTB read misses
system.switch_cpus7.dtb.write_hits             826087                       # DTB write hits
system.switch_cpus7.dtb.write_misses              215                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries             731                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                3                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults           102                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses         1463824                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses         826302                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                  2288230                       # DTB hits
system.switch_cpus7.dtb.misses                   1896                       # DTB misses
system.switch_cpus7.dtb.accesses              2290126                       # DTB accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb            6                       # Number of times complete TLB was flushed
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.itb.inst_hits             3720082                       # ITB inst hits
system.switch_cpus7.itb.inst_misses               582                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                  24                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva             390                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries             529                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults               14                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses         3720664                       # ITB inst accesses
system.switch_cpus7.itb.hits                  3720082                       # DTB hits
system.switch_cpus7.itb.misses                    582                       # DTB misses
system.switch_cpus7.itb.accesses              3720664                       # DTB accesses
system.switch_cpus7.numCycles                 7442733                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.fetch.icacheStallCycles       180504                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12265724                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1547464                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       893393                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              7167035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         146760                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.TlbCycles             12968                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus7.fetch.MiscStallCycles           32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.PendingTrapStallCycles          776                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.PendingQuiesceStallCycles         1252                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines          3720030                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes          825                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.ItlbSquashes             59                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      7436027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     1.843962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.110120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0          892769     12.01%     12.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         2574328     34.62%     46.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          769370     10.35%     56.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3199560     43.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      7436027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.207916                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               1.648013                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles          742719                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1468006                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          4494275                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       664523                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         66503                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       336061                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         6894                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12588382                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts       261610                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         66503                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1287289                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         345476                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        41992                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          4598498                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1096268                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12334839                       # Number of instructions processed by rename
system.switch_cpus7.rename.SquashedInsts       107140                       # Number of squashed instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents       161417                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        252611                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LQFullEvents        263201                       # Number of times rename has blocked due to LQ full
system.switch_cpus7.rename.SQFullEvents         37243                       # Number of times rename has blocked due to SQ full
system.switch_cpus7.rename.FullRegisterEvents       131219                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     17169116                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     62645541                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     16007870                       # Number of integer rename lookups
system.switch_cpus7.rename.fp_rename_lookups      1429390                       # Number of floating rename lookups
system.switch_cpus7.rename.CommittedMaps     14948753                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2220323                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1360                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1264                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1460873                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1627101                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       885346                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       266685                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        74150                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          12206001                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         2516                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         11312625                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        74150                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1494467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4714899                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          152                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      7436027                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     1.521327                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     0.963553                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1248064     16.78%     16.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2223634     29.90%     46.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      2916380     39.22%     85.91% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       938905     12.63%     98.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       105704      1.42%     99.96% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5         3340      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      7436027                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu        1887391     65.03%     65.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult         17433      0.60%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     65.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd         8000      0.28%     65.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     65.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp         6055      0.21%     66.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     66.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc         7827      0.27%     66.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult         5876      0.20%     66.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc          875      0.03%     66.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        601593     20.73%     87.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       367350     12.66%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8289814     73.28%     73.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       195700      1.73%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     75.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd       104233      0.92%     75.93% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.93% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp        52065      0.46%     76.39% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt        11172      0.10%     76.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.49% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc       168512      1.49%     77.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult        48082      0.43%     78.40% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc        47898      0.42%     78.83% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.83% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1553693     13.73%     92.56% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       841456      7.44%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      11312625                       # Type of FU issued
system.switch_cpus7.iq.rate                  1.519956                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            2902400                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.256563                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     31553495                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     12983448                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     10559868                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads      1484330                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes       720009                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses       633268                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13377255                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses         837770                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       259853                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       247092                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       106694                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         6554                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked         1202                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         66503                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         142024                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1557                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     12208571                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1627101                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       885346                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1257                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents            67                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents         1105                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          474                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        39846                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        28824                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        68670                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11224328                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1509084                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        86400                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   54                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2336212                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1269997                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            827128                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            1.508092                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              11197751                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             11193136                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8127499                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18584222                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              1.503901                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.437333                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitSquashedInsts      1381725                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         2364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        65992                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      7229171                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     1.481788                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.712939                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2117582     29.29%     29.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2536581     35.09%     64.38% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1474461     20.40%     84.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       421936      5.84%     90.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       218145      3.02%     93.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        94886      1.31%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       128036      1.77%     96.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        54788      0.76%     97.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       182756      2.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      7229171                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9560356                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      10712101                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2158661                       # Number of memory references committed
system.switch_cpus7.commit.loads              1380009                       # Number of loads committed
system.switch_cpus7.commit.membars               1148                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1215793                       # Number of branches committed
system.switch_cpus7.commit.fp_insts            608069                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          9659704                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       246366                       # Number of function calls committed.
system.switch_cpus7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntAlu      7955842     74.27%     74.27% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntMult       194001      1.81%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntDiv            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatAdd            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCmp            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCvt            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatMult            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatDiv            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatSqrt            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAdd            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAddAcc            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAlu            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCmp            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCvt            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMisc            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMult            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMultAcc            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShift            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShiftAcc            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdSqrt            0      0.00%     76.08% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAdd        97471      0.91%     76.99% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAlu            0      0.00%     76.99% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCmp        46433      0.43%     77.42% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCvt        10497      0.10%     77.52% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMisc       159353      1.49%     79.01% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMult        42014      0.39%     79.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMultAcc        47829      0.45%     79.85% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.85% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemRead      1380009     12.88%     92.73% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemWrite       778652      7.27%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::total     10712101                       # Class of committed instruction
system.switch_cpus7.commit.bw_lim_events       182756                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            19139457                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           24394546                       # The number of ROB writes
system.switch_cpus7.timesIdled                    563                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                   6706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.quiesceCycles             2983815                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus7.committedInsts            9560350                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             10712095                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.cpi                      0.778500                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                0.778500                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      1.284521                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                1.284521                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        13475877                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        8474082                       # number of integer regfile writes
system.switch_cpus7.fp_regfile_reads          1292871                       # number of floating regfile reads
system.switch_cpus7.fp_regfile_writes          867096                       # number of floating regfile writes
system.switch_cpus7.cc_regfile_reads         38375494                       # number of cc regfile reads
system.switch_cpus7.cc_regfile_writes         5808220                       # number of cc regfile writes
system.switch_cpus7.misc_regfile_reads       21418045                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes        247805                       # number of misc regfile writes
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.l2.prefetcher.prefetcher.num_hwpf_identified      1696099                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr        40744                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache      1559822                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher        17250                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit         3001                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued        75282                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page       125621                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                     30889                       # number of replacements
system.l2.tags.tagsinuse                 24615.140375                       # Cycle average of tags in use
system.l2.tags.total_refs                      328870                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     61233                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.370797                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5129.091333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker    21.166105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker    20.702097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   164.247740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   428.822777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker    16.728404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     8.186018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   129.568798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   433.207064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     3.711429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     0.645909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     6.228278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   153.281664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker    11.336913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     9.616775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   115.829095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   440.462562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     3.814305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.itb.walker     1.661707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst    38.015426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   402.027710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     5.624844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.itb.walker     1.574630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   821.920852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  3362.540155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.dtb.walker     2.885528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.itb.walker     0.141704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     1.413620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   116.269110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.dtb.walker     2.086021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.itb.walker     0.141786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     7.896474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   121.761652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher 12625.509073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         3.375688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         1.412053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst         1.468574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data         0.766501                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.156527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.005012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.013087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.003954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.013220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.004678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.003535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.013442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.itb.walker     0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.001160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.012269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.itb.walker     0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.025083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.102617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.dtb.walker     0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.003548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.dtb.walker     0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.003716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.385300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.751194                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         14836                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           125                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         15383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         3570                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        10900                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          818                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4870                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9583                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.452759                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.003815                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.469452                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3182321                       # Number of tag accesses
system.l2.tags.data_accesses                  3182321                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker          879                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker          759                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst         9679                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3172                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker         2467                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker         1621                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        17761                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3867                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker         1420                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker         1065                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst         7296                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2263                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker         2096                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker         1345                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst        10847                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3248                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.dtb.walker         1632                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.itb.walker         1162                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst        10786                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3364                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.dtb.walker        10977                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.itb.walker         2505                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst       115410                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        42245                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.dtb.walker         1397                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.itb.walker         1017                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst         6399                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         2389                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.dtb.walker         1465                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.itb.walker         1109                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst         7663                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         2137                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                   1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  281443                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            51676                       # number of Writeback hits
system.l2.Writeback_hits::total                 51676                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data           17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data           22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data          125                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  250                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 63                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         2863                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          440                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         2163                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data         1204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data        20629                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29355                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker          879                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker          759                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst         9679                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6035                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         2467                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         1621                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        17761                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4928                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker         1420                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker         1065                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         7296                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2703                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker         2096                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker         1345                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        10847                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5411                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.dtb.walker         1632                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.itb.walker         1162                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst        10786                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4568                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.dtb.walker        10977                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.itb.walker         2505                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst       115410                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        62874                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.dtb.walker         1397                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.itb.walker         1017                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         6399                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         2819                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.dtb.walker         1465                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.itb.walker         1109                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst         7663                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2702                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                   310798                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker          879                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker          759                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst         9679                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6035                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         2467                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         1621                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        17761                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4928                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker         1420                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker         1065                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         7296                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2703                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker         2096                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker         1345                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        10847                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5411                       # number of overall hits
system.l2.overall_hits::switch_cpus4.dtb.walker         1632                       # number of overall hits
system.l2.overall_hits::switch_cpus4.itb.walker         1162                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst        10786                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4568                       # number of overall hits
system.l2.overall_hits::switch_cpus5.dtb.walker        10977                       # number of overall hits
system.l2.overall_hits::switch_cpus5.itb.walker         2505                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst       115410                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        62874                       # number of overall hits
system.l2.overall_hits::switch_cpus6.dtb.walker         1397                       # number of overall hits
system.l2.overall_hits::switch_cpus6.itb.walker         1017                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         6399                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         2819                       # number of overall hits
system.l2.overall_hits::switch_cpus7.dtb.walker         1465                       # number of overall hits
system.l2.overall_hits::switch_cpus7.itb.walker         1109                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst         7663                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2702                       # number of overall hits
system.l2.overall_hits::cpu0.data                   1                       # number of overall hits
system.l2.overall_hits::total                  310798                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst          436                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1151                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker           54                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          555                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1288                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          477                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          234                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1313                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.dtb.walker           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.itb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           97                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          922                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.dtb.walker           72                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.itb.walker           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst         2851                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         9044                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.dtb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst            7                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          402                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.dtb.walker            9                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          418                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                 5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 19640                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          234                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data           94                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data          928                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data           22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1373                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               42                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          305                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          321                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           71                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          219                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data          154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data         1060                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           84                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           70                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2285                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst          436                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1456                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker           54                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          555                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1609                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          548                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          234                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1532                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.dtb.walker           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.itb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           97                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1076                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.dtb.walker           72                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.itb.walker           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst         2851                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        10104                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.dtb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          486                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.dtb.walker            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          488                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21925                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker           30                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst          436                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1456                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker           54                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker           33                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          555                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1609                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker            7                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          548                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker           28                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          234                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1532                       # number of overall misses
system.l2.overall_misses::switch_cpus4.dtb.walker           20                       # number of overall misses
system.l2.overall_misses::switch_cpus4.itb.walker            7                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           97                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1076                       # number of overall misses
system.l2.overall_misses::switch_cpus5.dtb.walker           72                       # number of overall misses
system.l2.overall_misses::switch_cpus5.itb.walker           24                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst         2851                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        10104                       # number of overall misses
system.l2.overall_misses::switch_cpus6.dtb.walker           14                       # number of overall misses
system.l2.overall_misses::switch_cpus6.itb.walker            3                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst            7                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          486                       # number of overall misses
system.l2.overall_misses::switch_cpus7.dtb.walker            9                       # number of overall misses
system.l2.overall_misses::switch_cpus7.itb.walker            2                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          488                       # number of overall misses
system.l2.overall_misses::cpu0.inst                 5                       # number of overall misses
system.l2.overall_misses::cpu0.data                 3                       # number of overall misses
system.l2.overall_misses::cpu5.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu5.data                 4                       # number of overall misses
system.l2.overall_misses::total                 21925                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker      3353998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker      2985748                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst     37459736                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     94417227                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker      4769500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker      2728499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     44300998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    102645250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker      1128500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker       898000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2187000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     34064750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker      2734999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker      1065750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     18747247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    104948990                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.dtb.walker      1593000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.itb.walker       490000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      7443499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     70959495                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.dtb.walker      5541996                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.itb.walker      1969998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst    216037690                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    676990960                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.dtb.walker      1502250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.itb.walker       149000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst       484250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     30609250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.dtb.walker       758500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.itb.walker       130250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2913499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     30628999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1506638828                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       264987                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data        45497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data        61496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus4.data        75495                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus5.data      1165939                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus6.data        15499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus7.data        45997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1674910                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        21000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        15499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus5.data       217987                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       254486                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     22410711                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     24801249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      5328000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     17607490                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data     10762991                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data     55227869                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data      5744250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      5365750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     147248310                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker      3353998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker      2985748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     37459736                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    116827938                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker      4769500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker      2728499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     44300998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    127446499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker      1128500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker       898000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2187000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     39392750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker      2734999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker      1065750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     18747247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    122556480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.dtb.walker      1593000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.itb.walker       490000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      7443499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     81722486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.dtb.walker      5541996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.itb.walker      1969998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst    216037690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    732218829                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.dtb.walker      1502250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.itb.walker       149000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst       484250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     36353500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.dtb.walker       758500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.itb.walker       130250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2913499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     35994749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1653887138                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker      3353998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker      2985748                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     37459736                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    116827938                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker      4769500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker      2728499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     44300998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    127446499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker      1128500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker       898000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2187000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     39392750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker      2734999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker      1065750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     18747247                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    122556480                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.dtb.walker      1593000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.itb.walker       490000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      7443499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     81722486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.dtb.walker      5541996                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.itb.walker      1969998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst    216037690                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    732218829                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.dtb.walker      1502250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.itb.walker       149000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst       484250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     36353500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.dtb.walker       758500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.itb.walker       130250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2913499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     35994749                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1653887138                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker          914                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker          789                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst        10115                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4323                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker         2521                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker         1654                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        18316                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5155                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker         1433                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker         1072                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst         7323                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         2740                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker         2124                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker         1359                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst        11081                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4561                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.dtb.walker         1652                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.itb.walker         1169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst        10883                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         4286                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.dtb.walker        11049                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.itb.walker         2529                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst       118261                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        51289                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.dtb.walker         1411                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.itb.walker         1020                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst         6406                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         2791                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.dtb.walker         1474                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.itb.walker         1111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst         7703                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         2555                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst               5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data               4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              301083                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        51676                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             51676                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data          116                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data         1053                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1623                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         3168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         2382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         1358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data        21689                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          514                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31640                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker          914                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker          789                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst        10115                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7491                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         2521                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         1654                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        18316                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6537                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker         1433                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker         1072                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         7323                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3251                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker         2124                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         1359                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        11081                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         6943                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.dtb.walker         1652                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.itb.walker         1169                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst        10883                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5644                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.dtb.walker        11049                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.itb.walker         2529                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst       118261                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        72978                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.dtb.walker         1411                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.itb.walker         1020                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         6406                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         3305                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.dtb.walker         1474                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.itb.walker         1111                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst         7703                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3190                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               332723                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker          914                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker          789                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        10115                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7491                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         2521                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         1654                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        18316                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6537                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker         1433                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker         1072                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         7323                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3251                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker         2124                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         1359                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        11081                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         6943                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.dtb.walker         1652                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.itb.walker         1169                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst        10883                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5644                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.dtb.walker        11049                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.itb.walker         2529                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst       118261                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        72978                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.dtb.walker         1411                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.itb.walker         1020                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         6406                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         3305                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.dtb.walker         1474                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.itb.walker         1111                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst         7703                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3190                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              332723                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.038293                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.038023                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.043104                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.266250                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.021420                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.019952                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.030301                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.249855                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.009072                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.006530                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.003687                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.174088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.013183                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.010302                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.021117                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.287875                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.dtb.walker     0.012107                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.itb.walker     0.005988                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.008913                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.215119                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.dtb.walker     0.006516                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.itb.walker     0.009490                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.024108                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.176334                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.dtb.walker     0.009922                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.itb.walker     0.002941                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.001093                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.144034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.dtb.walker     0.006106                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.itb.walker     0.001800                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.005193                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.163601                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.666667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.065231                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.932271                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.568966                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.647059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.533333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.810345                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.881292                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.709677                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.845964                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.416667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.403846                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.096275                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.232272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.138943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.091940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.113402                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.048873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.163424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.110236                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.072219                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.038293                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.038023                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.043104                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.194367                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.021420                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.019952                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.030301                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.246137                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.009072                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.006530                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.003687                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.168564                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.013183                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.010302                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.021117                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.220654                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.dtb.walker     0.012107                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.itb.walker     0.005988                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.008913                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.190645                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.dtb.walker     0.006516                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.itb.walker     0.009490                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.024108                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.138453                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.dtb.walker     0.009922                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.itb.walker     0.002941                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.001093                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.147050                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.dtb.walker     0.006106                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.itb.walker     0.001800                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.005193                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.152978                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065896                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.038293                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.038023                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.043104                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.194367                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.021420                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.019952                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.030301                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.246137                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.009072                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.006530                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.003687                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.168564                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.013183                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.010302                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.021117                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.220654                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.dtb.walker     0.012107                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.itb.walker     0.005988                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.008913                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.190645                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.dtb.walker     0.006516                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.itb.walker     0.009490                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.024108                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.138453                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.dtb.walker     0.009922                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.itb.walker     0.002941                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.001093                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.147050                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.dtb.walker     0.006106                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.itb.walker     0.001800                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.005193                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.152978                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065896                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 95828.514286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 99524.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 85916.825688                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 82030.605560                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 88324.074074                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 82681.787879                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 79821.618018                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 79693.517081                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 86807.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 128285.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        81000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 71414.570231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 97678.535714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker        76125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 80116.440171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 79930.685453                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.dtb.walker        79650                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.itb.walker        70000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 76737.103093                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 76962.575922                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.dtb.walker 76972.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.itb.walker 82083.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 75776.110137                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 74855.258735                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.dtb.walker 107303.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.itb.walker 49666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 69178.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 76142.412935                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.dtb.walker 84277.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.itb.walker        65125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 72837.475000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 73275.117225                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76712.771283                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1132.423077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1378.696970                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1537.400000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus4.data   803.138298                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus5.data  1256.399784                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus6.data         1409                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus7.data  2090.772727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1219.890750                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data        10500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  3099.800000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus5.data 10380.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6059.190476                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 73477.740984                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 77262.457944                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 75042.253521                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 80399.497717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 69889.551948                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 52101.763208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 68383.928571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 76653.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 64441.273523                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 95828.514286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 99524.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 85916.825688                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 80238.968407                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 88324.074074                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 82681.787879                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 79821.618018                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 79208.513984                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 86807.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 128285.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        81000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 71884.580292                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 97678.535714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker        76125                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 80116.440171                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 79997.702350                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.dtb.walker        79650                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.itb.walker        70000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 76737.103093                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 75950.265799                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.dtb.walker 76972.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.itb.walker 82083.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 75776.110137                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 72468.213480                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.dtb.walker 107303.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.itb.walker 49666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 69178.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 74801.440329                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.dtb.walker 84277.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.itb.walker        65125                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 72837.475000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 73759.731557                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75433.848940                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 95828.514286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 99524.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 85916.825688                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 80238.968407                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 88324.074074                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 82681.787879                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 79821.618018                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 79208.513984                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 86807.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 128285.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        81000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 71884.580292                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 97678.535714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker        76125                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 80116.440171                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 79997.702350                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.dtb.walker        79650                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.itb.walker        70000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 76737.103093                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 75950.265799                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.dtb.walker 76972.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.itb.walker 82083.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 75776.110137                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 72468.213480                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.dtb.walker 107303.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.itb.walker 49666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 69178.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 74801.440329                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.dtb.walker 84277.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.itb.walker        65125                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 72837.475000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 73759.731557                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75433.848940                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              28492                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1428                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.952381                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7454                       # number of writebacks
system.l2.writebacks::total                      7454                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           72                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           90                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.inst          693                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.data          120                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.inst            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1070                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data           11                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data           15                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data           19                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus4.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus5.data          133                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus7.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              195                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.inst          693                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.data          253                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1265                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.inst          693                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.data          253                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1265                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          364                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1146                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker           53                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          465                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1273                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          477                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          197                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1308                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.dtb.walker           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.itb.walker            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           85                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          920                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.dtb.walker           71                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.itb.walker           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst         2158                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         8924                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.dtb.walker           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          402                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.dtb.walker            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          418                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18557                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher        75282                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          75282                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          234                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus4.data           94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus5.data          928                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus6.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus7.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1373                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus4.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus5.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus6.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus7.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           42                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          306                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           67                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data          147                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data          927                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data           84                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data           64                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2089                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.dtb.walker           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.itb.walker            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.dtb.walker           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.itb.walker           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst         2158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         9851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.dtb.walker           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.dtb.walker            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20646                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.dtb.walker           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.itb.walker            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.dtb.walker           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.itb.walker           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst         2158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         9851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.dtb.walker           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.dtb.walker            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        75282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95928                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker      3063998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker      2602249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     30546490                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     84624731                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker      4263500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      2394999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     34773249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     91251250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker      1019500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker       741500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1893500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     30021250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker      2425249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker       948250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     15389497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     93790994                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.dtb.walker      1360500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.itb.walker       432000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      6282749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     63175245                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.dtb.walker      4907746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.itb.walker      1555249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst    159577480                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    595272726                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.dtb.walker      1171750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.itb.walker        58500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst       341250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     27206250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.dtb.walker       683000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.itb.walker        72250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2485001                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     27077501                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1291409403                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   3402121116                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3402121116                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      1533223                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       236031                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        91009                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       303034                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus4.data       605589                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus5.data      6183374                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus6.data        66011                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus7.data       132022                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9150293                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        12002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        19001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data         6001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        30005                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus4.data        30005                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus5.data       131020                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus6.data        12002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus7.data        28003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       268039                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     18907778                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     21221749                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      4610250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     14352752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data      9079255                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data     38134629                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data      5045250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data      4144000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    115495663                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker      3063998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker      2602249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     30546490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    103532509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker      4263500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker      2394999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     34773249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    112472999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker      1019500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker       741500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1893500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     34631500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker      2425249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker       948250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     15389497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    108143746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.dtb.walker      1360500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.itb.walker       432000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      6282749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     72254500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.dtb.walker      4907746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.itb.walker      1555249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst    159577480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    633407355                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.dtb.walker      1171750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.itb.walker        58500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst       341250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     32251500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.dtb.walker       683000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.itb.walker        72250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2485001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     31221501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1406905066                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker      3063998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker      2602249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     30546490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    103532509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker      4263500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker      2394999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     34773249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    112472999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker      1019500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker       741500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1893500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     34631500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker      2425249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker       948250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     15389497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    108143746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.dtb.walker      1360500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.itb.walker       432000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      6282749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     72254500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.dtb.walker      4907746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.itb.walker      1555249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst    159577480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    633407355                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.dtb.walker      1171750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.itb.walker        58500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst       341250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     32251500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.dtb.walker       683000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.itb.walker        72250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2485001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     31221501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   3402121116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4809026182                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data      4599001                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data       143000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data        71000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       163000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus4.data       143000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus5.data       256000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus6.data        79501                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus7.data        64000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      5518502                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     20378747                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data        48000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data       112000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus4.data       192000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus5.data       320500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus6.data        48000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus7.data        51000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     21230247                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     24977748                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       223000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       119000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data       275000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus4.data       335000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus5.data       576500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus6.data       127501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus7.data       115000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     26748749                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.038293                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.036755                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.035986                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.265094                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.021023                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.019347                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.025388                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.246945                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.009072                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.004664                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.003550                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.174088                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.012712                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.010302                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.017778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.286779                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.dtb.walker     0.010896                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.itb.walker     0.005988                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.007810                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.214652                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.dtb.walker     0.006426                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.itb.walker     0.008699                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.018248                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.173994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.dtb.walker     0.009213                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.itb.walker     0.000980                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000781                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.144034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.dtb.walker     0.006106                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.itb.walker     0.000900                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.005063                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.163601                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.061634                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.932271                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.568966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.647059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.533333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus4.data     0.810345                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus5.data     0.881292                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus6.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus7.data     0.709677                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.845964                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.416667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus4.data     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus5.data     0.403846                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus6.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus7.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.092803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.221418                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.131115                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.083963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.108247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.042741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.163424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.100787                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.066024                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.038293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.036755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.035986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.192231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.021023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.019347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.025388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.241548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.009072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.004664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.003550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.167333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.012712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.010302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.017778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.217197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.dtb.walker     0.010896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.itb.walker     0.005988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.007810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.189050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.dtb.walker     0.006426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.itb.walker     0.008699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.018248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.134986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.dtb.walker     0.009213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.itb.walker     0.000980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.000781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.147050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.dtb.walker     0.006106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.itb.walker     0.000900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.005063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.151097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062052                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.038293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.036755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.035986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.192231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.021023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.019347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.025388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.241548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.009072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.004664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.003550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.167333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.012712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.010302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.017778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.217197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.dtb.walker     0.010896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.itb.walker     0.005988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.007810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.189050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.dtb.walker     0.006426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.itb.walker     0.008699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.018248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.134986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.dtb.walker     0.009213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.itb.walker     0.000980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.000781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.147050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.dtb.walker     0.006106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.itb.walker     0.000900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.005063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.151097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.288312                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 87542.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 89732.724138                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 83918.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73843.569808                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 80443.396226                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 74843.718750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 74781.180645                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 71682.050275                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 78423.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker       148300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 72826.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 62937.631027                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 89824.037037                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 67732.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 78119.274112                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 71705.652905                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.dtb.walker 75583.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.itb.walker 61714.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 73914.694118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 68668.744565                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.dtb.walker 69123.183099                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.itb.walker 70693.136364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 73946.932345                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 66704.698117                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.dtb.walker 90134.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.itb.walker        58500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst        68250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 67677.238806                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.dtb.walker 75888.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.itb.walker        72250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 63717.974359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 64778.710526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69591.496632                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 45191.694110                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 45191.694110                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  6552.235043                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  7152.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  8273.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  7575.850000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  6442.436170                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  6663.118534                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus6.data         6001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus7.data         6001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total  6664.452294                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data         6001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  9500.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data         6001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data         6001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus4.data         6001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  6239.047619                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus6.data         6001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  7000.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total  6381.880952                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 64312.170068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 69352.120915                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 68809.701493                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 71763.760000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 61763.639456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 41137.679612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 60062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data        64750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 55287.536142                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 87542.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 89732.724138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 83918.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 71897.575694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 80443.396226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 74843.718750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 74781.180645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 71230.525016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 78423.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker       148300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 72826.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 63660.845588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 89824.037037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 67732.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 78119.274112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 71713.359416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.dtb.walker 75583.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.itb.walker 61714.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 73914.694118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 67717.432052                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.dtb.walker 69123.183099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.itb.walker 70693.136364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 73946.932345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 64298.787433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.dtb.walker 90134.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.itb.walker        58500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst        68250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 66361.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.dtb.walker 75888.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.itb.walker        72250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 63717.974359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 64774.898340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68144.195776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 87542.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 89732.724138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 83918.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 71897.575694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 80443.396226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 74843.718750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 74781.180645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 71230.525016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 78423.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker       148300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 72826.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 63660.845588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 89824.037037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 67732.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 78119.274112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 71713.359416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.dtb.walker 75583.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.itb.walker 61714.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 73914.694118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 67717.432052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.dtb.walker 69123.183099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.itb.walker 70693.136364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 73946.932345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 64298.787433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.dtb.walker 90134.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.itb.walker        58500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst        68250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 66361.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.dtb.walker 75888.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.itb.walker        72250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 63717.974359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 64774.898340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 45191.694110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 50131.621445                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                   20                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  20                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  95                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 95                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          230                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          230                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      230                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               210000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              135000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           3                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          6                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      64                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       3                       # DTB read accesses
system.cpu0.dtb.write_accesses                      6                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                9                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            9                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                          11                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                      64                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                      11                       # ITB inst accesses
system.cpu0.itb.hits                               11                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                           11                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                          20                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu0.num_mem_refs                            9                       # number of memory refs
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       11     55.00%     55.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     15.00%     70.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      6     30.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             9608                       # number of replacements
system.cpu0.icache.tags.tagsinuse          488.418206                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1669614                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            10120                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           164.981621                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3966285742000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   487.944750                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.473455                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.953017                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000925                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.953942                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          3370348                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         3370348                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1669608                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu0.inst            6                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1669614                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1669608                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu0.inst            6                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1669614                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1669608                       # number of overall hits
system.cpu0.icache.overall_hits::cpu0.inst            6                       # number of overall hits
system.cpu0.icache.overall_hits::total        1669614                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        10495                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        10500                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        10495                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         10500                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        10495                       # number of overall misses
system.cpu0.icache.overall_misses::cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::total        10500                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    123394908                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    123394908                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    123394908                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    123394908                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    123394908                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    123394908                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1680103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1680114                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1680103                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1680114                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1680103                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1680114                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006247                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.454545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006250                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006247                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.454545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006250                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006247                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.454545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006250                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 11757.494807                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 11751.896000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 11757.494807                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 11751.896000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 11757.494807                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 11751.896000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         9964                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              916                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    10.877729                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          380                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          380                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          380                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          380                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          380                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          380                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        10115                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        10115                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        10115                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        10115                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        10115                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        10115                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    102037509                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    102037509                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    102037509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    102037509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    102037509                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    102037509                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.006020                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006020                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.006020                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006020                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.006020                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006020                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 10087.741869                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10087.741869                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 10087.741869                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 10087.741869                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 10087.741869                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 10087.741869                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements             6458                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          789.570651                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1362068                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             7258                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           187.664370                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   788.623919                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.946732                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.770141                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000925                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.771065                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          800                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2857808                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2857808                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       685310                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         685310                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       704386                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            5                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        704391                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data         1965                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1965                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2612                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2612                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         2569                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2569                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1389696                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1389701                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1391661                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1391666                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         7502                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7505                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        18668                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        18669                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data         1313                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1313                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          153                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          132                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          132                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        26170                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         26174                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        27483                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::total        27487                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    201135490                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    201135490                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    236036182                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    236036182                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      3271249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      3271249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       612502                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       612502                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    437171672                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    437171672                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    437171672                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    437171672                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       692812                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       692815                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       723054                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       723060                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data         3278                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         3278                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         2701                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2701                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1415866                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu0.data            9                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1415875                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1419144                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data            9                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1419153                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010828                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010833                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.025818                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.166667                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.025819                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.400549                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.400549                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.055335                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055335                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.048871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018483                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.444444                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018486                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019366                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.444444                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019369                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26810.915756                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26800.198534                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 12643.892329                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 12643.215062                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 21380.712418                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21380.712418                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  4640.166667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4640.166667                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 16705.069622                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 16702.516696                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 15906.985118                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15904.670280                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        41332                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2218                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    18.634806                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3284                       # number of writebacks
system.cpu0.dcache.writebacks::total             3284                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3579                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3579                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        14944                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        14944                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          114                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          114                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18523                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18523                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18523                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18523                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3923                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3923                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         3724                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3724                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data         1306                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1306                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          132                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          132                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7647                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7647                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         8953                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         8953                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     81489513                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     81489513                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     47856004                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     47856004                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data     39020005                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     39020005                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data       643501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       643501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       348498                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       348498                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    129345517                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    129345517                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    168365522                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    168365522                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data      5000999                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      5000999                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     21372000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     21372000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     26372999                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     26372999                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005662                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005662                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.005150                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005150                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.398414                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.398414                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.014105                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014105                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.048871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.048871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005401                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005401                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006309                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006309                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20772.243946                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20772.243946                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 12850.699248                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12850.699248                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 29877.492343                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 29877.492343                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 16500.025641                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16500.025641                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  2640.136364                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2640.136364                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16914.543873                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16914.543873                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18805.486653                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18805.486653                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            17804                       # number of replacements
system.cpu1.icache.tags.tagsinuse          406.610900                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3673665                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            18316                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           200.571358                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     3965711750500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   406.610900                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.794162                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.794162                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          499                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7403560                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7403560                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      3673665                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3673665                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      3673665                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3673665                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      3673665                       # number of overall hits
system.cpu1.icache.overall_hits::total        3673665                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        18957                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        18957                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        18957                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         18957                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        18957                       # number of overall misses
system.cpu1.icache.overall_misses::total        18957                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    197482643                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    197482643                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    197482643                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    197482643                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    197482643                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    197482643                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      3692622                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3692622                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      3692622                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3692622                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      3692622                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3692622                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005134                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005134                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005134                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005134                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005134                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005134                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 10417.399536                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 10417.399536                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 10417.399536                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 10417.399536                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 10417.399536                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 10417.399536                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        17079                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             1641                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    10.407678                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          641                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          641                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          641                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          641                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          641                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          641                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        18316                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        18316                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        18316                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        18316                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        18316                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        18316                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    161252483                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    161252483                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    161252483                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    161252483                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    161252483                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    161252483                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.004960                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004960                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.004960                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004960                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.004960                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004960                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst  8803.913682                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  8803.913682                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst  8803.913682                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  8803.913682                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst  8803.913682                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  8803.913682                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             5657                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          736.003437                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1981542                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             6636                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           298.604882                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   736.003437                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.718753                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.718753                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          979                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          782                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          140                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.956055                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4014293                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4014293                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1192893                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192893                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       784467                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        784467                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data         1035                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1035                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1832                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1832                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1852                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1852                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1977360                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1977360                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1978395                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1978395                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9626                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9626                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        10462                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        10462                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data          427                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          427                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          325                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          325                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          247                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          247                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20088                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20088                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20515                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20515                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    288713723                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    288713723                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    168721722                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    168721722                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      5140250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5140250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      1039501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1039501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    457435445                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    457435445                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    457435445                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    457435445                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1202519                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1202519                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       794929                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       794929                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data         1462                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         1462                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2099                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2099                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1997448                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1997448                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1998910                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1998910                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008005                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008005                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.013161                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.013161                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.292066                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.292066                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.150672                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.150672                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.117675                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.117675                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010057                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010057                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010263                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010263                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29993.114793                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29993.114793                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 16127.100172                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 16127.100172                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 15816.153846                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15816.153846                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  4208.506073                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4208.506073                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 22771.577310                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22771.577310                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 22297.608823                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22297.608823                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           68                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        41101                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1142                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    35.990368                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2330                       # number of writebacks
system.cpu1.dcache.writebacks::total             2330                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3769                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3769                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         7968                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         7968                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           89                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           89                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11737                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11737                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11737                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11737                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5857                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5857                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2494                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2494                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data          224                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          224                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          236                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          236                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          247                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          247                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         8351                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         8351                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         8575                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         8575                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    120850016                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    120850016                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     35579977                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     35579977                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data     11074500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     11074500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2000250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2000250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       545499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       545499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    156429993                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    156429993                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    167504493                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    167504493                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data       217500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       217500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       122500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       122500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       340000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       340000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004871                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004871                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.003137                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003137                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.153215                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.153215                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.109411                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.109411                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.117675                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.117675                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004181                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004181                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004290                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004290                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20633.432815                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20633.432815                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 14266.229751                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14266.229751                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 49439.732143                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 49439.732143                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data  8475.635593                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8475.635593                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  2208.497976                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2208.497976                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18731.887558                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18731.887558                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19534.051662                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19534.051662                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             6831                       # number of replacements
system.cpu2.icache.tags.tagsinuse          351.373687                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3713714                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             7323                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           507.130138                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   351.373687                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.686277                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.686277                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          475                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7449585                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7449585                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      3713714                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3713714                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      3713714                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3713714                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      3713714                       # number of overall hits
system.cpu2.icache.overall_hits::total        3713714                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         7417                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         7417                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         7417                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          7417                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         7417                       # number of overall misses
system.cpu2.icache.overall_misses::total         7417                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     61532469                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     61532469                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     61532469                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     61532469                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     61532469                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     61532469                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      3721131                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3721131                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      3721131                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3721131                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      3721131                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3721131                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001993                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001993                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001993                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001993                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001993                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001993                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst  8296.139814                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  8296.139814                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst  8296.139814                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  8296.139814                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst  8296.139814                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  8296.139814                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1330                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              172                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs     7.732558                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           94                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           94                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           94                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst         7323                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         7323                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst         7323                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         7323                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst         7323                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         7323                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     50032520                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     50032520                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     50032520                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     50032520                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     50032520                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     50032520                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.001968                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001968                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.001968                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.001968                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst  6832.243616                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  6832.243616                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst  6832.243616                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  6832.243616                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst  6832.243616                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  6832.243616                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements             2439                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          536.047540                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1958928                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             3351                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           584.580125                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   536.047540                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.523484                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.523484                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          912                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          545                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          3949385                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         3949385                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1188735                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1188735                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       769978                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        769978                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data          354                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          354                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          303                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          303                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          288                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          288                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1958713                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1958713                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1959067                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1959067                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6433                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6433                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         5276                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5276                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data          323                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          323                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          272                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          272                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          274                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          274                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11709                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11709                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12032                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12032                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    155928727                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    155928727                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     59721751                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     59721751                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data      1629750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1629750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      1134501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1134501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    215650478                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    215650478                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    215650478                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    215650478                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1195168                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1195168                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       775254                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       775254                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data          677                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          677                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1970422                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1970422                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1971099                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1971099                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.005383                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005383                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.006806                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.006806                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.477105                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.477105                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.473043                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.473043                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.487544                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.487544                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005942                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005942                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006104                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006104                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 24238.881859                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24238.881859                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 11319.513078                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 11319.513078                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data  5991.727941                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5991.727941                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  4140.514599                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4140.514599                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 18417.497481                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 18417.497481                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 17923.078291                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 17923.078291                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        26094                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            509                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    51.265226                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          816                       # number of writebacks
system.cpu2.dcache.writebacks::total              816                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         2723                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         2723                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3438                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3438                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data           16                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6161                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6161                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6161                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6161                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3710                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3710                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         1838                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1838                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data          123                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          123                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          256                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          256                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          274                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          274                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5548                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5548                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5671                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5671                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     46017007                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     46017007                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     11541493                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     11541493                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data      6687751                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      6687751                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       742750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       742750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       586499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       586499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     57558500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     57558500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     64246251                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     64246251                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data       108000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       108000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data        73000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total        73000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       181000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       181000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003104                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003104                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.002371                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002371                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.181684                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.181684                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.445217                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.445217                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.487544                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.487544                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002816                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002816                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002877                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002877                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 12403.505930                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12403.505930                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data  6279.375952                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  6279.375952                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 54371.959350                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 54371.959350                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data  2901.367188                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2901.367188                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  2140.507299                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2140.507299                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 10374.639510                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10374.639510                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 11328.910421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11328.910421                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            10570                       # number of replacements
system.cpu3.icache.tags.tagsinuse          497.018595                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3808725                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            11081                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           343.716722                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   497.018595                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.970739                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.970739                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          409                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7651295                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7651295                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      3808725                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3808725                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      3808725                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3808725                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      3808725                       # number of overall hits
system.cpu3.icache.overall_hits::total        3808725                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        11382                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        11382                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        11382                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         11382                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        11382                       # number of overall misses
system.cpu3.icache.overall_misses::total        11382                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    110454937                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    110454937                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    110454937                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    110454937                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    110454937                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    110454937                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      3820107                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3820107                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      3820107                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3820107                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      3820107                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3820107                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.002979                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002979                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.002979                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002979                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.002979                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002979                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst  9704.352223                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  9704.352223                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst  9704.352223                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  9704.352223                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst  9704.352223                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  9704.352223                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         6578                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           50                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              543                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    12.114180                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           50                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          301                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          301                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          301                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst        11081                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        11081                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst        11081                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        11081                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst        11081                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        11081                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     90631271                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     90631271                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     90631271                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     90631271                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     90631271                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     90631271                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.002901                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002901                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.002901                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002901                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.002901                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002901                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst  8178.979424                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  8178.979424                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst  8178.979424                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  8178.979424                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst  8178.979424                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  8178.979424                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements             5394                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          804.317636                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2050788                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             6366                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           322.147031                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   804.317636                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.785466                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.785466                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          972                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          532                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4173270                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4173270                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1237749                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1237749                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       809648                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        809648                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data         1555                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1555                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1199                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1199                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1280                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1280                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2047397                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2047397                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2048952                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2048952                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         9678                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9678                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        19077                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        19077                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data         1593                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         1593                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          410                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          410                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          279                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          279                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        28755                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         28755                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        30348                       # number of overall misses
system.cpu3.dcache.overall_misses::total        30348                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    270526498                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    270526498                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    233238527                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    233238527                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      7285500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7285500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      1222005                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1222005                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    503765025                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    503765025                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    503765025                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    503765025                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1247427                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1247427                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       828725                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       828725                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data         3148                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         3148                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1559                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1559                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2076152                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2076152                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2079300                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2079300                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007758                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007758                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.023020                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.023020                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.506036                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.506036                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.254817                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.254817                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.178961                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.178961                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.013850                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.013850                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.014595                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.014595                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 27952.727630                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27952.727630                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 12226.163810                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 12226.163810                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 17769.512195                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17769.512195                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  4379.946237                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4379.946237                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 17519.214919                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 17519.214919                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 16599.612001                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 16599.612001                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        65739                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2454                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    26.788509                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2945                       # number of writebacks
system.cpu3.dcache.writebacks::total             2945                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5278                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5278                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        15621                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        15621                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          197                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          197                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        20899                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        20899                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        20899                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        20899                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4400                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4400                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         3456                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         3456                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data         1073                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         1073                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          213                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          213                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          279                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          279                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         7856                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         7856                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         8929                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         8929                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     75964759                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     75964759                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     36258466                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     36258466                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data     55304750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     55304750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data       880000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       880000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       663995                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       663995                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    112223225                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    112223225                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    167527975                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    167527975                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       237000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       237000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data       170000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       170000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data       407000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       407000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003527                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003527                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.004170                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004170                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.340851                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.340851                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.132380                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.132380                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.178961                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.178961                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003784                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003784                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004294                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004294                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17264.717955                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17264.717955                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 10491.454282                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 10491.454282                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 51542.171482                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 51542.171482                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data  4131.455399                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4131.455399                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  2379.910394                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2379.910394                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 14285.033732                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 14285.033732                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18762.232613                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18762.232613                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            10371                       # number of replacements
system.cpu4.icache.tags.tagsinuse          488.037135                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            3802109                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            10883                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           349.362216                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3966178405500                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   488.037135                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.953198                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.953198                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          418                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          7637348                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         7637348                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      3802109                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        3802109                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      3802109                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         3802109                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      3802109                       # number of overall hits
system.cpu4.icache.overall_hits::total        3802109                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst        11122                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        11122                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst        11122                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         11122                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst        11122                       # number of overall misses
system.cpu4.icache.overall_misses::total        11122                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     95822692                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     95822692                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     95822692                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     95822692                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     95822692                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     95822692                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      3813231                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      3813231                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      3813231                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      3813231                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      3813231                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      3813231                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.002917                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.002917                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.002917                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.002917                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.002917                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.002917                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst  8615.598993                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total  8615.598993                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst  8615.598993                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total  8615.598993                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst  8615.598993                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total  8615.598993                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs         3623                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs              472                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs     7.675847                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst          236                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total          236                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst          236                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total          236                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst          236                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total          236                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst        10886                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        10886                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst        10886                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        10886                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst        10886                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        10886                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     78262027                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     78262027                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     78262027                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     78262027                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     78262027                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     78262027                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.002855                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.002855                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.002855                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.002855                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.002855                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.002855                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst  7189.236359                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total  7189.236359                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst  7189.236359                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total  7189.236359                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst  7189.236359                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total  7189.236359                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements             4743                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          826.847139                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            2025829                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             5698                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           355.533345                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   826.847139                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.807468                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.807468                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          955                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          575                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.932617                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          4105254                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         4105254                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1225635                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1225635                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       798070                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        798070                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus4.data         1017                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         1017                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1317                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1317                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1246                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1246                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2023705                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2023705                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2024722                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2024722                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9327                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9327                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data        11082                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        11082                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus4.data          812                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          812                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          254                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          254                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          277                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          277                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        20409                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         20409                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        21221                       # number of overall misses
system.cpu4.dcache.overall_misses::total        21221                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    218442728                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    218442728                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    133310567                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    133310567                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::switch_cpus4.data      2340749                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      2340749                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::switch_cpus4.data      1193505                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      1193505                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    351753295                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    351753295                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    351753295                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    351753295                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1234962                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1234962                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       809152                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       809152                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus4.data         1829                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         1829                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2044114                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2044114                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2045943                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2045943                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.007552                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.007552                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.013696                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.013696                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus4.data     0.443958                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.443958                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.161680                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.161680                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.181878                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.181878                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.009984                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.009984                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.010372                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.010372                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 23420.470462                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 23420.470462                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 12029.468237                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 12029.468237                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::switch_cpus4.data  9215.547244                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  9215.547244                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::switch_cpus4.data  4308.682310                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  4308.682310                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 17235.204812                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 17235.204812                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 16575.717214                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 16575.717214                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets        41454                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets           1355                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    30.593358                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1865                       # number of writebacks
system.cpu4.dcache.writebacks::total             1865                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         4564                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         4564                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         8607                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         8607                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::switch_cpus4.data           70                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           70                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13171                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13171                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13171                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13171                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4763                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4763                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data         2475                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         2475                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus4.data          627                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          627                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::switch_cpus4.data          184                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          184                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::switch_cpus4.data          277                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          277                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         7238                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         7238                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         7865                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         7865                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     66772262                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     66772262                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     23214157                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     23214157                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus4.data     31099500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total     31099500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus4.data       802751                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total       802751                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::switch_cpus4.data       639495                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total       639495                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     89986419                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     89986419                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    121085919                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    121085919                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus4.data       216500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       216500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus4.data       292000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       292000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus4.data       508500                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       508500                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003857                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003857                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.003059                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.003059                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus4.data     0.342810                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.342810                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus4.data     0.117123                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.117123                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::switch_cpus4.data     0.181878                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.181878                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003541                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003541                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003844                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003844                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 14018.950661                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 14018.950661                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data  9379.457374                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total  9379.457374                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus4.data 49600.478469                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 49600.478469                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus4.data  4362.777174                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4362.777174                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus4.data  2308.646209                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  2308.646209                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 12432.497789                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 12432.497789                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 15395.539606                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 15395.539606                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           5                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          1                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                      64                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       5                       # DTB read accesses
system.cpu5.dtb.write_accesses                      1                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                6                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            6                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                          20                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                      56                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                      20                       # ITB inst accesses
system.cpu5.itb.hits                               20                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                           20                       # DTB accesses
system.cpu5.numCycles                              20                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                         17                       # Number of instructions committed
system.cpu5.committedOps                           17                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          1                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                          15                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                 27                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads                  51                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes                  5                       # number of times the CC registers were written
system.cpu5.num_mem_refs                            6                       # number of memory refs
system.cpu5.num_load_insts                          5                       # Number of load instructions
system.cpu5.num_store_insts                         1                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                        20                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.Branches                                3                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                       10     58.82%     58.82% # Class of executed instruction
system.cpu5.op_class::IntMult                       1      5.88%     64.71% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     64.71% # Class of executed instruction
system.cpu5.op_class::MemRead                       5     29.41%     94.12% # Class of executed instruction
system.cpu5.op_class::MemWrite                      1      5.88%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                        17                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      84                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           117752                       # number of replacements
system.cpu5.icache.tags.tagsinuse          509.272231                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            2490422                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           118264                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            21.058158                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3964853113500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   509.234010                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::cpu5.inst     0.038221                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.994598                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.000075                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.994672                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          5344125                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         5344125                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      2490404                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::cpu5.inst           18                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        2490422                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      2490404                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::cpu5.inst           18                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         2490422                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      2490404                       # number of overall hits
system.cpu5.icache.overall_hits::cpu5.inst           18                       # number of overall hits
system.cpu5.icache.overall_hits::total        2490422                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst       122505                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::cpu5.inst            2                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       122507                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst       122505                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::cpu5.inst            2                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        122507                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst       122505                       # number of overall misses
system.cpu5.icache.overall_misses::cpu5.inst            2                       # number of overall misses
system.cpu5.icache.overall_misses::total       122507                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst   1193218414                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   1193218414                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst   1193218414                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   1193218414                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst   1193218414                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   1193218414                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      2612909                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::cpu5.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      2612929                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      2612909                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::cpu5.inst           20                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      2612929                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      2612909                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst           20                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      2612929                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.046885                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.046885                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.046885                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.100000                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.046885                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.046885                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.100000                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.046885                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst  9740.160924                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total  9740.001910                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst  9740.160924                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total  9740.001910                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst  9740.160924                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total  9740.001910                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       108529                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs            11456                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs     9.473551                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst         4240                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         4240                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst         4240                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         4240                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst         4240                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         4240                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst       118265                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       118265                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst       118265                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       118265                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst       118265                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       118265                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst    974522671                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    974522671                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst    974522671                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    974522671                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst    974522671                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    974522671                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.045262                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.045261                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.045262                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.045261                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.045262                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.045261                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst  8240.161257                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total  8240.161257                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst  8240.161257                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total  8240.161257                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst  8240.161257                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total  8240.161257                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            73444                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          986.844239                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            2352783                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            74468                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            31.594551                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3965024863000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   986.731596                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::cpu5.data     0.112643                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.963605                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.000110                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.963715                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          674                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          5311188                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         5311188                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1340062                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::cpu5.data            1                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1340063                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       944476                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data            1                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        944477                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus5.data        16850                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        16850                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        24288                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        24288                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        24746                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        24746                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2284538                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::cpu5.data            2                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2284540                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2301388                       # number of overall hits
system.cpu5.dcache.overall_hits::cpu5.data            2                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2301390                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        95093                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::cpu5.data            4                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        95097                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       158615                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       158615                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus5.data        11963                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        11963                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         1438                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1438                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data          460                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          460                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       253708                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::cpu5.data            4                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        253712                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       265671                       # number of overall misses
system.cpu5.dcache.overall_misses::cpu5.data            4                       # number of overall misses
system.cpu5.dcache.overall_misses::total       265675                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1772902912                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1772902912                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data   1415281997                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   1415281997                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::switch_cpus5.data     22815745                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     22815745                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::switch_cpus5.data      2296019                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      2296019                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   3188184909                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   3188184909                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   3188184909                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   3188184909                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1435155                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::cpu5.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1435160                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1103091                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1103092                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus5.data        28813                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        28813                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        25726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        25726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        25206                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        25206                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2538246                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::cpu5.data            6                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2538252                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2567059                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data            6                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2567065                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.066260                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.800000                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.066262                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.143791                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.143791                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus5.data     0.415195                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.415195                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.055897                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.055897                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.018250                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.018250                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.099954                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.666667                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.099955                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.103492                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.666667                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.103494                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 18643.884534                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 18643.100329                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data  8922.750036                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total  8922.750036                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::switch_cpus5.data 15866.303894                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 15866.303894                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::switch_cpus5.data  4991.345652                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  4991.345652                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 12566.355452                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 12566.157332                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 12000.500277                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 12000.319597                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       248726                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets          20102                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    23.500000                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    12.373197                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        38832                       # number of writebacks
system.cpu5.dcache.writebacks::total            38832                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        53387                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        53387                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data       134684                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total       134684                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::switch_cpus5.data         1135                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total         1135                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       188071                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       188071                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       188071                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       188071                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        41706                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        41706                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data        23931                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        23931                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus5.data        10747                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total        10747                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::switch_cpus5.data          303                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          303                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::switch_cpus5.data          460                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          460                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        65637                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        65637                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        76384                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        76384                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    653156585                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    653156585                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data    219901772                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    219901772                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus5.data    336491750                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total    336491750                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus5.data      3829500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      3829500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::switch_cpus5.data      1374981                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      1374981                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    873058357                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    873058357                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1209550107                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1209550107                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus5.data       405500                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       405500                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus5.data       469500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       469500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus5.data       875000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total       875000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.029060                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.029060                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.021694                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.021694                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus5.data     0.372991                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.372991                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus5.data     0.011778                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.011778                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::switch_cpus5.data     0.018250                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.018250                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.025859                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.025859                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.029755                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.029755                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 15660.974080                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 15660.974080                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data  9188.992186                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total  9188.992186                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus5.data 31310.295897                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 31310.295897                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus5.data 12638.613861                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12638.613861                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus5.data  2989.089130                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  2989.089130                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 13301.314152                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 13301.314152                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 15835.123940                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 15835.123940                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             5935                       # number of replacements
system.cpu6.icache.tags.tagsinuse          337.603324                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            3728206                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             6406                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           581.986575                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   337.603324                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.659381                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.659381                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          453                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          7475788                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         7475788                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      3728206                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        3728206                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      3728206                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         3728206                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      3728206                       # number of overall hits
system.cpu6.icache.overall_hits::total        3728206                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         6485                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         6485                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         6485                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          6485                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         6485                       # number of overall misses
system.cpu6.icache.overall_misses::total         6485                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     52175975                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     52175975                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     52175975                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     52175975                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     52175975                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     52175975                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      3734691                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      3734691                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      3734691                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      3734691                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      3734691                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      3734691                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.001736                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.001736                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.001736                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.001736                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.001736                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.001736                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst  8045.639938                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total  8045.639938                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst  8045.639938                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total  8045.639938                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst  8045.639938                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total  8045.639938                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          777                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs              107                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs     7.261682                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           79                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           79                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           79                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst         6406                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         6406                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst         6406                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         6406                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst         6406                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         6406                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     42189270                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     42189270                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     42189270                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     42189270                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     42189270                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     42189270                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.001715                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.001715                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.001715                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.001715                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.001715                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.001715                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst  6585.899157                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total  6585.899157                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst  6585.899157                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total  6585.899157                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst  6585.899157                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total  6585.899157                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements             2445                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          498.024298                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            1959456                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             3319                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           590.375414                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   498.024298                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.486352                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.486352                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          874                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          297                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          524                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          3955830                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         3955830                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1191342                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1191342                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       770999                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        770999                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus6.data          344                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          344                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          284                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          284                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          267                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1962341                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1962341                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1962685                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1962685                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         6395                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         6395                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         5003                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         5003                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus6.data          314                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total          314                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          257                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          257                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data          268                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          268                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        11398                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         11398                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        11712                       # number of overall misses
system.cpu6.dcache.overall_misses::total        11712                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    148498976                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    148498976                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     62429511                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     62429511                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::switch_cpus6.data      1170000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total      1170000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::switch_cpus6.data      1121502                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total      1121502                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    210928487                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    210928487                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    210928487                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    210928487                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1197737                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1197737                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       776002                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       776002                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus6.data          658                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          658                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          535                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          535                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1973739                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1973739                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1974397                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1974397                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.005339                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.005339                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.006447                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.006447                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus6.data     0.477204                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.477204                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.475046                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.475046                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.500935                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.500935                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005775                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005775                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005932                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005932                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 23221.106489                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 23221.106489                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 12478.415151                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 12478.415151                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::switch_cpus6.data  4552.529183                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  4552.529183                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::switch_cpus6.data  4184.708955                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  4184.708955                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 18505.745482                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 18505.745482                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 18009.604423                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 18009.604423                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets        25098                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets            400                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    62.745000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          710                       # number of writebacks
system.cpu6.dcache.writebacks::total              710                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         2658                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2658                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         3236                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3236                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::switch_cpus6.data            9                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5894                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5894                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5894                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5894                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3737                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3737                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data         1767                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         1767                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus6.data          110                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total          110                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::switch_cpus6.data          248                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          248                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::switch_cpus6.data          268                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total          268                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5504                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5504                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5614                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5614                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     44396761                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     44396761                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     11764739                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     11764739                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus6.data      6088751                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      6088751                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus6.data       500000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total       500000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::switch_cpus6.data       585498                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total       585498                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     56161500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     56161500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     62250251                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     62250251                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus6.data       117999                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       117999                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus6.data        73500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total        73500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus6.data       191499                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total       191499                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003120                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003120                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.002277                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.002277                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus6.data     0.167173                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.167173                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus6.data     0.458410                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.458410                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::switch_cpus6.data     0.500935                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.500935                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002789                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002789                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002843                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002843                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 11880.321381                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 11880.321381                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data  6658.029994                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total  6658.029994                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus6.data 55352.281818                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 55352.281818                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus6.data  2016.129032                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2016.129032                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus6.data  2184.694030                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  2184.694030                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 10203.760901                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 10203.760901                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 11088.395262                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 11088.395262                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             7223                       # number of replacements
system.cpu7.icache.tags.tagsinuse          341.913066                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            3712213                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             7703                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           481.917824                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   341.913066                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.667799                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.667799                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          448                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          7447761                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         7447761                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      3712213                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        3712213                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      3712213                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         3712213                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      3712213                       # number of overall hits
system.cpu7.icache.overall_hits::total        3712213                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst         7816                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         7816                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst         7816                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          7816                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst         7816                       # number of overall misses
system.cpu7.icache.overall_misses::total         7816                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     65221222                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     65221222                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     65221222                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     65221222                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     65221222                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     65221222                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      3720029                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      3720029                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      3720029                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      3720029                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      3720029                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      3720029                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.002101                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.002101                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.002101                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.002101                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.002101                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.002101                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst  8344.578045                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total  8344.578045                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst  8344.578045                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total  8344.578045                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst  8344.578045                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total  8344.578045                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs         1111                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs              163                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs     6.815951                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst          113                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst          113                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst          113                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst         7703                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         7703                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst         7703                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         7703                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst         7703                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         7703                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     52902021                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     52902021                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     52902021                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     52902021                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     52902021                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     52902021                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.002071                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.002071                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.002071                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.002071                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.002071                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.002071                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst  6867.716604                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total  6867.716604                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst  6867.716604                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total  6867.716604                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst  6867.716604                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total  6867.716604                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements             2312                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          525.688793                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            1959205                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             3207                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           610.915186                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   525.688793                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.513368                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.513368                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          895                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          527                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.874023                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          3949862                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         3949862                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1187892                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1187892                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       771119                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        771119                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus7.data          410                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          410                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          327                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          314                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          314                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1959011                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1959011                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1959421                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1959421                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         5815                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         5815                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         5939                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         5939                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus7.data          277                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          277                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          254                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          254                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data          259                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          259                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        11754                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         11754                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        12031                       # number of overall misses
system.cpu7.dcache.overall_misses::total        12031                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    137728977                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    137728977                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     66823926                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     66823926                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::switch_cpus7.data      1215000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total      1215000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::switch_cpus7.data      1109503                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      1109503                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    204552903                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    204552903                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    204552903                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    204552903                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1193707                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1193707                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       777058                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       777058                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus7.data          687                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          687                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          573                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          573                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1970765                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1970765                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1971452                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1971452                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.004871                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.004871                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.007643                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.007643                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus7.data     0.403202                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.403202                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.437177                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.437177                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.452007                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.452007                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005964                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005964                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.006103                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.006103                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 23685.120722                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 23685.120722                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 11251.713420                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 11251.713420                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::switch_cpus7.data  4783.464567                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  4783.464567                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::switch_cpus7.data  4283.795367                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  4283.795367                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 17402.833333                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 17402.833333                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 17002.153021                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 17002.153021                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        24607                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets            634                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    38.812303                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          894                       # number of writebacks
system.cpu7.dcache.writebacks::total              894                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         2376                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         2376                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         4167                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         4167                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::switch_cpus7.data           15                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         6543                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         6543                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         6543                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         6543                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3439                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3439                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data         1772                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         1772                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus7.data          109                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total          109                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::switch_cpus7.data          239                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          239                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::switch_cpus7.data          259                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total          259                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5211                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5211                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5320                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5320                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     42990265                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     42990265                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     12194241                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     12194241                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus7.data      5363501                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      5363501                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus7.data       495000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       495000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::switch_cpus7.data       591497                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       591497                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     55184506                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     55184506                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     60548007                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     60548007                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus7.data       101500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       101500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus7.data        77500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total        77500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus7.data       179000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       179000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002881                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002881                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.002280                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.002280                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus7.data     0.158661                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.158661                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus7.data     0.411360                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.411360                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::switch_cpus7.data     0.452007                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.452007                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002644                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002644                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002699                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002699                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 12500.804013                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 12500.804013                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data  6881.625847                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total  6881.625847                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus7.data 49206.431193                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 49206.431193                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus7.data  2071.129707                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2071.129707                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus7.data  2283.772201                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  2283.772201                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 10590.003070                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 10590.003070                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 11381.204323                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 11381.204323                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
