#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56095d396fa0 .scope module, "UART_RX_PICO" "UART_RX_PICO" 2 299;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rstn"
    .port_info 1 /INPUT 1 "rx_uart"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 12 "clk_per_bit"
    .port_info 4 /OUTPUT 8 "data_out"
    .port_info 5 /INPUT 32 "addr"
    .port_info 6 /INPUT 1 "ren"
    .port_info 7 /OUTPUT 1 "uart_rx_int_flag"
    .port_info 8 /INPUT 1 "mem_valid"
    .port_info 9 /INPUT 1 "mem_ready"
    .port_info 10 /OUTPUT 1 "uart_rx_ready"
P_0x56095d364480 .param/l "ADDR" 0 2 313, C4<00000000000000000000000000000000>;
o0x7fa39ddf3378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56095d3b74f0_0 .net "addr", 31 0, o0x7fa39ddf3378;  0 drivers
o0x7fa39ddf3078 .functor BUFZ 1, C4<z>; HiZ drive
v0x56095d3b75f0_0 .net "clk", 0 0, o0x7fa39ddf3078;  0 drivers
o0x7fa39ddf3048 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x56095d3b76b0_0 .net "clk_per_bit", 11 0, o0x7fa39ddf3048;  0 drivers
v0x56095d3b7750_0 .net "data_out", 7 0, v0x56095d3b6f30_0;  1 drivers
v0x56095d3b7820_0 .var "int_reset", 0 0;
o0x7fa39ddf33d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56095d3b78c0_0 .net "mem_ready", 0 0, o0x7fa39ddf33d8;  0 drivers
o0x7fa39ddf3408 .functor BUFZ 1, C4<z>; HiZ drive
v0x56095d3b7960_0 .net "mem_valid", 0 0, o0x7fa39ddf3408;  0 drivers
o0x7fa39ddf3438 .functor BUFZ 1, C4<z>; HiZ drive
v0x56095d3b7a00_0 .net "ren", 0 0, o0x7fa39ddf3438;  0 drivers
o0x7fa39ddf3108 .functor BUFZ 1, C4<z>; HiZ drive
v0x56095d3b7ac0_0 .net "rstn", 0 0, o0x7fa39ddf3108;  0 drivers
o0x7fa39ddf30d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56095d3b7bf0_0 .net "rx", 0 0, o0x7fa39ddf30d8;  0 drivers
v0x56095d3b7cc0_0 .net "rx_ready", 0 0, v0x56095d3b7010_0;  1 drivers
o0x7fa39ddf3468 .functor BUFZ 1, C4<z>; HiZ drive
v0x56095d3b7d90_0 .net "rx_uart", 0 0, o0x7fa39ddf3468;  0 drivers
v0x56095d3b7e30_0 .var "uart_rx_int_flag", 0 0;
v0x56095d3b7ed0_0 .var "uart_rx_ready", 0 0;
S_0x56095d3974c0 .scope module, "uart_receiver" "UART_RX" 2 330, 2 131 0, S_0x56095d396fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_Rst_L"
    .port_info 1 /INPUT 1 "i_Clock"
    .port_info 2 /INPUT 1 "i_RX_Serial_asyn"
    .port_info 3 /INPUT 12 "i_Clk_per_bit"
    .port_info 4 /OUTPUT 1 "o_RX_DV"
    .port_info 5 /OUTPUT 8 "o_RX_Byte"
P_0x56095d397640 .param/l "CLEANUP" 1 2 145, C4<100>;
P_0x56095d397680 .param/l "IDLE" 1 2 141, C4<000>;
P_0x56095d3976c0 .param/l "RX_DATA_BITS" 1 2 143, C4<010>;
P_0x56095d397700 .param/l "RX_START_BIT" 1 2 142, C4<001>;
P_0x56095d397740 .param/l "RX_STOP_BIT" 1 2 144, C4<011>;
v0x56095d38ebd0_0 .var "RX_Byte_temp", 7 0;
v0x56095d38fc70_0 .net "i_Clk_per_bit", 11 0, o0x7fa39ddf3048;  alias, 0 drivers
v0x56095d389e30_0 .net "i_Clock", 0 0, o0x7fa39ddf3078;  alias, 0 drivers
v0x56095d3b6ca0_0 .var "i_RX_Serial", 0 0;
v0x56095d3b6d60_0 .net "i_RX_Serial_asyn", 0 0, o0x7fa39ddf30d8;  alias, 0 drivers
v0x56095d3b6e70_0 .net "i_Rst_L", 0 0, o0x7fa39ddf3108;  alias, 0 drivers
v0x56095d3b6f30_0 .var "o_RX_Byte", 7 0;
v0x56095d3b7010_0 .var "o_RX_DV", 0 0;
v0x56095d3b70d0_0 .var "r_Bit_Index", 2 0;
v0x56095d3b71b0_0 .var "r_Clock_Count", 11 0;
v0x56095d3b7290_0 .var "r_SM_Main", 2 0;
v0x56095d3b7370_0 .var "r_rx_meta", 0 0;
E_0x56095d36f2c0 .event posedge, v0x56095d389e30_0;
S_0x56095d397230 .scope module, "UART_TX_PICO" "UART_TX_PICO" 2 255;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rstn"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 12 "clk_per_bit"
    .port_info 3 /INPUT 32 "addr"
    .port_info 4 /INPUT 1 "wen"
    .port_info 5 /INPUT 8 "wdata"
    .port_info 6 /INPUT 1 "mem_valid"
    .port_info 7 /INPUT 1 "mem_ready"
    .port_info 8 /OUTPUT 1 "uart_tx_ready"
    .port_info 9 /OUTPUT 1 "tx_uart"
    .port_info 10 /OUTPUT 1 "uart_tx_int_flag"
P_0x56095d364970 .param/l "ADDR" 0 2 269, C4<00000000000000000000000000000000>;
o0x7fa39ddf3c48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x56095d364880 .functor AND 1, L_0x56095d3ca430, o0x7fa39ddf3c48, C4<1>, C4<1>;
o0x7fa39ddf3ca8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x56095d37ea50 .functor AND 1, L_0x56095d364880, o0x7fa39ddf3ca8, C4<1>, C4<1>;
L_0x7fa39dd92018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56095d3b9320_0 .net/2u *"_s0", 31 0, L_0x7fa39dd92018;  1 drivers
L_0x7fa39dd920a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56095d3b9420_0 .net/2u *"_s10", 0 0, L_0x7fa39dd920a8;  1 drivers
v0x56095d3b9500_0 .net *"_s2", 0 0, L_0x56095d3ca430;  1 drivers
v0x56095d3b95a0_0 .net *"_s4", 0 0, L_0x56095d364880;  1 drivers
v0x56095d3b9660_0 .net *"_s6", 0 0, L_0x56095d37ea50;  1 drivers
L_0x7fa39dd92060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56095d3b9720_0 .net/2u *"_s8", 0 0, L_0x7fa39dd92060;  1 drivers
o0x7fa39ddf3be8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56095d3b9800_0 .net "addr", 31 0, o0x7fa39ddf3be8;  0 drivers
o0x7fa39ddf3738 .functor BUFZ 1, C4<z>; HiZ drive
v0x56095d3b98e0_0 .net "clk", 0 0, o0x7fa39ddf3738;  0 drivers
o0x7fa39ddf3708 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x56095d3b9980_0 .net "clk_per_bit", 11 0, o0x7fa39ddf3708;  0 drivers
o0x7fa39ddf3c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x56095d3b9ae0_0 .net "mem_ready", 0 0, o0x7fa39ddf3c18;  0 drivers
v0x56095d3b9b80_0 .net "mem_valid", 0 0, o0x7fa39ddf3c48;  0 drivers
o0x7fa39ddf3768 .functor BUFZ 1, C4<z>; HiZ drive
v0x56095d3b9c40_0 .net "rstn", 0 0, o0x7fa39ddf3768;  0 drivers
v0x56095d3b9d10_0 .net "start_tx", 0 0, L_0x56095d3ca690;  1 drivers
v0x56095d3b9de0_0 .net "tx_uart", 0 0, v0x56095d3b8d50_0;  1 drivers
v0x56095d3b9eb0_0 .net "uart_tx_int_flag", 0 0, v0x56095d3b8bd0_0;  1 drivers
v0x56095d3b9f80_0 .var "uart_tx_ready", 0 0;
o0x7fa39ddf3798 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x56095d3ba020_0 .net "wdata", 7 0, o0x7fa39ddf3798;  0 drivers
v0x56095d3ba200_0 .net "wen", 0 0, o0x7fa39ddf3ca8;  0 drivers
L_0x56095d3ca430 .cmp/eq 32, o0x7fa39ddf3be8, L_0x7fa39dd92018;
L_0x56095d3ca690 .functor MUXZ 1, L_0x7fa39dd920a8, L_0x7fa39dd92060, L_0x56095d37ea50, C4<>;
S_0x56095d3b80d0 .scope module, "uart_transmitter" "UART_TX" 2 284, 2 10 0, S_0x56095d397230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_Rst_L"
    .port_info 1 /INPUT 1 "i_Clock"
    .port_info 2 /INPUT 1 "i_TX_DV"
    .port_info 3 /INPUT 8 "i_TX_Byte"
    .port_info 4 /INPUT 12 "i_Clk_per_bit"
    .port_info 5 /OUTPUT 1 "o_TX_Active_L"
    .port_info 6 /OUTPUT 1 "o_TX_Serial"
    .port_info 7 /OUTPUT 1 "o_TX_Done"
P_0x56095d3b8270 .param/l "CLEANUP" 1 2 26, C4<100>;
P_0x56095d3b82b0 .param/l "IDLE" 1 2 22, C4<000>;
P_0x56095d3b82f0 .param/l "TX_DATA_BITS" 1 2 24, C4<010>;
P_0x56095d3b8330 .param/l "TX_START_BIT" 1 2 23, C4<001>;
P_0x56095d3b8370 .param/l "TX_STOP_BIT" 1 2 25, C4<011>;
v0x56095d3b8750_0 .net "i_Clk_per_bit", 11 0, o0x7fa39ddf3708;  alias, 0 drivers
v0x56095d3b8850_0 .net "i_Clock", 0 0, o0x7fa39ddf3738;  alias, 0 drivers
v0x56095d3b8910_0 .net "i_Rst_L", 0 0, o0x7fa39ddf3768;  alias, 0 drivers
v0x56095d3b89e0_0 .net "i_TX_Byte", 7 0, o0x7fa39ddf3798;  alias, 0 drivers
v0x56095d3b8ac0_0 .net "i_TX_DV", 0 0, L_0x56095d3ca690;  alias, 1 drivers
v0x56095d3b8bd0_0 .var "o_TX_Active_L", 0 0;
v0x56095d3b8c90_0 .var "o_TX_Done", 0 0;
v0x56095d3b8d50_0 .var "o_TX_Serial", 0 0;
v0x56095d3b8e10_0 .var "r_Bit_Index", 2 0;
v0x56095d3b8f80_0 .var "r_Clock_Count", 11 0;
v0x56095d3b9060_0 .var "r_SM_Main", 2 0;
v0x56095d3b9140_0 .var "r_TX_Data", 7 0;
E_0x56095d36ece0 .event posedge, v0x56095d3b8850_0;
    .scope S_0x56095d3974c0;
T_0 ;
    %wait E_0x56095d36f2c0;
    %load/vec4 v0x56095d3b6d60_0;
    %assign/vec4 v0x56095d3b7370_0, 0;
    %load/vec4 v0x56095d3b7370_0;
    %assign/vec4 v0x56095d3b6ca0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56095d3974c0;
T_1 ;
    %wait E_0x56095d36f2c0;
    %load/vec4 v0x56095d3b6e70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56095d3b7290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56095d3b7010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56095d3b6f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56095d38ebd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56095d3b7290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56095d3b7290_0, 0;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56095d3b7010_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x56095d3b71b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56095d3b70d0_0, 0;
    %load/vec4 v0x56095d3b6ca0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56095d3b7290_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56095d3b7290_0, 0;
T_1.10 ;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v0x56095d3b71b0_0;
    %pad/u 32;
    %load/vec4 v0x56095d38fc70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/e;
    %jmp/0xz  T_1.11, 4;
    %load/vec4 v0x56095d3b6ca0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x56095d3b71b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56095d3b7290_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56095d3b7290_0, 0;
T_1.14 ;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v0x56095d3b71b0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x56095d3b71b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56095d3b7290_0, 0;
T_1.12 ;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x56095d3b71b0_0;
    %pad/u 32;
    %load/vec4 v0x56095d38fc70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_1.15, 5;
    %load/vec4 v0x56095d3b71b0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x56095d3b71b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56095d3b7290_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x56095d3b71b0_0, 0;
    %load/vec4 v0x56095d3b6ca0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x56095d3b70d0_0;
    %assign/vec4/off/d v0x56095d38ebd0_0, 4, 5;
    %load/vec4 v0x56095d3b70d0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.17, 5;
    %load/vec4 v0x56095d3b70d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x56095d3b70d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56095d3b7290_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56095d3b70d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56095d3b7290_0, 0;
T_1.18 ;
T_1.16 ;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x56095d3b71b0_0;
    %pad/u 32;
    %load/vec4 v0x56095d38fc70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_1.19, 5;
    %load/vec4 v0x56095d3b71b0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x56095d3b71b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56095d3b7290_0, 0;
    %jmp T_1.20;
T_1.19 ;
    %load/vec4 v0x56095d38ebd0_0;
    %assign/vec4 v0x56095d3b6f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56095d3b7010_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x56095d3b71b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56095d3b7290_0, 0;
T_1.20 ;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56095d3b7290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56095d3b7010_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56095d396fa0;
T_2 ;
    %wait E_0x56095d36f2c0;
    %load/vec4 v0x56095d3b7ac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56095d3b7ed0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56095d3b7960_0;
    %load/vec4 v0x56095d3b74f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x56095d3b78c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %assign/vec4 v0x56095d3b7ed0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56095d396fa0;
T_3 ;
    %wait E_0x56095d36f2c0;
    %load/vec4 v0x56095d3b7ac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56095d3b7820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56095d3b7e30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56095d3b74f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x56095d3b7a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56095d3b7820_0, 0;
T_3.4 ;
T_3.2 ;
    %load/vec4 v0x56095d3b7820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56095d3b7e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56095d3b7820_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x56095d3b7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56095d3b7e30_0, 0;
T_3.8 ;
T_3.7 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56095d3b80d0;
T_4 ;
    %wait E_0x56095d36ece0;
    %load/vec4 v0x56095d3b8910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56095d3b9060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56095d3b8c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56095d3b8bd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56095d3b9060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56095d3b9060_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56095d3b8d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56095d3b8c90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x56095d3b8f80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56095d3b8e10_0, 0;
    %load/vec4 v0x56095d3b8ac0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56095d3b8bd0_0, 0;
    %load/vec4 v0x56095d3b89e0_0;
    %assign/vec4 v0x56095d3b9140_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56095d3b9060_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56095d3b9060_0, 0;
T_4.10 ;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56095d3b8d50_0, 0;
    %load/vec4 v0x56095d3b8f80_0;
    %pad/u 32;
    %load/vec4 v0x56095d3b8750_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_4.11, 5;
    %load/vec4 v0x56095d3b8f80_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x56095d3b8f80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56095d3b9060_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x56095d3b8f80_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56095d3b9060_0, 0;
T_4.12 ;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x56095d3b9140_0;
    %load/vec4 v0x56095d3b8e10_0;
    %part/u 1;
    %assign/vec4 v0x56095d3b8d50_0, 0;
    %load/vec4 v0x56095d3b8f80_0;
    %pad/u 32;
    %load/vec4 v0x56095d3b8750_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_4.13, 5;
    %load/vec4 v0x56095d3b8f80_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x56095d3b8f80_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56095d3b9060_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x56095d3b8f80_0, 0;
    %load/vec4 v0x56095d3b8e10_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_4.15, 5;
    %load/vec4 v0x56095d3b8e10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x56095d3b8e10_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56095d3b9060_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56095d3b8e10_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56095d3b9060_0, 0;
T_4.16 ;
T_4.14 ;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56095d3b8d50_0, 0;
    %load/vec4 v0x56095d3b8f80_0;
    %pad/u 32;
    %load/vec4 v0x56095d3b8750_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_4.17, 5;
    %load/vec4 v0x56095d3b8f80_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x56095d3b8f80_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56095d3b9060_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56095d3b8c90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x56095d3b8f80_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56095d3b9060_0, 0;
T_4.18 ;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56095d3b8c90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56095d3b9060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56095d3b8bd0_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56095d397230;
T_5 ;
    %wait E_0x56095d36ece0;
    %load/vec4 v0x56095d3b9c40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56095d3b9f80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56095d3b9d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56095d3b9ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %assign/vec4 v0x56095d3b9f80_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56095d3b9f80_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "uart.v";
