cell { name: "MipiDphyRx1_RESET_N" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RST0_N" type: "outbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_STOPSTATE_CLK" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_STOPSTATE_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_STOPSTATE_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_ESC_LAN0" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_CONTROL_LAN0" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_REQUEST_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TURN_REQUEST" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_FORCE_RX_MODE" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[3]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[2]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[1]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[0]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_TRIGGER_ESC[0]" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_DIRECTION" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_CONTENTION_LP0" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_CONTENTION_LP1" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_CLK_ACTIVE_HS" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_ACTIVE_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_VALID_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_VALID_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SYNC_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SYNC_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_SOT_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_LPDT_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[7]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[6]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[5]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[4]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[3]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[2]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[1]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[0]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_VALID_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_ULPS_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_ULPS_EXIT" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_WORD_CLKOUT_HS" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_CLK_ESC_LAN0" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_CLK_ESC" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Vs" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Hs" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511De" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[15]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[14]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[13]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[12]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[11]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[10]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[9]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[8]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[7]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[6]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[5]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[4]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[3]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[2]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[1]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[0]" type: "output" is_synchronizer: 0 }
cell { name: "iAdv7511Sda" type: "inbuf" is_synchronizer: 0 }
cell { name: "oAdv7511SdaOe" type: "outbuf" is_synchronizer: 0 }
cell { name: "iAdv7511Scl" type: "inbuf" is_synchronizer: 0 }
cell { name: "oAdv7511SclOe" type: "outbuf" is_synchronizer: 0 }
cell { name: "oLed[5]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[4]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[3]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[2]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[1]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[0]" type: "output" is_synchronizer: 0 }
cell { name: "iPushSw[0]" type: "input" is_synchronizer: 0 }
cell { name: "iSCLK" type: "input" is_synchronizer: 0 }
cell { name: "iBCLK" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst1_LOCKED" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst1_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst2_LOCKED" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst2_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[25]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[24]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[23]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[22]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[21]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[20]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[19]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[18]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[17]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[16]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[15]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[14]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[13]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[12]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[11]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[10]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[9]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[8]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[7]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[6]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[5]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[4]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[3]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[2]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[1]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[0]" type: "output" is_synchronizer: 0 }
cell { name: "jtag_inst1_TDO" type: "output" is_synchronizer: 0 }
cell { name: "jtag_inst2_CAPTURE" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_RESET" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_SEL" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_SHIFT" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_TCK" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_TDI" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_UPDATE" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_TDO" type: "output" is_synchronizer: 0 }
cell { name: "VCC" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "GND" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RST0_N~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rBRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rVRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rnVRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe18[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rSRST_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe15~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe16~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe8~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe12~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe11~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe7~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe14~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe5[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe9~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe17~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wCddFifoFull~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsValid~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wCdcFifoFull_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wVideoVd~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wFtiEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstSel_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511SdaOe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511SclOe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511Hs~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511Vs~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511De~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/wVgaGenFDe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wVideofull~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "LUT__13846" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_run_trig~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pattern[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_run_trig_imdt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_stop_trig~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_capture_pattern[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_soft_reset_in~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_resetn_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_resetn~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pattern[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_capture_pattern[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.enable~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/tu_trigger~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/biu_ready~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[13]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[14]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[15]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[16]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[17]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[18]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[19]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[20]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[21]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[22]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[23]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[24]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[25]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[26]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[27]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[28]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[29]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[30]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[31]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[32]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[33]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[34]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[35]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[36]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[37]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[38]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[39]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[40]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[41]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[42]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[43]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[44]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[45]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[46]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[47]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[48]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[49]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[50]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[51]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[52]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[53]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[54]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[55]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[56]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[57]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[58]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[59]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[60]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[61]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[62]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[63]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[64]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[65]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[66]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[67]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[68]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[69]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[70]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[71]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[72]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[73]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[74]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[75]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[76]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[77]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[78]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[79]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[80]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[81]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_64/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_64/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_64/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_64/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_64/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_64/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_64/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_64/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_64/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_64/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_64/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_64/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4317" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4318" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4319" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4320" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4321" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4322" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4323" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4324" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4325" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4326" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4327" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4328" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4329" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4330" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4331" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4332" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4333" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4334" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4335" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4336" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4337" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4338" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4339" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4340" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4341" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4342" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4343" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4344" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4345" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4346" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4347" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4348" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4349" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4350" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4351" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4352" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4353" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4354" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4355" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4356" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4357" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4358" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4359" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4360" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4361" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4362" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4363" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4364" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4365" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4366" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4367" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4368" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4369" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4370" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4371" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4372" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4373" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4374" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4375" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4376" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4377" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4378" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4379" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4380" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4381" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4382" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4383" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4384" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4385" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4386" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4387" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4388" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4389" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4390" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4391" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4392" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4393" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4394" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4395" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4396" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4397" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4398" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4399" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4400" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4401" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4402" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4403" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4404" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4405" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4406" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4407" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4408" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4409" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4410" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4411" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4412" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4413" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4414" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4415" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4416" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4417" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4418" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4419" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4420" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4421" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4422" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4423" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4424" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4425" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4426" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4427" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4428" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4429" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4430" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4431" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4432" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4433" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4434" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4435" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4436" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4437" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4438" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4439" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4440" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4441" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4442" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4443" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4444" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4445" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4446" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4447" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4448" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4449" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4450" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4451" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4452" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4453" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4454" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4455" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4456" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4457" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4458" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4459" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4460" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4461" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4462" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4463" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4464" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4465" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4466" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4467" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4468" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4469" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4470" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4471" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4472" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4473" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4474" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4475" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4476" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4477" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4478" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4479" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4480" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4481" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4482" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4483" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4484" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4485" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4486" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4487" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4488" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4489" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4490" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4491" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4492" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4493" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4494" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4495" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4496" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4497" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4498" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4499" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4500" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4501" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4502" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4503" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4504" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4505" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4506" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4507" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4508" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4509" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4510" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4511" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4512" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4513" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4522" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4523" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4524" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4525" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4526" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4527" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4528" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4529" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4530" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4531" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4532" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4533" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4534" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4535" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4536" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4537" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4538" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4539" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4540" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4541" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4542" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4543" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4544" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4545" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4546" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4547" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4548" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4549" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4550" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4551" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4552" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4553" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4554" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4555" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4556" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4557" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4558" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4559" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4560" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4561" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4562" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4563" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4564" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4565" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4566" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4567" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4568" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4569" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4570" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4571" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4572" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4573" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4574" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4575" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4576" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4577" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4578" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4579" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4580" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4581" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4582" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4583" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4584" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4585" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4586" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4587" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4588" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4589" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4590" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4591" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4592" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4593" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4594" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4595" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4596" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4597" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4598" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4599" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4600" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4601" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4602" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4603" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4604" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4605" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4606" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4607" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4608" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4609" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4610" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4611" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4612" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4613" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4614" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4615" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4616" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4617" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4618" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4619" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4620" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4621" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4622" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4623" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4624" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4625" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4626" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4627" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4628" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4629" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4630" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4631" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4632" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4633" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4634" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4635" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4636" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4637" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4638" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4639" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4640" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4641" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4642" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4643" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4644" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4645" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4646" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4647" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4648" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4649" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4650" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4651" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4652" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4653" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4654" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4655" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4656" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4657" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4658" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4659" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4660" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4661" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4662" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4663" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4664" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4665" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4666" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4667" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4668" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4669" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4670" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4671" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4672" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4673" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4674" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4675" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4676" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4677" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4678" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4679" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4680" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4681" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4682" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4683" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4684" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4685" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4686" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4687" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4688" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4689" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4690" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4691" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4692" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4693" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4694" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4695" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4696" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4697" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4698" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4699" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4700" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4701" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4702" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4703" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4704" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4705" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4706" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4707" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4708" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4709" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4710" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4711" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4712" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4713" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4714" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4715" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4716" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4717" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4718" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4719" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4720" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4721" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4722" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4723" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4724" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4725" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4726" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4727" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4728" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4729" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4730" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4731" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4732" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4733" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4734" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4735" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4736" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4737" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4738" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4739" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4740" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4741" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4742" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4743" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4744" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4745" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4746" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4747" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4748" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4749" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4750" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4751" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4752" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4753" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4754" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4755" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4756" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4757" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4758" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4759" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4760" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4761" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4762" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4763" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4764" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4765" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4766" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4767" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4768" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4769" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4770" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4771" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4772" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4773" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4774" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4775" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4776" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4777" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4778" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4779" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4780" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4781" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4782" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4783" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4784" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4785" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4786" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4787" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4788" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4789" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4790" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4791" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4792" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4793" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4794" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4795" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4796" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4797" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4798" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4799" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4800" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4801" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4802" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4803" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4804" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4805" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4806" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4807" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4808" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4809" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4810" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4811" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4812" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4813" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4814" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4815" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4816" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4817" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4818" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4819" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4820" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4821" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4822" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4823" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4824" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4825" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4826" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4827" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4828" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4829" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4830" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4831" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4832" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4833" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4834" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4835" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4836" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4837" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4838" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4839" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4840" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4841" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4842" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4843" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4844" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4845" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4846" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4847" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4848" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4849" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4850" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4851" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4852" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4853" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4854" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4855" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4856" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4857" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4858" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4859" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4860" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4861" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4862" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4863" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4864" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4865" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4866" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4867" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4868" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4869" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4870" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4871" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4872" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4873" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4874" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4875" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4876" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4877" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4878" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4879" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4880" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4881" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4882" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4883" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4884" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4885" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4886" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4887" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4888" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4889" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4890" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4891" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4892" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4893" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4894" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4895" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4896" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4897" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4898" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4899" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4900" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4901" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4902" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4903" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4904" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4905" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4906" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4907" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4908" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4909" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4910" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4911" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4912" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4913" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4914" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4915" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4916" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4917" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4918" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4919" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4920" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4921" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4922" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4923" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4924" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4925" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4926" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4927" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4928" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4929" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4930" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4931" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4932" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4933" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4934" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4935" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4936" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4937" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4938" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4939" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4940" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4941" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4942" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4943" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4944" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4945" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4946" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4947" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4948" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4949" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4950" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4951" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4952" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4953" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4965" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4966" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4967" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4968" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4969" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4970" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4971" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4972" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4973" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4974" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4975" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4976" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4977" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4979" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4980" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4981" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4982" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4983" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4985" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5012" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5013" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5014" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5015" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5016" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5017" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5018" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5019" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5020" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5021" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5022" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5023" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5024" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5025" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5026" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5027" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5028" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5029" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5030" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5031" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5032" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5033" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5034" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5035" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5036" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5037" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5038" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5039" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5040" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5041" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5042" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5043" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5044" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5045" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5049" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5050" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5053" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5054" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5079" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5080" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5081" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5082" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5083" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5084" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5085" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5086" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5087" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5088" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5116" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5117" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5118" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5119" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5120" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5121" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5122" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5123" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5124" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5125" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5133" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5134" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5135" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5136" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5137" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5138" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5139" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5147" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5148" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5149" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5150" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5151" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5152" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5153" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5154" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5155" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5156" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5157" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5158" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5159" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5160" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5161" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5162" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5163" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5164" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5165" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5166" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5167" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5168" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5169" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5170" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5171" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5172" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5173" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5174" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5175" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5176" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5177" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5178" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5179" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5180" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5181" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5182" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5183" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5184" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5185" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5186" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5187" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5188" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5189" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5190" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5191" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5192" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5193" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5194" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5195" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5196" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5197" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5198" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5199" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5200" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5201" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5202" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5203" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5204" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5205" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5206" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5207" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5208" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5209" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5210" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5211" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5212" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5213" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5214" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5215" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5216" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5217" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5218" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5219" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5220" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5221" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5222" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5223" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5224" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5225" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5226" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5227" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5228" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5229" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5230" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5231" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5232" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5233" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5234" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5235" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5236" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5237" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5238" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5239" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5240" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5241" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5242" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5243" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5244" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5245" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5246" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5247" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5248" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5249" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5250" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5251" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5252" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5253" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5254" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5255" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5256" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5257" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5258" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5259" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5260" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5261" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5262" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5263" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5264" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5265" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5266" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5267" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5268" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5269" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5270" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5271" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5272" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5273" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5274" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5275" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5276" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5277" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5278" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5279" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5280" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5281" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5282" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5283" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5284" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5289" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5293" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5294" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5295" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5296" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5297" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5298" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5299" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5300" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5301" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5302" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5303" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5304" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5305" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5306" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5307" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5308" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5309" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5310" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5311" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5312" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5313" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5314" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5315" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5316" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5317" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5318" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5319" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5320" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5321" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5322" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5323" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5324" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5325" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__4316" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i28" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i27" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i26" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i25" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i24" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i23" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i22" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i21" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i20" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "LUT__13847" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13848" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13849" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13850" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13851" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13852" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13853" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13854" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13855" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13856" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13857" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13858" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13859" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13860" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13861" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13862" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13863" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13864" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13865" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13866" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13867" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13868" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13869" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13870" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13871" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13872" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13873" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13874" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13875" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13876" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13877" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13878" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13879" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13880" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13881" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13882" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13883" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13884" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13885" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13886" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13887" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13888" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13889" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13890" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13891" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13892" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13893" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13894" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13895" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13896" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13897" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13898" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13899" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13900" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13901" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13902" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13903" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13904" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13905" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13906" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13907" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13908" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13909" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13910" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13911" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13912" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13913" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13914" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13915" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13916" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13917" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13918" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13919" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13920" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13921" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13922" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13923" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13924" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13925" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13927" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13845" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13928" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13929" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13930" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13931" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13932" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13933" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13934" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13935" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13936" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13937" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13938" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13939" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13940" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13941" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13942" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13943" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13944" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13945" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13946" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13947" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13948" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13949" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13950" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13951" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13952" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13953" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13965" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13966" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13967" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13968" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13969" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13970" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13971" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13972" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13973" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13974" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13975" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13976" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13977" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13979" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13980" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13981" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13982" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13983" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13985" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__13999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14012" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14013" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14014" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14015" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14016" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14017" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14018" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14019" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14020" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14021" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14022" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14023" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14024" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14025" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14026" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14027" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14028" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14029" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14030" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14031" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14032" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14033" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14034" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14035" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14036" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14037" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14038" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14039" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14040" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14041" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14042" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14043" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14044" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14045" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14049" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14116" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14117" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14118" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14119" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14120" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14121" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14122" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14123" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14124" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14125" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14147" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14148" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14149" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14150" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14151" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14152" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14153" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14154" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14155" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14156" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14157" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14158" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14159" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14160" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14161" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14162" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14163" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14164" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14165" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14166" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14167" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14168" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14169" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14170" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14171" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14172" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14173" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14174" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14175" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14176" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14177" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14178" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14179" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14180" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14181" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14182" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14183" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14184" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14185" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14186" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14187" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14188" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14189" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14190" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14191" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14192" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14193" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14194" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14195" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14196" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14197" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14198" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14199" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14200" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14201" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14202" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14203" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14204" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14205" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14206" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14207" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14208" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14209" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14210" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14211" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14212" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14213" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14214" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14215" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14216" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14217" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14218" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14219" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14220" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14221" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14222" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14223" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14224" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14225" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14226" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14227" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14228" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14229" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14230" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14231" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14232" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14233" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14234" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14235" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14236" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14237" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14238" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14239" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14240" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14241" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14242" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14243" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14244" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14245" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14246" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14247" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14248" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14249" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14250" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14251" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14252" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14253" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14254" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14255" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14256" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14257" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14258" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14259" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14260" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14261" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14262" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14263" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14264" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14265" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14266" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14267" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14268" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14269" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14270" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14271" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14272" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14273" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14274" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14275" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14276" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14277" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14278" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14279" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14280" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14281" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14282" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14283" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14284" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14285" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14286" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14287" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14288" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14289" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14290" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14291" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14292" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14293" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14294" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14295" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14296" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14297" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14298" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14299" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14300" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14301" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14302" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14303" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14304" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14305" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14306" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14307" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14308" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14309" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14310" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14311" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14312" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14313" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14314" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14315" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14316" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14317" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14318" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14319" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14320" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14321" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14322" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14323" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14324" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14325" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14326" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14327" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14328" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14329" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14330" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14331" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14332" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14333" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14334" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14335" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14336" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14337" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14338" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14339" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14340" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14341" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14342" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14343" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14344" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14345" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14346" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14347" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14348" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14349" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14350" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14351" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14352" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14353" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14354" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14355" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14356" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14357" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14358" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14359" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14360" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14361" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14362" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14363" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14364" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14365" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14366" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14367" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14368" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14369" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14370" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14371" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14372" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14373" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14374" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14375" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14376" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14377" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14378" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14379" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14380" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14381" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14382" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14383" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14384" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14385" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14386" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14387" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14388" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14389" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14390" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14391" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14392" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14393" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14394" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14395" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14396" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14397" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14398" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14399" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14400" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14401" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14402" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14403" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14404" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14405" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14406" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14407" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14408" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14409" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14410" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14411" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14412" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14413" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14414" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14415" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14416" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14417" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14418" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14419" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14420" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14421" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14422" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14423" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14424" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14425" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14426" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14427" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14428" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14429" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__14430" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "iCfgCLK" type: "input" is_synchronizer: 0 }
cell { name: "iFBCLK" type: "input" is_synchronizer: 0 }
cell { name: "iCfgCLK~CLKOUT~1~37" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" type: "outbuf" is_synchronizer: 0 }
cell { name: "iVCLK~CLKOUT~2~605" type: "output" is_synchronizer: 0 }
cell { name: "iFBCLK~CLKOUT~102~1" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK~CLKOUT~333~329" type: "output" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~334" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~335" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~336" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~337" type: "outbuf" is_synchronizer: 0 }
cell { name: "pt_input_flop_0" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_1" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_2" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_3" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_4" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_5" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_6" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_7" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_8" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_9" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_10" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_11" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_12" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_13" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_14" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_15" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_16" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_17" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_18" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_19" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_20" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_21" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_22" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_23" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_24" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_25" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_26" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_27" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_28" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_29" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_30" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_31" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
net {
	name: "vcc"
	type: CONSTANT
	terminal	{ cell: "VCC" port: "out" }
	terminal	{ cell: "pll_inst1_RSTN" port: "outpad" }
	terminal	{ cell: "pll_inst2_RSTN" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "CE" }
	terminal	{ cell: "rBRST~FF" port: "CE" }
	terminal	{ cell: "rVRST~FF" port: "CE" }
	terminal	{ cell: "rnVRST~FF" port: "CE" }
	terminal	{ cell: "oLed[3]~FF" port: "D" }
	terminal	{ cell: "la0_probe18[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "CE" }
	terminal	{ cell: "rSRST_2~FF" port: "CE" }
	terminal	{ cell: "la0_probe15~FF" port: "CE" }
	terminal	{ cell: "la0_probe2~FF" port: "CE" }
	terminal	{ cell: "la0_probe0~FF" port: "CE" }
	terminal	{ cell: "la0_probe16~FF" port: "CE" }
	terminal	{ cell: "la0_probe4~FF" port: "CE" }
	terminal	{ cell: "la0_probe1~FF" port: "CE" }
	terminal	{ cell: "la0_probe8~FF" port: "CE" }
	terminal	{ cell: "la0_probe12~FF" port: "CE" }
	terminal	{ cell: "la0_probe11~FF" port: "CE" }
	terminal	{ cell: "la0_probe7~FF" port: "CE" }
	terminal	{ cell: "la0_probe14~FF" port: "CE" }
	terminal	{ cell: "la0_probe5[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13~FF" port: "CE" }
	terminal	{ cell: "la0_probe6[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe3~FF" port: "CE" }
	terminal	{ cell: "la0_probe9~FF" port: "CE" }
	terminal	{ cell: "la0_probe17~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "CE" }
	terminal	{ cell: "wCddFifoFull~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "wCdcFifoFull_2~FF" port: "CE" }
	terminal	{ cell: "wVideoVd~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "CE" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "CE" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "CE" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "CE" }
	terminal	{ cell: "oAdv7511De~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "wVideofull~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I1" }
 }
net {
	name: "gnd"
	type: CONSTANT
	terminal	{ cell: "GND" port: "out" }
	terminal	{ cell: "MipiDphyRx1_TX_REQUEST_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TURN_REQUEST" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_FORCE_RX_MODE" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[3]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[2]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[1]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[0]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_LPDT_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[7]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[6]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[5]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[4]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[3]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[2]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[1]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[0]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_VALID_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_ULPS_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_ULPS_EXIT" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_CLK_ESC" port: "outpad" }
	terminal	{ cell: "oTestPort[23]" port: "outpad" }
	terminal	{ cell: "oTestPort[22]" port: "outpad" }
	terminal	{ cell: "oTestPort[21]" port: "outpad" }
	terminal	{ cell: "oTestPort[20]" port: "outpad" }
	terminal	{ cell: "oTestPort[19]" port: "outpad" }
	terminal	{ cell: "oTestPort[18]" port: "outpad" }
	terminal	{ cell: "oTestPort[16]" port: "outpad" }
	terminal	{ cell: "oTestPort[15]" port: "outpad" }
	terminal	{ cell: "oTestPort[14]" port: "outpad" }
	terminal	{ cell: "oTestPort[13]" port: "outpad" }
	terminal	{ cell: "oTestPort[12]" port: "outpad" }
	terminal	{ cell: "oTestPort[11]" port: "outpad" }
	terminal	{ cell: "oTestPort[9]" port: "outpad" }
	terminal	{ cell: "oTestPort[8]" port: "outpad" }
	terminal	{ cell: "oTestPort[6]" port: "outpad" }
	terminal	{ cell: "oTestPort[5]" port: "outpad" }
	terminal	{ cell: "jtag_inst1_TDO" port: "outpad" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RST" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RST" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RST" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RST" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WDATA[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WDATA[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WDATA[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i14" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i14" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i28" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "I1" }
 }
net {
	name: "MipiDphyRx1_RST0_N"
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RESET_N" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N" port: "out" }
	terminal	{ cell: "la0_probe18[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "SR" }
	terminal	{ cell: "la0_probe15~FF" port: "SR" }
	terminal	{ cell: "la0_probe2~FF" port: "SR" }
	terminal	{ cell: "la0_probe0~FF" port: "SR" }
	terminal	{ cell: "la0_probe16~FF" port: "SR" }
	terminal	{ cell: "la0_probe4~FF" port: "SR" }
	terminal	{ cell: "la0_probe1~FF" port: "SR" }
	terminal	{ cell: "la0_probe8~FF" port: "SR" }
	terminal	{ cell: "la0_probe12~FF" port: "SR" }
	terminal	{ cell: "la0_probe11~FF" port: "SR" }
	terminal	{ cell: "la0_probe7~FF" port: "SR" }
	terminal	{ cell: "la0_probe14~FF" port: "SR" }
	terminal	{ cell: "la0_probe5[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13~FF" port: "SR" }
	terminal	{ cell: "la0_probe6[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe3~FF" port: "SR" }
	terminal	{ cell: "la0_probe9~FF" port: "SR" }
	terminal	{ cell: "la0_probe17~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "SR" }
	terminal	{ cell: "wCddFifoFull~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "wCdcFifoFull_2~FF" port: "SR" }
	terminal	{ cell: "wVideoVd~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "wVideofull~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
 }
net {
	name: "rBRST"
	terminal	{ cell: "rBRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "SR" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "SR" }
	terminal	{ cell: "LUT__13991" port: "in[3]" }
	terminal	{ cell: "LUT__13997" port: "in[0]" }
	terminal	{ cell: "LUT__14000" port: "in[0]" }
 }
net {
	name: "rVRST"
	terminal	{ cell: "rVRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "SR" }
 }
net {
	name: "rnVRST"
	terminal	{ cell: "rnVRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[12]_2~FF" port: "SR" }
 }
net {
	name: "oLed[3]"
	terminal	{ cell: "oLed[3]~FF" port: "Q" }
	terminal	{ cell: "oLed[3]" port: "outpad" }
 }
net {
	name: "la0_probe18[0]"
	terminal	{ cell: "la0_probe18[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[0]~FF" port: "D" }
	terminal	{ cell: "LUT__14430" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsSt[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__13846" port: "in[3]" }
	terminal	{ cell: "LUT__13894" port: "in[2]" }
	terminal	{ cell: "LUT__13896" port: "in[0]" }
	terminal	{ cell: "LUT__13925" port: "in[1]" }
	terminal	{ cell: "LUT__13928" port: "in[2]" }
	terminal	{ cell: "LUT__13929" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WDATA[1]" }
	terminal	{ cell: "LUT__14430" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WE[0]" }
 }
net {
	name: "n106"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "n107"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" port: "CI" }
 }
net {
	name: "la0_probe15"
	terminal	{ cell: "la0_probe15~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe2"
	terminal	{ cell: "la0_probe2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe0"
	terminal	{ cell: "la0_probe0~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe16"
	terminal	{ cell: "la0_probe16~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe4"
	terminal	{ cell: "la0_probe4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe1"
	terminal	{ cell: "la0_probe1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe8"
	terminal	{ cell: "la0_probe8~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe12"
	terminal	{ cell: "la0_probe12~FF" port: "Q" }
	terminal	{ cell: "la0_probe12~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe11"
	terminal	{ cell: "la0_probe11~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe7"
	terminal	{ cell: "la0_probe7~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe14"
	terminal	{ cell: "la0_probe14~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe5[0]"
	terminal	{ cell: "la0_probe5[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WDATA[3]" }
 }
net {
	name: "la0_probe13"
	terminal	{ cell: "la0_probe13~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe6[0]"
	terminal	{ cell: "la0_probe6[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WDATA[0]" }
 }
net {
	name: "la0_probe3"
	terminal	{ cell: "la0_probe3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe9"
	terminal	{ cell: "la0_probe9~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe17"
	terminal	{ cell: "la0_probe17~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/wHsPixel[0]"
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[10]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__13846" port: "in[2]" }
	terminal	{ cell: "LUT__13895" port: "in[2]" }
	terminal	{ cell: "LUT__13896" port: "in[3]" }
	terminal	{ cell: "LUT__13910" port: "in[3]" }
	terminal	{ cell: "LUT__13930" port: "in[1]" }
 }
net {
	name: "wCddFifoFull"
	terminal	{ cell: "wCddFifoFull~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" port: "D" }
 }
net {
	name: "n129"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "D" }
 }
net {
	name: "n130"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__13852" port: "in[0]" }
	terminal	{ cell: "LUT__13870" port: "in[0]" }
	terminal	{ cell: "LUT__13884" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wHsValid"
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i2" port: "I1" }
	terminal	{ cell: "LUT__13908" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[12]" }
	terminal	{ cell: "LUT__13852" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsSt[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__13847" port: "in[1]" }
	terminal	{ cell: "LUT__13894" port: "in[1]" }
	terminal	{ cell: "LUT__13896" port: "in[2]" }
	terminal	{ cell: "LUT__13925" port: "in[2]" }
	terminal	{ cell: "LUT__13927" port: "in[0]" }
	terminal	{ cell: "LUT__13928" port: "in[0]" }
	terminal	{ cell: "LUT__13929" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsSt[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__13846" port: "in[1]" }
	terminal	{ cell: "LUT__13894" port: "in[3]" }
	terminal	{ cell: "LUT__13896" port: "in[1]" }
	terminal	{ cell: "LUT__13925" port: "in[3]" }
	terminal	{ cell: "LUT__13928" port: "in[1]" }
	terminal	{ cell: "LUT__13929" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WDATA[4]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WDATA[4]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[12]" }
	terminal	{ cell: "LUT__13870" port: "in[1]" }
	terminal	{ cell: "LUT__13874" port: "in[1]" }
	terminal	{ cell: "LUT__13877" port: "in[0]" }
	terminal	{ cell: "LUT__13883" port: "in[3]" }
	terminal	{ cell: "LUT__13884" port: "in[3]" }
	terminal	{ cell: "LUT__13931" port: "in[0]" }
	terminal	{ cell: "LUT__13937" port: "in[1]" }
	terminal	{ cell: "LUT__13938" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__13892" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[8]" }
	terminal	{ cell: "LUT__13849" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[9]" }
	terminal	{ cell: "LUT__13851" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[0]" }
	terminal	{ cell: "LUT__13849" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[1]" }
	terminal	{ cell: "LUT__13852" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[2]" }
	terminal	{ cell: "LUT__13854" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[3]" }
	terminal	{ cell: "LUT__13855" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[4]" }
	terminal	{ cell: "LUT__13854" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[5]" }
	terminal	{ cell: "LUT__13851" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[6]" }
	terminal	{ cell: "LUT__13850" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[7]" }
	terminal	{ cell: "LUT__13850" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[16]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RDATA[1]" }
	terminal	{ cell: "LUT__13846" port: "in[0]" }
 }
net {
	name: "n183"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "D" }
 }
net {
	name: "n184"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[8]" }
	terminal	{ cell: "LUT__13856" port: "in[0]" }
	terminal	{ cell: "LUT__13869" port: "in[2]" }
	terminal	{ cell: "LUT__13872" port: "in[2]" }
	terminal	{ cell: "LUT__13877" port: "in[1]" }
	terminal	{ cell: "LUT__13884" port: "in[2]" }
	terminal	{ cell: "LUT__13890" port: "in[1]" }
	terminal	{ cell: "LUT__13931" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[9]" }
	terminal	{ cell: "LUT__13856" port: "in[1]" }
	terminal	{ cell: "LUT__13869" port: "in[3]" }
	terminal	{ cell: "LUT__13871" port: "in[1]" }
	terminal	{ cell: "LUT__13878" port: "in[3]" }
	terminal	{ cell: "LUT__13885" port: "in[1]" }
	terminal	{ cell: "LUT__13932" port: "in[1]" }
	terminal	{ cell: "LUT__13933" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[0]" }
	terminal	{ cell: "LUT__13856" port: "in[2]" }
	terminal	{ cell: "LUT__13867" port: "in[1]" }
	terminal	{ cell: "LUT__13868" port: "in[3]" }
	terminal	{ cell: "LUT__13876" port: "in[1]" }
	terminal	{ cell: "LUT__13885" port: "in[2]" }
	terminal	{ cell: "LUT__13933" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[1]" }
	terminal	{ cell: "LUT__13856" port: "in[3]" }
	terminal	{ cell: "LUT__13867" port: "in[3]" }
	terminal	{ cell: "LUT__13868" port: "in[2]" }
	terminal	{ cell: "LUT__13886" port: "in[3]" }
	terminal	{ cell: "LUT__13934" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[2]" }
	terminal	{ cell: "LUT__13857" port: "in[0]" }
	terminal	{ cell: "LUT__13863" port: "in[1]" }
	terminal	{ cell: "LUT__13865" port: "in[3]" }
	terminal	{ cell: "LUT__13879" port: "in[3]" }
	terminal	{ cell: "LUT__13889" port: "in[1]" }
	terminal	{ cell: "LUT__13935" port: "in[1]" }
	terminal	{ cell: "LUT__13936" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[3]" }
	terminal	{ cell: "LUT__13857" port: "in[1]" }
	terminal	{ cell: "LUT__13863" port: "in[2]" }
	terminal	{ cell: "LUT__13864" port: "in[1]" }
	terminal	{ cell: "LUT__13936" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[4]" }
	terminal	{ cell: "LUT__13857" port: "in[2]" }
	terminal	{ cell: "LUT__13866" port: "in[2]" }
	terminal	{ cell: "LUT__13881" port: "in[3]" }
	terminal	{ cell: "LUT__13882" port: "in[1]" }
	terminal	{ cell: "LUT__13937" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[5]" }
	terminal	{ cell: "LUT__13861" port: "in[2]" }
	terminal	{ cell: "LUT__13862" port: "in[1]" }
	terminal	{ cell: "LUT__13875" port: "in[2]" }
	terminal	{ cell: "LUT__13881" port: "in[2]" }
	terminal	{ cell: "LUT__13882" port: "in[3]" }
	terminal	{ cell: "LUT__13938" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[6]" }
	terminal	{ cell: "LUT__13859" port: "in[3]" }
	terminal	{ cell: "LUT__13860" port: "in[1]" }
	terminal	{ cell: "LUT__13939" port: "in[1]" }
	terminal	{ cell: "LUT__13940" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[7]" }
	terminal	{ cell: "LUT__13859" port: "in[2]" }
	terminal	{ cell: "LUT__13860" port: "in[3]" }
	terminal	{ cell: "LUT__13940" port: "in[2]" }
 }
net {
	name: "MCsiRxController/wHsPixel[1]"
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[11]" }
 }
net {
	name: "MCsiRxController/wHsPixel[2]"
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[12]" }
 }
net {
	name: "MCsiRxController/wHsPixel[3]"
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[13]" }
 }
net {
	name: "MCsiRxController/wHsPixel[4]"
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[15]" }
 }
net {
	name: "MCsiRxController/wHsPixel[5]"
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[16]" }
 }
net {
	name: "MCsiRxController/wHsPixel[6]"
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[17]" }
 }
net {
	name: "MCsiRxController/wHsPixel[7]"
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[18]" }
 }
net {
	name: "MCsiRxController/wHsPixel[8]"
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/wHsPixel[9]"
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/wHsPixel[10]"
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/wHsPixel[11]"
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/wHsPixel[12]"
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[5]" }
 }
net {
	name: "MCsiRxController/wHsPixel[13]"
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[6]" }
 }
net {
	name: "MCsiRxController/wHsPixel[14]"
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[7]" }
 }
net {
	name: "MCsiRxController/wHsPixel[15]"
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[8]" }
 }
net {
	name: "wHsWordCnt[1]"
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__13899" port: "in[0]" }
	terminal	{ cell: "LUT__13908" port: "in[3]" }
	terminal	{ cell: "LUT__13918" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[2]"
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__13899" port: "in[1]" }
	terminal	{ cell: "LUT__13908" port: "in[1]" }
	terminal	{ cell: "LUT__13918" port: "in[1]" }
 }
net {
	name: "wHsWordCnt[3]"
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__13899" port: "in[2]" }
	terminal	{ cell: "LUT__13920" port: "in[2]" }
 }
net {
	name: "wHsWordCnt[4]"
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__13899" port: "in[3]" }
	terminal	{ cell: "LUT__13919" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[5]"
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__13900" port: "in[0]" }
	terminal	{ cell: "LUT__13915" port: "in[0]" }
	terminal	{ cell: "LUT__13922" port: "in[2]" }
 }
net {
	name: "wHsWordCnt[6]"
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__13900" port: "in[1]" }
	terminal	{ cell: "LUT__13915" port: "in[1]" }
	terminal	{ cell: "LUT__13921" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[7]"
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__13900" port: "in[2]" }
	terminal	{ cell: "LUT__13917" port: "in[2]" }
 }
net {
	name: "wHsWordCnt[8]"
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__13900" port: "in[3]" }
	terminal	{ cell: "LUT__13916" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[9]"
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__13901" port: "in[0]" }
	terminal	{ cell: "LUT__13906" port: "in[0]" }
	terminal	{ cell: "LUT__13914" port: "in[2]" }
 }
net {
	name: "wHsWordCnt[10]"
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__13901" port: "in[1]" }
	terminal	{ cell: "LUT__13912" port: "in[3]" }
	terminal	{ cell: "LUT__13913" port: "in[2]" }
 }
net {
	name: "wHsWordCnt[11]"
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__13902" port: "in[3]" }
	terminal	{ cell: "LUT__13909" port: "in[0]" }
	terminal	{ cell: "LUT__13912" port: "in[1]" }
	terminal	{ cell: "LUT__13913" port: "in[1]" }
 }
net {
	name: "wHsWordCnt[12]"
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__13897" port: "in[0]" }
	terminal	{ cell: "LUT__13904" port: "in[0]" }
	terminal	{ cell: "LUT__13909" port: "in[2]" }
 }
net {
	name: "wHsWordCnt[13]"
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__13898" port: "in[3]" }
	terminal	{ cell: "LUT__13902" port: "in[1]" }
 }
net {
	name: "wHsWordCnt[14]"
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__13898" port: "in[0]" }
	terminal	{ cell: "LUT__13902" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[15]"
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__13910" port: "in[2]" }
 }
net {
	name: "wHsDatatype[2]"
	terminal	{ cell: "wHsDatatype[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__13893" port: "in[0]" }
 }
net {
	name: "wHsDatatype[3]"
	terminal	{ cell: "wHsDatatype[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__13893" port: "in[1]" }
 }
net {
	name: "wHsDatatype[4]"
	terminal	{ cell: "wHsDatatype[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__13893" port: "in[2]" }
 }
net {
	name: "wHsDatatype[5]"
	terminal	{ cell: "wHsDatatype[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__13893" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i2" port: "I0" }
	terminal	{ cell: "LUT__13908" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i3" port: "I0" }
	terminal	{ cell: "LUT__13920" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i4" port: "I0" }
	terminal	{ cell: "LUT__13919" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i5" port: "I0" }
	terminal	{ cell: "LUT__13922" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i6" port: "I0" }
	terminal	{ cell: "LUT__13921" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i7" port: "I0" }
	terminal	{ cell: "LUT__13917" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i8" port: "I0" }
	terminal	{ cell: "LUT__13916" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i9" port: "I0" }
	terminal	{ cell: "LUT__13906" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i10" port: "I0" }
	terminal	{ cell: "LUT__13912" port: "in[2]" }
	terminal	{ cell: "LUT__13913" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i11" port: "I0" }
	terminal	{ cell: "LUT__13897" port: "in[1]" }
	terminal	{ cell: "LUT__13903" port: "in[2]" }
	terminal	{ cell: "LUT__13904" port: "in[2]" }
	terminal	{ cell: "LUT__13909" port: "in[1]" }
	terminal	{ cell: "LUT__13912" port: "in[0]" }
	terminal	{ cell: "LUT__13913" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i12" port: "I0" }
	terminal	{ cell: "LUT__13904" port: "in[1]" }
	terminal	{ cell: "LUT__13909" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i13" port: "I0" }
	terminal	{ cell: "LUT__13898" port: "in[2]" }
	terminal	{ cell: "LUT__13902" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WDATA[4]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "LUT__13948" port: "in[0]" }
	terminal	{ cell: "LUT__13958" port: "in[3]" }
	terminal	{ cell: "LUT__13964" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__13964" port: "in[1]" }
 }
net {
	name: "wVideoVd"
	terminal	{ cell: "wVideoVd~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "LUT__13978" port: "in[0]" }
 }
net {
	name: "n268"
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "D" }
 }
net {
	name: "n269"
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__13948" port: "in[1]" }
	terminal	{ cell: "LUT__13958" port: "in[2]" }
	terminal	{ cell: "LUT__13968" port: "in[0]" }
	terminal	{ cell: "LUT__13969" port: "in[0]" }
	terminal	{ cell: "LUT__13970" port: "in[0]" }
	terminal	{ cell: "LUT__13971" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wFtiEmp[0]"
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__13949" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "LUT__13947" port: "in[0]" }
	terminal	{ cell: "LUT__13958" port: "in[0]" }
	terminal	{ cell: "LUT__13966" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "LUT__13947" port: "in[2]" }
	terminal	{ cell: "LUT__13959" port: "in[2]" }
	terminal	{ cell: "LUT__13962" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "LUT__13945" port: "in[0]" }
	terminal	{ cell: "LUT__13950" port: "in[1]" }
	terminal	{ cell: "LUT__13951" port: "in[0]" }
	terminal	{ cell: "LUT__13954" port: "in[2]" }
	terminal	{ cell: "LUT__13957" port: "in[1]" }
	terminal	{ cell: "LUT__13966" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "LUT__13945" port: "in[2]" }
	terminal	{ cell: "LUT__13951" port: "in[1]" }
	terminal	{ cell: "LUT__13955" port: "in[0]" }
	terminal	{ cell: "LUT__13956" port: "in[3]" }
	terminal	{ cell: "LUT__13965" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "LUT__13941" port: "in[0]" }
	terminal	{ cell: "LUT__13955" port: "in[1]" }
	terminal	{ cell: "LUT__13964" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "LUT__13942" port: "in[0]" }
	terminal	{ cell: "LUT__13965" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "LUT__13944" port: "in[2]" }
	terminal	{ cell: "LUT__13953" port: "in[0]" }
	terminal	{ cell: "LUT__13962" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "LUT__13943" port: "in[0]" }
	terminal	{ cell: "LUT__13963" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__13966" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__13962" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__13966" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__13965" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__13964" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__13965" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__13962" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__13963" port: "in[1]" }
 }
net {
	name: "wVideoPixel[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[9]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[10]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[11]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[13]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[12]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[15]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[13]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[16]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[14]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[17]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[15]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[18]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "n304"
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "D" }
 }
net {
	name: "n305"
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__13947" port: "in[1]" }
	terminal	{ cell: "LUT__13958" port: "in[1]" }
	terminal	{ cell: "LUT__13968" port: "in[1]" }
	terminal	{ cell: "LUT__13969" port: "in[1]" }
	terminal	{ cell: "LUT__13970" port: "in[1]" }
	terminal	{ cell: "LUT__13971" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__13947" port: "in[3]" }
	terminal	{ cell: "LUT__13959" port: "in[1]" }
	terminal	{ cell: "LUT__13969" port: "in[2]" }
	terminal	{ cell: "LUT__13970" port: "in[2]" }
	terminal	{ cell: "LUT__13971" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__13945" port: "in[1]" }
	terminal	{ cell: "LUT__13954" port: "in[3]" }
	terminal	{ cell: "LUT__13957" port: "in[2]" }
	terminal	{ cell: "LUT__13970" port: "in[3]" }
	terminal	{ cell: "LUT__13971" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__13945" port: "in[3]" }
	terminal	{ cell: "LUT__13951" port: "in[3]" }
	terminal	{ cell: "LUT__13952" port: "in[0]" }
	terminal	{ cell: "LUT__13956" port: "in[2]" }
	terminal	{ cell: "LUT__13972" port: "in[1]" }
	terminal	{ cell: "LUT__13973" port: "in[1]" }
	terminal	{ cell: "LUT__13974" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__13941" port: "in[1]" }
	terminal	{ cell: "LUT__13950" port: "in[2]" }
	terminal	{ cell: "LUT__13952" port: "in[1]" }
	terminal	{ cell: "LUT__13955" port: "in[2]" }
	terminal	{ cell: "LUT__13973" port: "in[2]" }
	terminal	{ cell: "LUT__13974" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__13942" port: "in[1]" }
	terminal	{ cell: "LUT__13952" port: "in[2]" }
	terminal	{ cell: "LUT__13974" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__13944" port: "in[1]" }
	terminal	{ cell: "LUT__13953" port: "in[3]" }
	terminal	{ cell: "LUT__13976" port: "in[1]" }
	terminal	{ cell: "LUT__13977" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__13943" port: "in[1]" }
	terminal	{ cell: "LUT__13977" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[0]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__13981" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[0]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "D" }
	terminal	{ cell: "LUT__14001" port: "in[2]" }
	terminal	{ cell: "LUT__14013" port: "in[0]" }
	terminal	{ cell: "LUT__14021" port: "in[0]" }
	terminal	{ cell: "LUT__14040" port: "in[1]" }
	terminal	{ cell: "LUT__14049" port: "in[0]" }
	terminal	{ cell: "LUT__14055" port: "in[1]" }
	terminal	{ cell: "LUT__14058" port: "in[0]" }
	terminal	{ cell: "LUT__14066" port: "in[1]" }
	terminal	{ cell: "LUT__14144" port: "in[2]" }
	terminal	{ cell: "LUT__14147" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_last_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__14013" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__14171" port: "in[0]" }
	terminal	{ cell: "LUT__14172" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__13988" port: "in[0]" }
	terminal	{ cell: "LUT__14192" port: "in[0]" }
	terminal	{ cell: "LUT__14193" port: "in[0]" }
	terminal	{ cell: "LUT__14194" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14035" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "D" }
	terminal	{ cell: "LUT__13986" port: "in[0]" }
	terminal	{ cell: "LUT__13991" port: "in[2]" }
	terminal	{ cell: "LUT__13992" port: "in[1]" }
	terminal	{ cell: "LUT__13995" port: "in[0]" }
	terminal	{ cell: "LUT__13997" port: "in[1]" }
	terminal	{ cell: "LUT__13998" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "D" }
	terminal	{ cell: "LUT__13990" port: "in[0]" }
	terminal	{ cell: "LUT__13996" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "Q" }
	terminal	{ cell: "LUT__13990" port: "in[2]" }
	terminal	{ cell: "LUT__13996" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14008" port: "in[0]" }
	terminal	{ cell: "LUT__14068" port: "in[0]" }
	terminal	{ cell: "LUT__14069" port: "in[0]" }
	terminal	{ cell: "LUT__14070" port: "in[0]" }
	terminal	{ cell: "LUT__14072" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14009" port: "in[3]" }
	terminal	{ cell: "LUT__14014" port: "in[0]" }
	terminal	{ cell: "LUT__14092" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14045" port: "in[0]" }
	terminal	{ cell: "LUT__14046" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14044" port: "in[0]" }
	terminal	{ cell: "LUT__14104" port: "in[1]" }
	terminal	{ cell: "LUT__14106" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__14001" port: "in[3]" }
	terminal	{ cell: "LUT__14005" port: "in[1]" }
	terminal	{ cell: "LUT__14011" port: "in[3]" }
	terminal	{ cell: "LUT__14013" port: "in[3]" }
	terminal	{ cell: "LUT__14015" port: "in[3]" }
	terminal	{ cell: "LUT__14020" port: "in[2]" }
	terminal	{ cell: "LUT__14022" port: "in[1]" }
	terminal	{ cell: "LUT__14025" port: "in[2]" }
	terminal	{ cell: "LUT__14030" port: "in[2]" }
	terminal	{ cell: "LUT__14032" port: "in[1]" }
	terminal	{ cell: "LUT__14036" port: "in[0]" }
	terminal	{ cell: "LUT__14040" port: "in[3]" }
	terminal	{ cell: "LUT__14043" port: "in[0]" }
	terminal	{ cell: "LUT__14047" port: "in[1]" }
	terminal	{ cell: "LUT__14052" port: "in[0]" }
	terminal	{ cell: "LUT__14055" port: "in[3]" }
	terminal	{ cell: "LUT__14057" port: "in[3]" }
	terminal	{ cell: "LUT__14059" port: "in[2]" }
	terminal	{ cell: "LUT__14063" port: "in[1]" }
	terminal	{ cell: "LUT__14064" port: "in[1]" }
	terminal	{ cell: "LUT__14066" port: "in[2]" }
	terminal	{ cell: "LUT__14140" port: "in[1]" }
	terminal	{ cell: "LUT__14143" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_ack"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "Q" }
	terminal	{ cell: "LUT__13986" port: "in[1]" }
	terminal	{ cell: "LUT__13999" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__14066" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__14013" port: "in[1]" }
	terminal	{ cell: "LUT__14021" port: "in[3]" }
	terminal	{ cell: "LUT__14040" port: "in[0]" }
	terminal	{ cell: "LUT__14055" port: "in[0]" }
	terminal	{ cell: "LUT__14066" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "Q" }
	terminal	{ cell: "LUT__14002" port: "in[1]" }
	terminal	{ cell: "LUT__14010" port: "in[2]" }
	terminal	{ cell: "LUT__14024" port: "in[3]" }
	terminal	{ cell: "LUT__14029" port: "in[0]" }
	terminal	{ cell: "LUT__14032" port: "in[3]" }
	terminal	{ cell: "LUT__14033" port: "in[0]" }
	terminal	{ cell: "LUT__14063" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14068" port: "in[1]" }
	terminal	{ cell: "LUT__14069" port: "in[1]" }
	terminal	{ cell: "LUT__14070" port: "in[1]" }
	terminal	{ cell: "LUT__14072" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14069" port: "in[2]" }
	terminal	{ cell: "LUT__14070" port: "in[2]" }
	terminal	{ cell: "LUT__14072" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14070" port: "in[3]" }
	terminal	{ cell: "LUT__14072" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14073" port: "in[1]" }
	terminal	{ cell: "LUT__14074" port: "in[1]" }
	terminal	{ cell: "LUT__14075" port: "in[1]" }
	terminal	{ cell: "LUT__14077" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14074" port: "in[2]" }
	terminal	{ cell: "LUT__14075" port: "in[2]" }
	terminal	{ cell: "LUT__14077" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14075" port: "in[3]" }
	terminal	{ cell: "LUT__14077" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14014" port: "in[1]" }
	terminal	{ cell: "LUT__14093" port: "in[3]" }
	terminal	{ cell: "LUT__14094" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14014" port: "in[2]" }
	terminal	{ cell: "LUT__14095" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14103" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14104" port: "in[2]" }
	terminal	{ cell: "LUT__14106" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14109" port: "in[0]" }
	terminal	{ cell: "LUT__14110" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14113" port: "in[0]" }
	terminal	{ cell: "LUT__14114" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14117" port: "in[2]" }
	terminal	{ cell: "LUT__14118" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14121" port: "in[2]" }
	terminal	{ cell: "LUT__14122" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14125" port: "in[2]" }
	terminal	{ cell: "LUT__14126" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14129" port: "in[0]" }
	terminal	{ cell: "LUT__14130" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14107" port: "in[1]" }
	terminal	{ cell: "LUT__14109" port: "in[1]" }
	terminal	{ cell: "LUT__14110" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14111" port: "in[3]" }
	terminal	{ cell: "LUT__14113" port: "in[1]" }
	terminal	{ cell: "LUT__14114" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14115" port: "in[3]" }
	terminal	{ cell: "LUT__14117" port: "in[1]" }
	terminal	{ cell: "LUT__14118" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14119" port: "in[1]" }
	terminal	{ cell: "LUT__14121" port: "in[1]" }
	terminal	{ cell: "LUT__14122" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14124" port: "in[1]" }
	terminal	{ cell: "LUT__14125" port: "in[1]" }
	terminal	{ cell: "LUT__14126" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14127" port: "in[1]" }
	terminal	{ cell: "LUT__14129" port: "in[1]" }
	terminal	{ cell: "LUT__14130" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14019" port: "in[1]" }
	terminal	{ cell: "LUT__14021" port: "in[1]" }
	terminal	{ cell: "LUT__14024" port: "in[1]" }
	terminal	{ cell: "LUT__14131" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14004" port: "in[2]" }
	terminal	{ cell: "LUT__14005" port: "in[2]" }
	terminal	{ cell: "LUT__14006" port: "in[0]" }
	terminal	{ cell: "LUT__14017" port: "in[0]" }
	terminal	{ cell: "LUT__14021" port: "in[2]" }
	terminal	{ cell: "LUT__14023" port: "in[2]" }
	terminal	{ cell: "LUT__14042" port: "in[0]" }
	terminal	{ cell: "LUT__14043" port: "in[3]" }
	terminal	{ cell: "LUT__14044" port: "in[1]" }
	terminal	{ cell: "LUT__14047" port: "in[2]" }
	terminal	{ cell: "LUT__14048" port: "in[1]" }
	terminal	{ cell: "LUT__14056" port: "in[1]" }
	terminal	{ cell: "LUT__14058" port: "in[1]" }
	terminal	{ cell: "LUT__14061" port: "in[0]" }
	terminal	{ cell: "LUT__14062" port: "in[1]" }
	terminal	{ cell: "LUT__14065" port: "in[1]" }
	terminal	{ cell: "LUT__14105" port: "in[0]" }
	terminal	{ cell: "LUT__14140" port: "in[3]" }
	terminal	{ cell: "LUT__14143" port: "in[3]" }
	terminal	{ cell: "LUT__14146" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14003" port: "in[0]" }
	terminal	{ cell: "LUT__14006" port: "in[1]" }
	terminal	{ cell: "LUT__14017" port: "in[1]" }
	terminal	{ cell: "LUT__14023" port: "in[3]" }
	terminal	{ cell: "LUT__14041" port: "in[1]" }
	terminal	{ cell: "LUT__14044" port: "in[2]" }
	terminal	{ cell: "LUT__14048" port: "in[2]" }
	terminal	{ cell: "LUT__14105" port: "in[1]" }
	terminal	{ cell: "LUT__14141" port: "in[1]" }
 }
net {
	name: "n386"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "D" }
 }
net {
	name: "n387"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[1]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[2]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[3]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[5]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[6]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[7]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[8]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "Q" }
	terminal	{ cell: "LUT__14219" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[8]" }
	terminal	{ cell: "LUT__13987" port: "in[0]" }
	terminal	{ cell: "LUT__13994" port: "in[1]" }
	terminal	{ cell: "LUT__14155" port: "in[0]" }
	terminal	{ cell: "LUT__14157" port: "in[0]" }
	terminal	{ cell: "LUT__14158" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[9]" }
	terminal	{ cell: "LUT__13984" port: "in[3]" }
	terminal	{ cell: "LUT__14157" port: "in[1]" }
	terminal	{ cell: "LUT__14158" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[0]" }
	terminal	{ cell: "LUT__13984" port: "in[0]" }
	terminal	{ cell: "LUT__14159" port: "in[1]" }
	terminal	{ cell: "LUT__14160" port: "in[1]" }
	terminal	{ cell: "LUT__14161" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[1]" }
	terminal	{ cell: "LUT__13984" port: "in[2]" }
	terminal	{ cell: "LUT__14160" port: "in[2]" }
	terminal	{ cell: "LUT__14161" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[2]" }
	terminal	{ cell: "LUT__13984" port: "in[1]" }
	terminal	{ cell: "LUT__14162" port: "in[1]" }
	terminal	{ cell: "LUT__14163" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[3]" }
	terminal	{ cell: "LUT__13985" port: "in[2]" }
	terminal	{ cell: "LUT__14164" port: "in[1]" }
	terminal	{ cell: "LUT__14165" port: "in[1]" }
	terminal	{ cell: "LUT__14166" port: "in[1]" }
	terminal	{ cell: "LUT__14168" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[4]" }
	terminal	{ cell: "LUT__13985" port: "in[3]" }
	terminal	{ cell: "LUT__14165" port: "in[2]" }
	terminal	{ cell: "LUT__14166" port: "in[2]" }
	terminal	{ cell: "LUT__14168" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[5]" }
	terminal	{ cell: "LUT__13983" port: "in[0]" }
	terminal	{ cell: "LUT__14167" port: "in[1]" }
	terminal	{ cell: "LUT__14168" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[6]" }
	terminal	{ cell: "LUT__13983" port: "in[1]" }
	terminal	{ cell: "LUT__14169" port: "in[1]" }
	terminal	{ cell: "LUT__14170" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[7]" }
	terminal	{ cell: "LUT__13983" port: "in[2]" }
	terminal	{ cell: "LUT__14170" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14171" port: "in[1]" }
	terminal	{ cell: "LUT__14172" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14173" port: "in[1]" }
	terminal	{ cell: "LUT__14174" port: "in[1]" }
	terminal	{ cell: "LUT__14175" port: "in[1]" }
	terminal	{ cell: "LUT__14176" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14174" port: "in[2]" }
	terminal	{ cell: "LUT__14175" port: "in[2]" }
	terminal	{ cell: "LUT__14176" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14175" port: "in[3]" }
	terminal	{ cell: "LUT__14176" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14177" port: "in[1]" }
	terminal	{ cell: "LUT__14178" port: "in[1]" }
	terminal	{ cell: "LUT__14179" port: "in[1]" }
	terminal	{ cell: "LUT__14180" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14178" port: "in[2]" }
	terminal	{ cell: "LUT__14179" port: "in[2]" }
	terminal	{ cell: "LUT__14180" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14179" port: "in[3]" }
	terminal	{ cell: "LUT__14180" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__14181" port: "in[1]" }
	terminal	{ cell: "LUT__14182" port: "in[1]" }
	terminal	{ cell: "LUT__14183" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__14182" port: "in[2]" }
	terminal	{ cell: "LUT__14183" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__14184" port: "in[2]" }
	terminal	{ cell: "LUT__14185" port: "in[2]" }
	terminal	{ cell: "LUT__14186" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__14185" port: "in[3]" }
	terminal	{ cell: "LUT__14186" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__14187" port: "in[1]" }
	terminal	{ cell: "LUT__14188" port: "in[1]" }
	terminal	{ cell: "LUT__14189" port: "in[1]" }
	terminal	{ cell: "LUT__14190" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__14188" port: "in[2]" }
	terminal	{ cell: "LUT__14189" port: "in[2]" }
	terminal	{ cell: "LUT__14190" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__14189" port: "in[3]" }
	terminal	{ cell: "LUT__14190" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__13988" port: "in[1]" }
	terminal	{ cell: "LUT__14192" port: "in[1]" }
	terminal	{ cell: "LUT__14193" port: "in[1]" }
	terminal	{ cell: "LUT__14194" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__13988" port: "in[2]" }
	terminal	{ cell: "LUT__14193" port: "in[2]" }
	terminal	{ cell: "LUT__14194" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__13988" port: "in[3]" }
	terminal	{ cell: "LUT__14194" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__13989" port: "in[1]" }
	terminal	{ cell: "LUT__14195" port: "in[1]" }
	terminal	{ cell: "LUT__14196" port: "in[1]" }
	terminal	{ cell: "LUT__14197" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__13989" port: "in[2]" }
	terminal	{ cell: "LUT__14196" port: "in[2]" }
	terminal	{ cell: "LUT__14197" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__13989" port: "in[3]" }
	terminal	{ cell: "LUT__14197" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__13990" port: "in[3]" }
	terminal	{ cell: "LUT__14198" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__14096" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14097" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__14098" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__14099" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__14100" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__14101" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__14102" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__13986" port: "in[2]" }
	terminal	{ cell: "LUT__13991" port: "in[0]" }
	terminal	{ cell: "LUT__13992" port: "in[2]" }
	terminal	{ cell: "LUT__13995" port: "in[1]" }
	terminal	{ cell: "LUT__13997" port: "in[2]" }
	terminal	{ cell: "LUT__13998" port: "in[1]" }
	terminal	{ cell: "LUT__14155" port: "in[1]" }
	terminal	{ cell: "LUT__14157" port: "in[2]" }
	terminal	{ cell: "LUT__14159" port: "in[2]" }
	terminal	{ cell: "LUT__14160" port: "in[3]" }
	terminal	{ cell: "LUT__14162" port: "in[2]" }
	terminal	{ cell: "LUT__14164" port: "in[2]" }
	terminal	{ cell: "LUT__14165" port: "in[3]" }
	terminal	{ cell: "LUT__14167" port: "in[2]" }
	terminal	{ cell: "LUT__14169" port: "in[2]" }
	terminal	{ cell: "LUT__14170" port: "in[3]" }
 }
net {
	name: "n441"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "O" }
	terminal	{ cell: "LUT__14211" port: "in[1]" }
 }
net {
	name: "n442"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "I1" }
	terminal	{ cell: "LUT__14149" port: "in[0]" }
	terminal	{ cell: "LUT__14200" port: "in[1]" }
 }
net {
	name: "n444"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n445"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rFvde[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "I1" }
	terminal	{ cell: "LUT__14203" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "Q" }
	terminal	{ cell: "LUT__14220" port: "in[0]" }
 }
net {
	name: "oAdv7511Hs"
	terminal	{ cell: "oAdv7511Hs~FF" port: "Q" }
	terminal	{ cell: "oAdv7511Hs" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "I0" }
	terminal	{ cell: "LUT__14149" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[2]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "I0" }
	terminal	{ cell: "LUT__14151" port: "in[3]" }
	terminal	{ cell: "LUT__14154" port: "in[0]" }
	terminal	{ cell: "LUT__14199" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "I0" }
	terminal	{ cell: "LUT__14149" port: "in[2]" }
	terminal	{ cell: "LUT__14151" port: "in[1]" }
	terminal	{ cell: "LUT__14205" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[4]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "I0" }
	terminal	{ cell: "LUT__14149" port: "in[3]" }
	terminal	{ cell: "LUT__14151" port: "in[2]" }
	terminal	{ cell: "LUT__14205" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[5]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "I0" }
	terminal	{ cell: "LUT__14150" port: "in[1]" }
	terminal	{ cell: "LUT__14151" port: "in[0]" }
	terminal	{ cell: "LUT__14205" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[6]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "I0" }
	terminal	{ cell: "LUT__14153" port: "in[1]" }
	terminal	{ cell: "LUT__14208" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[7]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "I0" }
	terminal	{ cell: "LUT__14152" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[8]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "I0" }
	terminal	{ cell: "LUT__14152" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[9]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "I0" }
	terminal	{ cell: "LUT__14152" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[10]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "I0" }
	terminal	{ cell: "LUT__14153" port: "in[2]" }
	terminal	{ cell: "LUT__14208" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[11]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "I0" }
	terminal	{ cell: "LUT__14153" port: "in[0]" }
	terminal	{ cell: "LUT__14207" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "Q" }
	terminal	{ cell: "LUT__14210" port: "in[0]" }
 }
net {
	name: "oAdv7511Vs"
	terminal	{ cell: "oAdv7511Vs~FF" port: "Q" }
	terminal	{ cell: "oAdv7511Vs" port: "outpad" }
 }
net {
	name: "oAdv7511De"
	terminal	{ cell: "oAdv7511De~FF" port: "Q" }
	terminal	{ cell: "oAdv7511De" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rFvde[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/wVgaGenFDe"
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "Q" }
	terminal	{ cell: "LUT__14232" port: "in[3]" }
	terminal	{ cell: "LUT__14289" port: "in[2]" }
	terminal	{ cell: "LUT__14298" port: "in[2]" }
	terminal	{ cell: "LUT__14307" port: "in[2]" }
	terminal	{ cell: "LUT__14316" port: "in[2]" }
	terminal	{ cell: "LUT__14326" port: "in[3]" }
	terminal	{ cell: "LUT__14335" port: "in[2]" }
	terminal	{ cell: "LUT__14344" port: "in[2]" }
	terminal	{ cell: "LUT__14353" port: "in[2]" }
	terminal	{ cell: "LUT__14362" port: "in[3]" }
	terminal	{ cell: "LUT__14371" port: "in[2]" }
	terminal	{ cell: "LUT__14380" port: "in[2]" }
	terminal	{ cell: "LUT__14390" port: "in[3]" }
	terminal	{ cell: "LUT__14400" port: "in[3]" }
	terminal	{ cell: "LUT__14409" port: "in[2]" }
	terminal	{ cell: "LUT__14418" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "I0" }
	terminal	{ cell: "LUT__14203" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[2]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "I0" }
	terminal	{ cell: "LUT__14203" port: "in[2]" }
	terminal	{ cell: "LUT__14217" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I0" }
	terminal	{ cell: "LUT__14201" port: "in[0]" }
	terminal	{ cell: "LUT__14216" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[4]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "I0" }
	terminal	{ cell: "LUT__14204" port: "in[2]" }
	terminal	{ cell: "LUT__14216" port: "in[1]" }
	terminal	{ cell: "LUT__14217" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[5]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "I0" }
	terminal	{ cell: "LUT__14201" port: "in[1]" }
	terminal	{ cell: "LUT__14216" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[6]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "I0" }
	terminal	{ cell: "LUT__14201" port: "in[2]" }
	terminal	{ cell: "LUT__14218" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[7]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "I0" }
	terminal	{ cell: "LUT__14204" port: "in[3]" }
	terminal	{ cell: "LUT__14206" port: "in[0]" }
	terminal	{ cell: "LUT__14217" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[8]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "I0" }
	terminal	{ cell: "LUT__14201" port: "in[3]" }
	terminal	{ cell: "LUT__14206" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[9]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "I0" }
	terminal	{ cell: "LUT__14202" port: "in[0]" }
	terminal	{ cell: "LUT__14206" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[10]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "I0" }
	terminal	{ cell: "LUT__14202" port: "in[1]" }
	terminal	{ cell: "LUT__14206" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[11]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "I0" }
	terminal	{ cell: "LUT__14202" port: "in[3]" }
	terminal	{ cell: "LUT__14207" port: "in[2]" }
	terminal	{ cell: "LUT__14216" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[8]" port: "outpad" }
 }
net {
	name: "wVideofull"
	terminal	{ cell: "wVideofull~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "LUT__13949" port: "in[1]" }
 }
net {
	name: "n481"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n482"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14221" port: "in[1]" }
	terminal	{ cell: "LUT__14233" port: "in[2]" }
	terminal	{ cell: "LUT__14267" port: "in[0]" }
	terminal	{ cell: "LUT__14268" port: "in[0]" }
	terminal	{ cell: "LUT__14269" port: "in[0]" }
	terminal	{ cell: "LUT__14270" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n508"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n509"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "LUT__14222" port: "in[1]" }
	terminal	{ cell: "LUT__14233" port: "in[1]" }
	terminal	{ cell: "LUT__14267" port: "in[1]" }
	terminal	{ cell: "LUT__14268" port: "in[1]" }
	terminal	{ cell: "LUT__14269" port: "in[1]" }
	terminal	{ cell: "LUT__14270" port: "in[1]" }
	terminal	{ cell: "LUT__14284" port: "in[1]" }
	terminal	{ cell: "LUT__14292" port: "in[1]" }
	terminal	{ cell: "LUT__14301" port: "in[1]" }
	terminal	{ cell: "LUT__14310" port: "in[1]" }
	terminal	{ cell: "LUT__14319" port: "in[1]" }
	terminal	{ cell: "LUT__14331" port: "in[1]" }
	terminal	{ cell: "LUT__14336" port: "in[3]" }
	terminal	{ cell: "LUT__14347" port: "in[1]" }
	terminal	{ cell: "LUT__14354" port: "in[1]" }
	terminal	{ cell: "LUT__14365" port: "in[1]" }
	terminal	{ cell: "LUT__14374" port: "in[1]" }
	terminal	{ cell: "LUT__14381" port: "in[1]" }
	terminal	{ cell: "LUT__14391" port: "in[1]" }
	terminal	{ cell: "LUT__14403" port: "in[1]" }
	terminal	{ cell: "LUT__14413" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "LUT__14222" port: "in[3]" }
	terminal	{ cell: "LUT__14234" port: "in[1]" }
	terminal	{ cell: "LUT__14268" port: "in[2]" }
	terminal	{ cell: "LUT__14269" port: "in[2]" }
	terminal	{ cell: "LUT__14270" port: "in[2]" }
	terminal	{ cell: "LUT__14283" port: "in[1]" }
	terminal	{ cell: "LUT__14291" port: "in[1]" }
	terminal	{ cell: "LUT__14300" port: "in[1]" }
	terminal	{ cell: "LUT__14308" port: "in[3]" }
	terminal	{ cell: "LUT__14318" port: "in[1]" }
	terminal	{ cell: "LUT__14329" port: "in[3]" }
	terminal	{ cell: "LUT__14341" port: "in[1]" }
	terminal	{ cell: "LUT__14346" port: "in[1]" }
	terminal	{ cell: "LUT__14355" port: "in[1]" }
	terminal	{ cell: "LUT__14369" port: "in[1]" }
	terminal	{ cell: "LUT__14373" port: "in[1]" }
	terminal	{ cell: "LUT__14388" port: "in[1]" }
	terminal	{ cell: "LUT__14398" port: "in[1]" }
	terminal	{ cell: "LUT__14402" port: "in[1]" }
	terminal	{ cell: "LUT__14413" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "LUT__14230" port: "in[1]" }
	terminal	{ cell: "LUT__14240" port: "in[3]" }
	terminal	{ cell: "LUT__14241" port: "in[1]" }
	terminal	{ cell: "LUT__14244" port: "in[0]" }
	terminal	{ cell: "LUT__14246" port: "in[0]" }
	terminal	{ cell: "LUT__14260" port: "in[0]" }
	terminal	{ cell: "LUT__14269" port: "in[3]" }
	terminal	{ cell: "LUT__14270" port: "in[3]" }
	terminal	{ cell: "LUT__14287" port: "in[1]" }
	terminal	{ cell: "LUT__14294" port: "in[1]" }
	terminal	{ cell: "LUT__14303" port: "in[1]" }
	terminal	{ cell: "LUT__14313" port: "in[1]" }
	terminal	{ cell: "LUT__14322" port: "in[1]" }
	terminal	{ cell: "LUT__14333" port: "in[1]" }
	terminal	{ cell: "LUT__14342" port: "in[1]" }
	terminal	{ cell: "LUT__14349" port: "in[1]" }
	terminal	{ cell: "LUT__14354" port: "in[3]" }
	terminal	{ cell: "LUT__14364" port: "in[1]" }
	terminal	{ cell: "LUT__14377" port: "in[1]" }
	terminal	{ cell: "LUT__14382" port: "in[1]" }
	terminal	{ cell: "LUT__14392" port: "in[1]" }
	terminal	{ cell: "LUT__14403" port: "in[3]" }
	terminal	{ cell: "LUT__14416" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__14224" port: "in[1]" }
	terminal	{ cell: "LUT__14235" port: "in[0]" }
	terminal	{ cell: "LUT__14237" port: "in[0]" }
	terminal	{ cell: "LUT__14246" port: "in[1]" }
	terminal	{ cell: "LUT__14249" port: "in[1]" }
	terminal	{ cell: "LUT__14256" port: "in[0]" }
	terminal	{ cell: "LUT__14258" port: "in[0]" }
	terminal	{ cell: "LUT__14260" port: "in[3]" }
	terminal	{ cell: "LUT__14271" port: "in[1]" }
	terminal	{ cell: "LUT__14272" port: "in[1]" }
	terminal	{ cell: "LUT__14273" port: "in[1]" }
	terminal	{ cell: "LUT__14284" port: "in[3]" }
	terminal	{ cell: "LUT__14291" port: "in[3]" }
	terminal	{ cell: "LUT__14300" port: "in[3]" }
	terminal	{ cell: "LUT__14313" port: "in[3]" }
	terminal	{ cell: "LUT__14320" port: "in[1]" }
	terminal	{ cell: "LUT__14328" port: "in[1]" }
	terminal	{ cell: "LUT__14338" port: "in[1]" }
	terminal	{ cell: "LUT__14346" port: "in[3]" }
	terminal	{ cell: "LUT__14359" port: "in[3]" }
	terminal	{ cell: "LUT__14365" port: "in[3]" }
	terminal	{ cell: "LUT__14372" port: "in[3]" }
	terminal	{ cell: "LUT__14384" port: "in[1]" }
	terminal	{ cell: "LUT__14394" port: "in[1]" }
	terminal	{ cell: "LUT__14407" port: "in[1]" }
	terminal	{ cell: "LUT__14414" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__14228" port: "in[2]" }
	terminal	{ cell: "LUT__14235" port: "in[1]" }
	terminal	{ cell: "LUT__14237" port: "in[3]" }
	terminal	{ cell: "LUT__14246" port: "in[2]" }
	terminal	{ cell: "LUT__14249" port: "in[3]" }
	terminal	{ cell: "LUT__14256" port: "in[1]" }
	terminal	{ cell: "LUT__14258" port: "in[1]" }
	terminal	{ cell: "LUT__14272" port: "in[2]" }
	terminal	{ cell: "LUT__14273" port: "in[2]" }
	terminal	{ cell: "LUT__14285" port: "in[1]" }
	terminal	{ cell: "LUT__14290" port: "in[3]" }
	terminal	{ cell: "LUT__14299" port: "in[3]" }
	terminal	{ cell: "LUT__14312" port: "in[1]" }
	terminal	{ cell: "LUT__14324" port: "in[1]" }
	terminal	{ cell: "LUT__14327" port: "in[1]" }
	terminal	{ cell: "LUT__14337" port: "in[1]" }
	terminal	{ cell: "LUT__14345" port: "in[3]" }
	terminal	{ cell: "LUT__14355" port: "in[3]" }
	terminal	{ cell: "LUT__14364" port: "in[3]" }
	terminal	{ cell: "LUT__14376" port: "in[1]" }
	terminal	{ cell: "LUT__14384" port: "in[3]" }
	terminal	{ cell: "LUT__14394" port: "in[3]" }
	terminal	{ cell: "LUT__14405" port: "in[1]" }
	terminal	{ cell: "LUT__14414" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__14229" port: "in[1]" }
	terminal	{ cell: "LUT__14235" port: "in[2]" }
	terminal	{ cell: "LUT__14247" port: "in[2]" }
	terminal	{ cell: "LUT__14255" port: "in[1]" }
	terminal	{ cell: "LUT__14258" port: "in[2]" }
	terminal	{ cell: "LUT__14273" port: "in[3]" }
	terminal	{ cell: "LUT__14285" port: "in[3]" }
	terminal	{ cell: "LUT__14296" port: "in[1]" }
	terminal	{ cell: "LUT__14305" port: "in[1]" }
	terminal	{ cell: "LUT__14309" port: "in[1]" }
	terminal	{ cell: "LUT__14323" port: "in[1]" }
	terminal	{ cell: "LUT__14330" port: "in[1]" }
	terminal	{ cell: "LUT__14342" port: "in[3]" }
	terminal	{ cell: "LUT__14351" port: "in[1]" }
	terminal	{ cell: "LUT__14360" port: "in[1]" }
	terminal	{ cell: "LUT__14369" port: "in[3]" }
	terminal	{ cell: "LUT__14377" port: "in[3]" }
	terminal	{ cell: "LUT__14381" port: "in[3]" }
	terminal	{ cell: "LUT__14391" port: "in[3]" }
	terminal	{ cell: "LUT__14405" port: "in[3]" }
	terminal	{ cell: "LUT__14412" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__14227" port: "in[1]" }
	terminal	{ cell: "LUT__14235" port: "in[3]" }
	terminal	{ cell: "LUT__14274" port: "in[2]" }
	terminal	{ cell: "LUT__14282" port: "in[1]" }
	terminal	{ cell: "LUT__14295" port: "in[1]" }
	terminal	{ cell: "LUT__14304" port: "in[1]" }
	terminal	{ cell: "LUT__14312" port: "in[3]" }
	terminal	{ cell: "LUT__14324" port: "in[3]" }
	terminal	{ cell: "LUT__14327" port: "in[3]" }
	terminal	{ cell: "LUT__14337" port: "in[3]" }
	terminal	{ cell: "LUT__14351" port: "in[3]" }
	terminal	{ cell: "LUT__14361" port: "in[1]" }
	terminal	{ cell: "LUT__14363" port: "in[3]" }
	terminal	{ cell: "LUT__14376" port: "in[3]" }
	terminal	{ cell: "LUT__14389" port: "in[2]" }
	terminal	{ cell: "LUT__14399" port: "in[2]" }
	terminal	{ cell: "LUT__14404" port: "in[1]" }
	terminal	{ cell: "LUT__14411" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__14224" port: "in[3]" }
	terminal	{ cell: "LUT__14236" port: "in[1]" }
	terminal	{ cell: "LUT__14239" port: "in[3]" }
	terminal	{ cell: "LUT__14243" port: "in[1]" }
	terminal	{ cell: "LUT__14262" port: "in[0]" }
	terminal	{ cell: "LUT__14275" port: "in[2]" }
	terminal	{ cell: "LUT__14276" port: "in[2]" }
	terminal	{ cell: "LUT__14288" port: "in[1]" }
	terminal	{ cell: "LUT__14293" port: "in[1]" }
	terminal	{ cell: "LUT__14302" port: "in[1]" }
	terminal	{ cell: "LUT__14311" port: "in[1]" }
	terminal	{ cell: "LUT__14320" port: "in[3]" }
	terminal	{ cell: "LUT__14334" port: "in[1]" }
	terminal	{ cell: "LUT__14339" port: "in[1]" }
	terminal	{ cell: "LUT__14348" port: "in[1]" }
	terminal	{ cell: "LUT__14357" port: "in[1]" }
	terminal	{ cell: "LUT__14370" port: "in[1]" }
	terminal	{ cell: "LUT__14375" port: "in[1]" }
	terminal	{ cell: "LUT__14383" port: "in[1]" }
	terminal	{ cell: "LUT__14393" port: "in[1]" }
	terminal	{ cell: "LUT__14408" port: "in[1]" }
	terminal	{ cell: "LUT__14417" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__14229" port: "in[3]" }
	terminal	{ cell: "LUT__14236" port: "in[2]" }
	terminal	{ cell: "LUT__14238" port: "in[1]" }
	terminal	{ cell: "LUT__14243" port: "in[2]" }
	terminal	{ cell: "LUT__14262" port: "in[1]" }
	terminal	{ cell: "LUT__14276" port: "in[3]" }
	terminal	{ cell: "LUT__14282" port: "in[3]" }
	terminal	{ cell: "LUT__14293" port: "in[3]" }
	terminal	{ cell: "LUT__14302" port: "in[3]" }
	terminal	{ cell: "LUT__14311" port: "in[3]" }
	terminal	{ cell: "LUT__14318" port: "in[3]" }
	terminal	{ cell: "LUT__14328" port: "in[3]" }
	terminal	{ cell: "LUT__14339" port: "in[3]" }
	terminal	{ cell: "LUT__14348" port: "in[3]" }
	terminal	{ cell: "LUT__14356" port: "in[1]" }
	terminal	{ cell: "LUT__14366" port: "in[1]" }
	terminal	{ cell: "LUT__14375" port: "in[3]" }
	terminal	{ cell: "LUT__14383" port: "in[3]" }
	terminal	{ cell: "LUT__14393" port: "in[3]" }
	terminal	{ cell: "LUT__14404" port: "in[3]" }
	terminal	{ cell: "LUT__14411" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__14223" port: "in[1]" }
	terminal	{ cell: "LUT__14244" port: "in[1]" }
	terminal	{ cell: "LUT__14253" port: "in[1]" }
	terminal	{ cell: "LUT__14257" port: "in[1]" }
	terminal	{ cell: "LUT__14262" port: "in[2]" }
	terminal	{ cell: "LUT__14278" port: "in[1]" }
	terminal	{ cell: "LUT__14279" port: "in[1]" }
	terminal	{ cell: "LUT__14283" port: "in[3]" }
	terminal	{ cell: "LUT__14294" port: "in[3]" }
	terminal	{ cell: "LUT__14303" port: "in[3]" }
	terminal	{ cell: "LUT__14314" port: "in[1]" }
	terminal	{ cell: "LUT__14317" port: "in[1]" }
	terminal	{ cell: "LUT__14331" port: "in[3]" }
	terminal	{ cell: "LUT__14340" port: "in[1]" }
	terminal	{ cell: "LUT__14349" port: "in[3]" }
	terminal	{ cell: "LUT__14360" port: "in[3]" }
	terminal	{ cell: "LUT__14367" port: "in[1]" }
	terminal	{ cell: "LUT__14378" port: "in[1]" }
	terminal	{ cell: "LUT__14382" port: "in[3]" }
	terminal	{ cell: "LUT__14392" port: "in[3]" }
	terminal	{ cell: "LUT__14402" port: "in[3]" }
	terminal	{ cell: "LUT__14412" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__14226" port: "in[1]" }
	terminal	{ cell: "LUT__14242" port: "in[0]" }
	terminal	{ cell: "LUT__14248" port: "in[1]" }
	terminal	{ cell: "LUT__14257" port: "in[3]" }
	terminal	{ cell: "LUT__14262" port: "in[3]" }
	terminal	{ cell: "LUT__14279" port: "in[2]" }
	terminal	{ cell: "LUT__14287" port: "in[3]" }
	terminal	{ cell: "LUT__14296" port: "in[3]" }
	terminal	{ cell: "LUT__14305" port: "in[3]" }
	terminal	{ cell: "LUT__14314" port: "in[3]" }
	terminal	{ cell: "LUT__14319" port: "in[3]" }
	terminal	{ cell: "LUT__14330" port: "in[3]" }
	terminal	{ cell: "LUT__14340" port: "in[3]" }
	terminal	{ cell: "LUT__14350" port: "in[1]" }
	terminal	{ cell: "LUT__14357" port: "in[3]" }
	terminal	{ cell: "LUT__14366" port: "in[3]" }
	terminal	{ cell: "LUT__14378" port: "in[3]" }
	terminal	{ cell: "LUT__14387" port: "in[1]" }
	terminal	{ cell: "LUT__14397" port: "in[1]" }
	terminal	{ cell: "LUT__14407" port: "in[3]" }
	terminal	{ cell: "LUT__14416" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__14230" port: "in[3]" }
	terminal	{ cell: "LUT__14242" port: "in[3]" }
	terminal	{ cell: "LUT__14248" port: "in[3]" }
	terminal	{ cell: "LUT__14264" port: "in[3]" }
	terminal	{ cell: "LUT__14280" port: "in[2]" }
	terminal	{ cell: "LUT__14281" port: "in[3]" }
	terminal	{ cell: "LUT__14295" port: "in[3]" }
	terminal	{ cell: "LUT__14304" port: "in[3]" }
	terminal	{ cell: "LUT__14309" port: "in[3]" }
	terminal	{ cell: "LUT__14322" port: "in[3]" }
	terminal	{ cell: "LUT__14333" port: "in[3]" }
	terminal	{ cell: "LUT__14341" port: "in[3]" }
	terminal	{ cell: "LUT__14350" port: "in[3]" }
	terminal	{ cell: "LUT__14356" port: "in[3]" }
	terminal	{ cell: "LUT__14367" port: "in[3]" }
	terminal	{ cell: "LUT__14373" port: "in[3]" }
	terminal	{ cell: "LUT__14386" port: "in[3]" }
	terminal	{ cell: "LUT__14396" port: "in[3]" }
	terminal	{ cell: "LUT__14401" port: "in[3]" }
	terminal	{ cell: "LUT__14410" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[9]" port: "outpad" }
 }
net {
	name: "n525"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n526"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14281" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n552"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n553"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[10]" port: "outpad" }
 }
net {
	name: "n569"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n570"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14290" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n596"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n597"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[11]" port: "outpad" }
 }
net {
	name: "n613"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n614"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14299" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n640"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n641"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[12]" port: "outpad" }
 }
net {
	name: "n657"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n658"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14308" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n684"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n685"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[13]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[13]" port: "outpad" }
 }
net {
	name: "n701"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n702"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14325" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n728"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n729"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[14]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[14]" port: "outpad" }
 }
net {
	name: "n745"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n746"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14329" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n772"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n773"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[15]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[15]" port: "outpad" }
 }
net {
	name: "n789"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n790"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14336" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n816"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n817"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[0]" port: "outpad" }
 }
net {
	name: "n833"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n834"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14345" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n860"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n861"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[1]" port: "outpad" }
 }
net {
	name: "n877"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n878"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14359" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n904"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n905"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[2]" port: "outpad" }
 }
net {
	name: "n921"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n922"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14363" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n948"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n949"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[3]" port: "outpad" }
 }
net {
	name: "n965"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n966"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14372" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n992"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n993"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[4]" port: "outpad" }
 }
net {
	name: "n1009"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n1010"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14386" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n1036"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n1037"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[5]" port: "outpad" }
 }
net {
	name: "n1053"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n1054"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14396" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n1080"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n1081"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[6]" port: "outpad" }
 }
net {
	name: "n1097"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n1098"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14401" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n1124"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n1125"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[7]" port: "outpad" }
 }
net {
	name: "n1141"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__14410" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n1167"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "n1168"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[1]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__13981" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[2]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__13981" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[3]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__13981" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[4]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__13980" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[5]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__13980" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[6]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__13980" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[7]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__13980" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[8]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__13979" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[9]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__13979" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[10]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__13979" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[1]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__14420" port: "in[0]" }
 }
net {
	name: "oLed[5]"
	terminal	{ cell: "oLed[5]~FF" port: "Q" }
	terminal	{ cell: "oLed[5]~FF" port: "D" }
	terminal	{ cell: "oLed[5]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__14419" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__14420" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__14420" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__14423" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__14423" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__14422" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__14422" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__14422" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__14422" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__14421" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__14421" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "I0" }
	terminal	{ cell: "LUT__14421" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__14419" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14419" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__14425" port: "in[0]" }
 }
net {
	name: "oLed[4]"
	terminal	{ cell: "oLed[4]~FF" port: "Q" }
	terminal	{ cell: "oLed[4]~FF" port: "D" }
	terminal	{ cell: "oLed[4]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__14424" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[4]~FF" port: "CE" }
	terminal	{ cell: "LUT__14425" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__14424" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14424" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__14427" port: "in[0]" }
 }
net {
	name: "oLed[2]"
	terminal	{ cell: "oLed[2]~FF" port: "Q" }
	terminal	{ cell: "oLed[2]~FF" port: "D" }
	terminal	{ cell: "oLed[2]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__14426" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "Q" }
	terminal	{ cell: "LUT__14210" port: "in[1]" }
	terminal	{ cell: "LUT__14219" port: "in[1]" }
	terminal	{ cell: "LUT__14220" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[2]~FF" port: "CE" }
	terminal	{ cell: "LUT__14427" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__14426" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14426" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__14429" port: "in[0]" }
 }
net {
	name: "oLed[1]"
	terminal	{ cell: "oLed[1]~FF" port: "Q" }
	terminal	{ cell: "oLed[1]~FF" port: "D" }
	terminal	{ cell: "oLed[1]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__14428" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[1]~FF" port: "CE" }
	terminal	{ cell: "LUT__14429" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__14428" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__14428" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3116"
	terminal	{ cell: "edb_top_inst/LUT__4317" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4320" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_run_trig"
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4622" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pattern[0]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4679" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5012" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_run_trig_imdt"
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4625" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_stop_trig"
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4628" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5122" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5166" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_capture_pattern[0]"
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4684" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[0]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4431" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4994" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5009" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[0]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5084" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5098" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5103" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[0]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5014" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5023" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5029" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5031" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5036" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5039" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5047" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5054" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5074" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5079" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5081" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5210" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5214" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5218" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5222" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5228" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5231" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5233" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5238" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5242" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5248" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5252" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5254" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5259" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5264" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_soft_reset_in"
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/LUT__4380" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4389" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4391" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4392" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/address_counter[0]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4402" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/opcode[0]"
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4352" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4353" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4355" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4357" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4417" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5284" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/bit_count[0]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4342" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4356" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4421" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/word_count[0]"
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4337" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4411" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4424" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4527" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4528" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[0]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4351" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4743" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/module_state[0]"
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4344" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4347" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4348" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4361" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4363" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4365" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4367" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4368" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4371" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4376" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4378" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4406" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4410" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4413" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4425" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4731" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5281" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_resetn_p1"
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4777" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4778" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4779" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_resetn"
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/LUT__5158" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5165" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5189" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4773" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4774" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4775" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4781" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4782" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4783" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4785" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4786" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4787" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4789" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4790" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4791" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4793" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4794" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4795" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4797" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4798" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4799" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4801" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4802" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4803" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4805" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4806" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4807" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4809" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4810" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4811" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4814" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4815" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4823" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4827" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4834" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4813" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4815" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4823" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4813" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4814" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4851" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4852" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4861" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4863" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4870" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4850" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4852" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4861" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4850" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4851" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4886" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4887" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4888" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4890" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4891" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4892" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4894" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4895" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4896" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4898" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4899" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4900" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4902" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4903" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4904" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4906" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4907" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4908" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4910" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4911" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4912" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4914" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4915" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4916" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4918" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4919" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4920" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4922" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4923" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4924" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4926" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4927" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4928" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4930" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4931" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4932" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4934" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4935" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4936" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4938" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4939" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4940" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4942" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4943" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4944" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4946" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4947" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4948" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4951" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4952" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4953" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4959" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4960" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4961" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4963" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4964" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4965" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4967" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4968" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4969" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4971" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4972" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4973" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4976" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4977" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4978" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4980" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4982" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4975" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4977" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4978" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4975" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4976" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[0]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4431" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4556" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4561" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4564" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4565" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4568" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4573" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4576" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4579" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4585" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4588" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4591" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4594" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4612" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4615" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4619" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4622" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4637" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4649" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4655" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4658" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4668" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4670" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4672" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4675" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4677" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4679" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4681" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4684" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4686" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4688" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4689" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4694" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4700" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4707" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4715" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4719" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4725" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[0]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4632" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5062" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5110" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5120" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5135" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5141" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pattern[1]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4681" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5012" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_capture_pattern[1]"
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4686" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[1]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4556" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4996" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5008" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[2]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4561" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4994" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5007" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[3]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4566" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4990" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4999" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[4]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4574" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4986" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5001" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[5]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4576" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4988" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5007" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[6]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4579" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4995" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5009" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[7]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4582" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4990" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5006" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[8]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4585" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4995" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5003" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[9]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4588" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4991" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5004" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[10]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4591" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4993" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5008" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[11]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4594" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4993" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5003" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[12]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4597" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4989" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5000" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[13]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4600" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4987" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5004" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[14]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4604" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4996" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5006" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[15]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4606" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4988" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5002" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[16]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4609" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4989" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4999" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[17]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4612" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4991" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5001" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[18]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4615" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4986" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5002" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[19]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4621" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[20]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4622" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[21]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4626" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[22]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4629" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[23]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4631" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[24]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4634" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[25]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4637" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[26]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4641" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[27]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4644" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[28]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4646" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[29]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4649" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[30]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4652" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[31]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4655" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[32]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4658" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[33]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4661" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[34]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4664" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[35]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4668" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[36]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4670" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[37]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4672" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[38]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4675" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[39]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4677" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[40]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4679" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[41]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4681" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[42]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4684" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[43]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4686" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[44]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4688" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[45]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4691" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[46]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4693" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[47]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4696" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[48]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4698" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[49]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4700" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[50]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4702" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[51]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4704" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[52]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4705" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[53]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4707" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[54]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4709" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[55]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4711" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[56]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4713" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[57]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4715" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[58]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4717" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[59]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4718" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[60]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4719" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[61]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4721" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[62]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4723" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[63]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4725" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[1]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5084" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5098" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5103" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[2]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5084" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5099" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[3]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5084" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5097" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[4]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5085" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5092" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[5]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5085" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5091" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5093" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[6]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5085" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5090" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[7]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5086" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5094" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5100" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5105" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5106" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[8]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5086" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5094" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5100" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5105" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5106" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[9]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5087" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5088" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5094" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5100" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[10]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5087" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5088" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5094" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5101" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[11]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5089" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5095" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[12]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5096" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[13]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5096" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[14]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5104" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[15]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5104" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[16]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5104" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[1]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5014" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5015" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5018" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5021" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5023" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5027" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5029" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5031" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5033" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5036" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5039" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5054" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5073" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5079" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5210" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5213" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5214" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5217" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5221" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5226" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5227" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5231" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5232" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5236" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5237" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5241" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5247" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5252" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5253" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5258" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5263" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[2]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5013" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5015" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5018" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5021" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5024" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5027" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5030" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5031" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5033" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5036" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5039" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5046" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5049" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5054" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5058" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5071" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5073" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5075" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5212" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5216" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5220" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5223" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5226" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5229" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5231" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5234" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5236" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5239" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5243" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5246" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5249" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5252" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5255" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5260" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5265" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[3]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5013" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5015" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5018" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5020" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5024" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5027" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5033" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5038" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5039" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5054" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5058" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5060" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5061" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5064" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5073" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5075" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5077" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5212" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5216" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5220" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5226" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5244" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5246" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5249" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5255" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5260" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5266" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[4]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5015" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5017" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5019" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5020" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5024" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5027" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5033" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5038" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5040" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5045" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5047" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5050" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5058" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5061" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5064" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5065" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5073" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5075" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5226" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5244" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5250" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5256" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5261" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5266" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/address_counter[1]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4402" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[2]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4402" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[3]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4400" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[4]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4401" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[5]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4401" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[6]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4401" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[7]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4401" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[8]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4399" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[9]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4399" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[10]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4399" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[11]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4399" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[12]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4400" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[13]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4400" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[14]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4400" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[15]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4488" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/address_counter[16]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[17]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[18]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[19]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[20]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[21]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[22]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[23]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[24]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[25]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[26]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[27]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i28" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/opcode[1]"
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4352" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4353" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4355" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4357" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4417" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5284" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/opcode[2]"
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4352" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4353" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4355" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4357" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4417" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5284" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/opcode[3]"
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4352" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4353" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4355" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4357" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4417" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5284" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/bit_count[1]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4342" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4356" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[2]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4342" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4356" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[3]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4343" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4358" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[4]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4343" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4354" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[5]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4343" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4354" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/word_count[1]"
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4337" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4408" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4527" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4528" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/word_count[2]"
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4337" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4408" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4529" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4530" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[3]"
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4337" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4408" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4530" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/word_count[4]"
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4338" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4532" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4533" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[5]"
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4338" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4534" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4535" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[6]"
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4338" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4536" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4537" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[7]"
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4338" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4538" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/word_count[8]"
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4340" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4540" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4541" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4543" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[9]"
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4340" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4541" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4543" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/word_count[10]"
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4339" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4544" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4545" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4549" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[11]"
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4339" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4546" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4547" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4549" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/word_count[12]"
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4339" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4548" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4549" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/word_count[13]"
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4339" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4550" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/word_count[14]"
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4340" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4552" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4553" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[15]"
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4340" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4553" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[1]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4433" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[2]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4557" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[3]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4562" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[4]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4571" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[5]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4575" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[6]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4578" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[7]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4580" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[8]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4584" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[9]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4587" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[10]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4589" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[11]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4593" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[12]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4595" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[13]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4599" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[14]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4602" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[15]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4605" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[16]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4608" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[17]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4611" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[18]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4613" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[19]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4616" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[20]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4620" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[21]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4624" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[22]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4627" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[23]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4630" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[24]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4633" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[25]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4636" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[26]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4639" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[27]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4642" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[28]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4645" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[29]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4648" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[30]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4651" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[31]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4654" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[32]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4657" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[33]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4660" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[34]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4663" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[35]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4666" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[36]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4669" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[37]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4671" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[38]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4673" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[39]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4676" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[40]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4678" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[41]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4680" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[42]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4682" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[43]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4685" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[44]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4687" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[45]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4690" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[46]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4692" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[47]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4695" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[48]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4697" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[49]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4699" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[50]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4701" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[51]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4703" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[52]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4704" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[53]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4706" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[54]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4708" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[55]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4710" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[56]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4712" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[57]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4714" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[58]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4716" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[59]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4717" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[60]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4718" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[61]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4720" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[62]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4722" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[63]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4724" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/module_state[1]"
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4343" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4346" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4347" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4348" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4362" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4365" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4367" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4371" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4376" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4406" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4410" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4413" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4727" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4731" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5281" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/module_state[2]"
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4345" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4348" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4366" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4368" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4371" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4377" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4415" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4418" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4425" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4434" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4726" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4727" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5281" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/module_state[3]"
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4348" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4373" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4374" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4377" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4384" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4406" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4413" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4415" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4418" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4435" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4438" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4730" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4733" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5281" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[0]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4331" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4350" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4743" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[1]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4331" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4737" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[2]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4334" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4739" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[3]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4334" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4740" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[4]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4333" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4741" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[5]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4333" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4742" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[6]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4332" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4746" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[7]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4327" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4747" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[8]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4328" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4748" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[9]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4328" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4749" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[10]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4329" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4750" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[11]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4329" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4751" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[12]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4326" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4752" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[13]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4326" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4753" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[14]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4327" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4754" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[15]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4332" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4755" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[16]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4756" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4316" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[17]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4318" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4757" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[18]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4318" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4758" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[19]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4319" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4759" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[20]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4319" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4760" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[21]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4317" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4761" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[22]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4317" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4762" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[23]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4763" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4316" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[24]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4323" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4764" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[25]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4324" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4765" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[26]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4324" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4766" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[27]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4321" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4767" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[28]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4321" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4768" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[29]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4322" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4769" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[30]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4322" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4770" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[31]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4323" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4771" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4777" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4779" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4780" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4779" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4778" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4777" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4778" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4777" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4994" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5009" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4773" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4774" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4775" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4779" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4785" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4787" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4788" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4787" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4786" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4785" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4786" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4785" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4996" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5008" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4781" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4782" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4783" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4787" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4793" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4795" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4796" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4795" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4794" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4793" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4794" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4793" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4994" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5007" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4789" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4790" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4791" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4795" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4801" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4803" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4804" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4803" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4802" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4801" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4802" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4801" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4990" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4999" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4797" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4798" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4799" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4803" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4809" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4811" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4812" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4815" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4824" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4843" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4816" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4825" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4844" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4817" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4825" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4845" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4818" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4823" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4846" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4819" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4822" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4847" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4820" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4822" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4848" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4821" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4824" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4849" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4811" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4810" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4809" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4810" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4809" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4986" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5001" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4805" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4806" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4807" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4811" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4827" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4834" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4835" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4815" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4824" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4836" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4816" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4825" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4837" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4817" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4825" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4838" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4818" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4823" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4839" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4819" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4822" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4840" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4820" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4822" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4841" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4821" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4824" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4842" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4836" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4843" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4837" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4844" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4838" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4845" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4839" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4846" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4840" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4847" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4841" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4848" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4842" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4849" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4852" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4861" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4879" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4853" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4860" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4880" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4854" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4859" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4881" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4856" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4859" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4882" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4855" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4857" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4883" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4855" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4857" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4884" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4858" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4860" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4885" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4832" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4832" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4827" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4828" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4827" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4828" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4988" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5007" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4832" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4829" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4829" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4830" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4830" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4831" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4831" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4832" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4829" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4829" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4830" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4830" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4831" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4831" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4863" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4870" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4871" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4852" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4861" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4872" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4853" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4860" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4873" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4854" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4859" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4874" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4856" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4859" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4875" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4855" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4857" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4876" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4855" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4857" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4877" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4858" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4860" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4878" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4872" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4879" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4873" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4880" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4874" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4881" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4875" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4882" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4876" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4883" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4877" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4884" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4878" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4885" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4868" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4868" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4863" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4864" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4863" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4864" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4995" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5009" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4868" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4865" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4865" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4866" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4866" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4867" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4867" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4868" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4865" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4865" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4866" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4866" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4867" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4867" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4890" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4892" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4893" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4892" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4891" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4890" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4891" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4890" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4990" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5006" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4886" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4887" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4888" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4892" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4898" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4900" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4901" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4900" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4899" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4898" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4899" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4898" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4995" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5003" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4894" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4895" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4896" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4900" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4906" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4908" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4909" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4908" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4907" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4906" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4907" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4906" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4991" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5004" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4902" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4903" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4904" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4908" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4914" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4916" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4917" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4916" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4915" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4914" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4915" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4914" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4993" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5008" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4910" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4911" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4912" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4916" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4922" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4924" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4925" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4924" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4923" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4922" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4923" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4922" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4993" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5003" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4918" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4919" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4920" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4924" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4930" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4932" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4933" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4932" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4931" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4930" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4931" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4930" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4989" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5000" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4926" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4927" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4928" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4932" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4938" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4940" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4941" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4940" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4939" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4938" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4939" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4938" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4987" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5004" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4934" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4935" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4936" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4940" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4946" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4948" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4949" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4948" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4947" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4946" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4947" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4946" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4996" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5006" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4942" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4943" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4944" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4948" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4955" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4956" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4957" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4955" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4957" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4958" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4957" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4956" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4955" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4956" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4955" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4988" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5002" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4951" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4952" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4953" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4957" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4963" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4965" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4966" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4965" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4964" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4963" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4964" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4963" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4989" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4999" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4959" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4960" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4961" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4965" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4971" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4973" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4974" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4977" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4978" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4985" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.enable"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4776" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4784" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4792" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4800" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4808" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4889" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4897" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4905" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4913" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4921" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4929" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4937" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4945" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4954" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4962" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4970" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4973" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4972" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4971" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4972" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4971" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4991" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5001" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4967" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4968" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4969" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4973" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4979" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4980" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4982" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4983" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4977" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4978" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4984" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4984" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4985" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4981" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4981" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4979" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4979" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4986" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5002" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4981" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4981" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/tu_trigger"
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5119" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4430" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4555" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4559" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5118" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5122" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5146" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5148" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5149" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5152" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5153" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5159" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5161" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5162" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5168" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5175" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5177" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5178" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5179" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5186" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5124" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5119" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5124" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5157" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5157" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5182" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5182" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[0]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4436" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5156" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5157" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5158" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5183" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4430" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4555" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4559" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5147" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5150" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5151" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5165" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5176" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5180" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5186" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4430" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4555" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4560" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5147" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5148" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5150" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5151" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5164" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5176" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5178" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5184" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5186" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5189" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4430" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4555" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4560" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5123" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5147" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5148" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5149" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5151" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5159" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5163" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5171" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5176" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5177" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5184" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5186" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5189" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/biu_ready"
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4351" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4367" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4406" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5155" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[15]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5193" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[16]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5194" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[17]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5195" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[18]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5196" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[19]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5197" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[20]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5198" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[21]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5199" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[22]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5200" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[23]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5201" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[24]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5202" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[25]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5203" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[26]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5204" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[27]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5205" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[1]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4558" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[2]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4563" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[3]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4569" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[4]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4572" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[5]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4577" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[6]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4581" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[7]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4583" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[8]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4586" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[9]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4590" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[10]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4592" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[11]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4596" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[12]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4598" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[13]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4601" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[14]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4603" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[15]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4607" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[16]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4610" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[17]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4614" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[18]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4617" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[19]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4620" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[20]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4623" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[21]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4625" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[22]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4628" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[23]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4632" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[24]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4635" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[25]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4638" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[26]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4640" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[27]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4643" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[28]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4647" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[29]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4650" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[30]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4653" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[31]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4656" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[32]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4659" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[33]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4662" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[34]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4665" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5156" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5157" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5158" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5183" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5103" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5206" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5210" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5213" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5223" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5268" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5208" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[0]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "D" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I0" }
	terminal	{ cell: "edb_top_inst/LUT__4569" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WE[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5192" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "D" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I0" }
	terminal	{ cell: "edb_top_inst/LUT__5037" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5067" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5068" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5141" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5103" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5210" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5214" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5217" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5099" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5213" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5221" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5097" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5217" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5227" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5092" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5221" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5232" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5091" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5093" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5227" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5237" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5090" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5232" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5241" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5105" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5106" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5237" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5247" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5105" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5106" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5241" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5253" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5087" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5088" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5247" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5258" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5101" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5253" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5263" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5089" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5258" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5096" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5263" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5269" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5270" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5271" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5272" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5273" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5274" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5275" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5276" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5277" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5278" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5279" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5280" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5211" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5215" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5219" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5225" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5230" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5235" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5240" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5245" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5251" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5257" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5262" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5267" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[1]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4572" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[2]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4576" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[3]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4579" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[4]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4583" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[5]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4585" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[6]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4588" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[7]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4591" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[8]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4594" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[9]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4598" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[10]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4601" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[11]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4603" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[12]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4607" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[13]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4610" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i14" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[10]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[11]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[12]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[8]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[9]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[3]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[4]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[5]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[6]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[7]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5193" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5194" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5195" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5196" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5197" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5198" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5199" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5200" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5201" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5202" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5203" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5204" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5205" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5026" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5081" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5141" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5025" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5079" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5136" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5034" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5072" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5134" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5030" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5071" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5072" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5133" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5034" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5081" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5082" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5132" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5032" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5067" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5137" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5138" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5037" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5068" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5137" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5138" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5038" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5066" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5127" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5028" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5078" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5125" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5041" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5066" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5130" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5019" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5022" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5078" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5128" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5014" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5016" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5076" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5131" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5142" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[13]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5017" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5076" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i14" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[1]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4428" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[2]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4427" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[3]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4431" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4556" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4561" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4564" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4567" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4573" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4579" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4588" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4594" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4612" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4615" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4619" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4668" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4670" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4672" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4675" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4677" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4679" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4681" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4688" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4691" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4693" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4696" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4698" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4700" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4702" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4705" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4707" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4709" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4711" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4713" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4715" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4719" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4721" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4723" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4725" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[4]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4427" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[5]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4428" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[6]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4427" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[7]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4428" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[8]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4428" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[9]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4427" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[10]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4426" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[11]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4426" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[12]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4429" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[1]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4635" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5044" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5110" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5135" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5141" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[2]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4637" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5055" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5056" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5110" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5136" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[3]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4640" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5049" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5110" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5134" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[4]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4643" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5046" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5111" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5133" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5139" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[5]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4647" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5059" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5111" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5132" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5139" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[6]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4649" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5043" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5111" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5137" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5138" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[7]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4653" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5049" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5062" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5113" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5126" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5137" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5138" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[8]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4655" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5061" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5113" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5120" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5127" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[9]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4658" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5051" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5113" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5125" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[10]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4662" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5045" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5112" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5130" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[11]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4665" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5059" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5112" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5128" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[12]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4668" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5050" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5116" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5131" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5142" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[13]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4670" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5052" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5116" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5131" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5142" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[14]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4672" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5056" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5115" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[15]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4675" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5047" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5115" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[16]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4677" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5047" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5115" port: "in[2]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[0]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4360" port: "in[3]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[1]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4360" port: "in[0]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[2]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4360" port: "in[1]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[3]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__4360" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n60"
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "CI" }
 }
net {
	name: "edb_top_inst/n62"
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n663"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n665"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n666"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n667"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5307" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5297" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5293" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5310" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5311" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5312" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5313" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5314" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5315" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5324" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5317" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5318" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5319" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5320" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5321" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5322" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5323" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5325" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5308" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5294" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5306" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5305" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5304" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5303" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5302" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5301" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5300" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5299" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5298" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5309" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5296" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5295" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5289" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5316" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3117"
	terminal	{ cell: "edb_top_inst/LUT__4318" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4320" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3118"
	terminal	{ cell: "edb_top_inst/LUT__4319" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4320" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3119"
	terminal	{ cell: "edb_top_inst/LUT__4320" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4336" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3120"
	terminal	{ cell: "edb_top_inst/LUT__4321" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4325" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3121"
	terminal	{ cell: "edb_top_inst/LUT__4322" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4325" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3122"
	terminal	{ cell: "edb_top_inst/LUT__4323" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4325" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3123"
	terminal	{ cell: "edb_top_inst/LUT__4324" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4325" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3124"
	terminal	{ cell: "edb_top_inst/LUT__4325" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4336" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3125"
	terminal	{ cell: "edb_top_inst/LUT__4326" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4330" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3126"
	terminal	{ cell: "edb_top_inst/LUT__4327" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4330" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3127"
	terminal	{ cell: "edb_top_inst/LUT__4328" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4330" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3128"
	terminal	{ cell: "edb_top_inst/LUT__4329" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4330" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3129"
	terminal	{ cell: "edb_top_inst/LUT__4330" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4336" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3130"
	terminal	{ cell: "edb_top_inst/LUT__4331" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4335" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3131"
	terminal	{ cell: "edb_top_inst/LUT__4332" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4335" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3132"
	terminal	{ cell: "edb_top_inst/LUT__4333" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4335" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3133"
	terminal	{ cell: "edb_top_inst/LUT__4334" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4335" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3134"
	terminal	{ cell: "edb_top_inst/LUT__4335" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4336" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3135"
	terminal	{ cell: "edb_top_inst/LUT__4336" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4350" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3136"
	terminal	{ cell: "edb_top_inst/LUT__4337" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4341" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4532" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4533" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4539" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3137"
	terminal	{ cell: "edb_top_inst/LUT__4338" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4341" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4409" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4539" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3138"
	terminal	{ cell: "edb_top_inst/LUT__4339" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4341" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4409" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4551" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3139"
	terminal	{ cell: "edb_top_inst/LUT__4340" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4341" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4409" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3140"
	terminal	{ cell: "edb_top_inst/LUT__4341" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4346" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4359" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4365" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4726" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4728" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4731" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4733" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4735" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3141"
	terminal	{ cell: "edb_top_inst/LUT__4342" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4344" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3142"
	terminal	{ cell: "edb_top_inst/LUT__4343" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4344" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3143"
	terminal	{ cell: "edb_top_inst/LUT__4344" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4346" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3144"
	terminal	{ cell: "edb_top_inst/LUT__4345" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4346" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4407" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4729" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4733" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3145"
	terminal	{ cell: "edb_top_inst/LUT__4346" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4349" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4374" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3146"
	terminal	{ cell: "edb_top_inst/LUT__4347" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4349" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4419" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4422" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4423" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4745" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3147"
	terminal	{ cell: "edb_top_inst/LUT__4348" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4349" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3148"
	terminal	{ cell: "edb_top_inst/LUT__4349" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4350" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4351" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3149"
	terminal	{ cell: "edb_top_inst/LUT__4350" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4379" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3150"
	terminal	{ cell: "edb_top_inst/LUT__4351" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4379" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3093"
	terminal	{ cell: "edb_top_inst/LUT__4352" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4354" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "I1" }
 }
net {
	name: "edb_top_inst/n3090"
	terminal	{ cell: "edb_top_inst/LUT__4353" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4354" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "I1" }
 }
net {
	name: "edb_top_inst/n3151"
	terminal	{ cell: "edb_top_inst/LUT__4354" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4359" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4412" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3152"
	terminal	{ cell: "edb_top_inst/LUT__4355" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4356" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3153"
	terminal	{ cell: "edb_top_inst/LUT__4356" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4359" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4412" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3154"
	terminal	{ cell: "edb_top_inst/LUT__4357" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4358" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3155"
	terminal	{ cell: "edb_top_inst/LUT__4358" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4359" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4412" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3156"
	terminal	{ cell: "edb_top_inst/LUT__4359" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4363" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4366" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3157"
	terminal	{ cell: "edb_top_inst/LUT__4360" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4362" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4364" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4370" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4379" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4438" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3158"
	terminal	{ cell: "edb_top_inst/LUT__4361" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4362" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4366" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3159"
	terminal	{ cell: "edb_top_inst/LUT__4362" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4363" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3160"
	terminal	{ cell: "edb_top_inst/LUT__4363" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4375" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4422" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4745" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3161"
	terminal	{ cell: "edb_top_inst/LUT__4364" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4365" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4368" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4432" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4728" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3162"
	terminal	{ cell: "edb_top_inst/LUT__4365" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4366" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3163"
	terminal	{ cell: "edb_top_inst/LUT__4366" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4375" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3164"
	terminal	{ cell: "edb_top_inst/LUT__4367" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4368" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4726" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3165"
	terminal	{ cell: "edb_top_inst/LUT__4368" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4373" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3166"
	terminal	{ cell: "edb_top_inst/LUT__4369" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4372" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3167"
	terminal	{ cell: "edb_top_inst/LUT__4370" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4372" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4385" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4473" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3168"
	terminal	{ cell: "edb_top_inst/LUT__4371" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4372" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4384" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4414" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4420" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3169"
	terminal	{ cell: "edb_top_inst/LUT__4372" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4373" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3170"
	terminal	{ cell: "edb_top_inst/LUT__4373" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4375" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4420" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3171"
	terminal	{ cell: "edb_top_inst/LUT__4374" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4375" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3172"
	terminal	{ cell: "edb_top_inst/LUT__4376" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4378" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4434" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4437" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4733" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4735" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4743" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3173"
	terminal	{ cell: "edb_top_inst/LUT__4377" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4378" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4423" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4735" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4738" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3174"
	terminal	{ cell: "edb_top_inst/LUT__4378" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4379" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3175"
	terminal	{ cell: "edb_top_inst/LUT__4381" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4389" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4390" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4394" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4440" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4442" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4445" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3176"
	terminal	{ cell: "edb_top_inst/LUT__4382" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4385" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3177"
	terminal	{ cell: "edb_top_inst/LUT__4383" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4385" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4473" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3178"
	terminal	{ cell: "edb_top_inst/LUT__4384" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4385" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4404" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4405" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4424" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4432" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4473" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4474" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4475" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4476" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4477" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4478" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4479" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4480" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4481" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4482" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4483" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4484" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4485" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4486" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4487" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4489" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4491" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4493" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4495" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4497" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4499" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4501" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4503" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4505" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4507" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4509" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4511" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4513" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4527" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4529" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4531" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4532" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4534" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4536" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4538" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4540" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4542" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4544" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4546" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4548" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4550" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4552" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4554" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3179"
	terminal	{ cell: "edb_top_inst/LUT__4385" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4386" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4398" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3180"
	terminal	{ cell: "edb_top_inst/LUT__4386" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4387" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4393" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4396" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4452" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3181"
	terminal	{ cell: "edb_top_inst/LUT__4387" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4388" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4439" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4441" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4444" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3182"
	terminal	{ cell: "edb_top_inst/LUT__4388" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4389" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4390" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4447" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4458" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4463" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4950" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3183"
	terminal	{ cell: "edb_top_inst/LUT__4393" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4395" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4451" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4455" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4471" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3184"
	terminal	{ cell: "edb_top_inst/LUT__4394" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4395" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4396" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4398" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3185"
	terminal	{ cell: "edb_top_inst/LUT__4397" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4398" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3186"
	terminal	{ cell: "edb_top_inst/LUT__4399" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4403" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3187"
	terminal	{ cell: "edb_top_inst/LUT__4400" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4403" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3188"
	terminal	{ cell: "edb_top_inst/LUT__4401" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4403" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3189"
	terminal	{ cell: "edb_top_inst/LUT__4402" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4403" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3190"
	terminal	{ cell: "edb_top_inst/LUT__4403" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4404" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4474" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4475" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4476" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4488" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4490" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4492" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4494" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4496" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4498" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4500" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4502" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4504" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4506" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4508" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4510" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4512" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3191"
	terminal	{ cell: "edb_top_inst/LUT__4406" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4407" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3192"
	terminal	{ cell: "edb_top_inst/LUT__4407" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4411" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4420" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4434" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4435" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4734" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3193"
	terminal	{ cell: "edb_top_inst/LUT__4408" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4409" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3194"
	terminal	{ cell: "edb_top_inst/LUT__4409" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4411" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4413" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3195"
	terminal	{ cell: "edb_top_inst/LUT__4410" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4411" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4419" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4422" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4726" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4728" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4729" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4732" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4738" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4744" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3196"
	terminal	{ cell: "edb_top_inst/LUT__4411" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4415" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3197"
	terminal	{ cell: "edb_top_inst/LUT__4412" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4414" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4419" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4435" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4731" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3198"
	terminal	{ cell: "edb_top_inst/LUT__4413" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4414" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3199"
	terminal	{ cell: "edb_top_inst/LUT__4414" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4415" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3200"
	terminal	{ cell: "edb_top_inst/LUT__4415" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4416" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5155" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1224"
	terminal	{ cell: "edb_top_inst/LUT__4417" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "I1" }
 }
net {
	name: "edb_top_inst/n3201"
	terminal	{ cell: "edb_top_inst/LUT__4418" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4419" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4422" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4732" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4744" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3202"
	terminal	{ cell: "edb_top_inst/LUT__4419" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4420" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4735" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3203"
	terminal	{ cell: "edb_top_inst/LUT__4420" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4421" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4423" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4425" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4522" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4523" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4524" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4525" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4526" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3204"
	terminal	{ cell: "edb_top_inst/LUT__4422" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4423" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4738" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3205"
	terminal	{ cell: "edb_top_inst/LUT__4426" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4429" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3206"
	terminal	{ cell: "edb_top_inst/LUT__4427" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4429" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3207"
	terminal	{ cell: "edb_top_inst/LUT__4428" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4429" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3208"
	terminal	{ cell: "edb_top_inst/LUT__4429" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4433" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4557" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4562" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4564" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4565" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4567" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4573" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4580" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4589" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4595" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4613" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4616" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4618" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4667" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3209"
	terminal	{ cell: "edb_top_inst/LUT__4430" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4431" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3210"
	terminal	{ cell: "edb_top_inst/LUT__4431" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4433" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3211"
	terminal	{ cell: "edb_top_inst/LUT__4432" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4433" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4557" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4562" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4570" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4580" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4589" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4595" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4613" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4616" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4618" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4620" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4673" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4683" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3212"
	terminal	{ cell: "edb_top_inst/LUT__4433" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4436" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3213"
	terminal	{ cell: "edb_top_inst/LUT__4434" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4435" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4438" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4667" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3214"
	terminal	{ cell: "edb_top_inst/LUT__4435" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4436" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4558" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4563" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4564" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4565" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4568" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4570" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4573" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4577" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4581" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4586" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4590" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4592" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4596" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4614" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4617" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4620" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4623" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4638" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4650" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4656" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4659" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4674" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3215"
	terminal	{ cell: "edb_top_inst/LUT__4437" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4438" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3216"
	terminal	{ cell: "edb_top_inst/LUT__4439" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4440" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4448" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4459" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4464" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4468" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3217"
	terminal	{ cell: "edb_top_inst/LUT__4441" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4442" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4449" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4460" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4465" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4469" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3218"
	terminal	{ cell: "edb_top_inst/LUT__4443" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4444" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4455" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4456" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4471" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4472" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3219"
	terminal	{ cell: "edb_top_inst/LUT__4444" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4445" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4454" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4461" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4466" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4470" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3220"
	terminal	{ cell: "edb_top_inst/LUT__4446" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4447" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4448" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4449" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4450" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4454" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4455" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4456" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3221"
	terminal	{ cell: "edb_top_inst/LUT__4450" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4451" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4453" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3222"
	terminal	{ cell: "edb_top_inst/LUT__4452" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4453" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4456" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4472" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3223"
	terminal	{ cell: "edb_top_inst/LUT__4457" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4458" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4459" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4460" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4461" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3224"
	terminal	{ cell: "edb_top_inst/LUT__4462" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4463" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4464" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4465" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4466" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3225"
	terminal	{ cell: "edb_top_inst/LUT__4467" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4468" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4469" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4470" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4471" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4472" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4950" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3226"
	terminal	{ cell: "edb_top_inst/LUT__4488" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4489" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3227"
	terminal	{ cell: "edb_top_inst/LUT__4490" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4491" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3228"
	terminal	{ cell: "edb_top_inst/LUT__4492" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4493" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3229"
	terminal	{ cell: "edb_top_inst/LUT__4494" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4495" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3230"
	terminal	{ cell: "edb_top_inst/LUT__4496" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4497" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3231"
	terminal	{ cell: "edb_top_inst/LUT__4498" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4499" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3232"
	terminal	{ cell: "edb_top_inst/LUT__4500" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4501" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3233"
	terminal	{ cell: "edb_top_inst/LUT__4502" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4503" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3234"
	terminal	{ cell: "edb_top_inst/LUT__4504" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4505" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3235"
	terminal	{ cell: "edb_top_inst/LUT__4506" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4507" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3236"
	terminal	{ cell: "edb_top_inst/LUT__4508" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4509" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3237"
	terminal	{ cell: "edb_top_inst/LUT__4510" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4511" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3238"
	terminal	{ cell: "edb_top_inst/LUT__4512" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4513" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3243"
	terminal	{ cell: "edb_top_inst/LUT__4528" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4529" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4530" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3244"
	terminal	{ cell: "edb_top_inst/LUT__4530" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4531" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3245"
	terminal	{ cell: "edb_top_inst/LUT__4533" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4534" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4535" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3246"
	terminal	{ cell: "edb_top_inst/LUT__4535" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4536" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4537" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3247"
	terminal	{ cell: "edb_top_inst/LUT__4537" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4538" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3248"
	terminal	{ cell: "edb_top_inst/LUT__4539" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4540" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4541" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4543" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3249"
	terminal	{ cell: "edb_top_inst/LUT__4541" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4542" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3250"
	terminal	{ cell: "edb_top_inst/LUT__4543" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4544" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4545" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4549" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4551" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3251"
	terminal	{ cell: "edb_top_inst/LUT__4545" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4546" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4547" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3252"
	terminal	{ cell: "edb_top_inst/LUT__4547" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4548" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3253"
	terminal	{ cell: "edb_top_inst/LUT__4549" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4550" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3254"
	terminal	{ cell: "edb_top_inst/LUT__4551" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4552" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4553" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3255"
	terminal	{ cell: "edb_top_inst/LUT__4553" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4554" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3256"
	terminal	{ cell: "edb_top_inst/LUT__4555" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4556" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5169" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3257"
	terminal	{ cell: "edb_top_inst/LUT__4556" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4557" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3258"
	terminal	{ cell: "edb_top_inst/LUT__4557" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4558" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3259"
	terminal	{ cell: "edb_top_inst/LUT__4559" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4560" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5166" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5184" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5189" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3260"
	terminal	{ cell: "edb_top_inst/LUT__4560" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4561" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5192" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5193" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5194" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5195" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5196" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5197" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5198" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5199" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5200" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5201" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5202" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5203" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5204" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5205" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3261"
	terminal	{ cell: "edb_top_inst/LUT__4561" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4562" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3262"
	terminal	{ cell: "edb_top_inst/LUT__4562" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4563" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3263"
	terminal	{ cell: "edb_top_inst/LUT__4564" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4566" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4569" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4572" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4574" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4582" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4583" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4597" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4598" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4600" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4601" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4603" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4604" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4606" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4607" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4609" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4610" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4625" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4626" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4628" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4629" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4631" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4632" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4634" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4635" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4640" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4641" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4643" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4644" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4646" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4647" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4652" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4653" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4661" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4662" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4664" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4665" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3264"
	terminal	{ cell: "edb_top_inst/LUT__4565" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4566" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4582" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4597" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4600" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4606" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4609" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4631" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4634" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4646" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4652" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4661" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4664" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3265"
	terminal	{ cell: "edb_top_inst/LUT__4566" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4571" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3266"
	terminal	{ cell: "edb_top_inst/LUT__4567" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4568" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4576" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4585" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4591" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4622" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4637" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4649" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4655" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4658" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4683" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4689" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3267"
	terminal	{ cell: "edb_top_inst/LUT__4568" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4569" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4572" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4583" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4598" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4601" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4603" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4607" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4610" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4625" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4628" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4632" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4635" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4640" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4643" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4647" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4653" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4662" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4665" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3268"
	terminal	{ cell: "edb_top_inst/LUT__4569" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4571" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3269"
	terminal	{ cell: "edb_top_inst/LUT__4570" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4571" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4575" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4578" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4584" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4587" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4593" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4599" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4602" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4605" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4608" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4611" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4624" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4627" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4630" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4633" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4636" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4639" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4642" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4645" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4648" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4651" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4654" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4657" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4660" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4663" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4666" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4669" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4671" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4676" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4678" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4680" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4682" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4685" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4687" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4690" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4692" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4695" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4697" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4699" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4701" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4703" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4704" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4706" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4708" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4710" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4712" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4714" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4716" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4717" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4718" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4720" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4722" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4724" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3270"
	terminal	{ cell: "edb_top_inst/LUT__4572" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4575" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3271"
	terminal	{ cell: "edb_top_inst/LUT__4573" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4574" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4604" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4626" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4629" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4641" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4644" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3272"
	terminal	{ cell: "edb_top_inst/LUT__4574" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4575" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3273"
	terminal	{ cell: "edb_top_inst/LUT__4576" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4577" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3274"
	terminal	{ cell: "edb_top_inst/LUT__4577" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4578" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3275"
	terminal	{ cell: "edb_top_inst/LUT__4579" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4580" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3276"
	terminal	{ cell: "edb_top_inst/LUT__4580" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4581" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3277"
	terminal	{ cell: "edb_top_inst/LUT__4582" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4584" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3278"
	terminal	{ cell: "edb_top_inst/LUT__4583" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4584" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3279"
	terminal	{ cell: "edb_top_inst/LUT__4585" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4586" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3280"
	terminal	{ cell: "edb_top_inst/LUT__4586" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4587" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3281"
	terminal	{ cell: "edb_top_inst/LUT__4588" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4589" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3282"
	terminal	{ cell: "edb_top_inst/LUT__4589" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4590" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3283"
	terminal	{ cell: "edb_top_inst/LUT__4591" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4592" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3284"
	terminal	{ cell: "edb_top_inst/LUT__4592" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4593" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3285"
	terminal	{ cell: "edb_top_inst/LUT__4594" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4595" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3286"
	terminal	{ cell: "edb_top_inst/LUT__4595" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4596" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3287"
	terminal	{ cell: "edb_top_inst/LUT__4597" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4599" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3288"
	terminal	{ cell: "edb_top_inst/LUT__4598" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4599" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3289"
	terminal	{ cell: "edb_top_inst/LUT__4600" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4602" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3290"
	terminal	{ cell: "edb_top_inst/LUT__4601" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4602" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3291"
	terminal	{ cell: "edb_top_inst/LUT__4603" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4605" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3292"
	terminal	{ cell: "edb_top_inst/LUT__4604" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4605" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3293"
	terminal	{ cell: "edb_top_inst/LUT__4606" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4608" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3294"
	terminal	{ cell: "edb_top_inst/LUT__4607" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4608" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3295"
	terminal	{ cell: "edb_top_inst/LUT__4609" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4611" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3296"
	terminal	{ cell: "edb_top_inst/LUT__4610" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4611" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3297"
	terminal	{ cell: "edb_top_inst/LUT__4612" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4613" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3298"
	terminal	{ cell: "edb_top_inst/LUT__4613" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4614" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3299"
	terminal	{ cell: "edb_top_inst/LUT__4615" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4616" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3300"
	terminal	{ cell: "edb_top_inst/LUT__4616" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4617" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3301"
	terminal	{ cell: "edb_top_inst/LUT__4618" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4619" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4674" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4680" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4689" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4694" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4725" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3302"
	terminal	{ cell: "edb_top_inst/LUT__4619" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4621" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4704" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4717" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4718" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3303"
	terminal	{ cell: "edb_top_inst/LUT__4620" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4621" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3304"
	terminal	{ cell: "edb_top_inst/LUT__4622" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4623" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3305"
	terminal	{ cell: "edb_top_inst/LUT__4623" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4624" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3306"
	terminal	{ cell: "edb_top_inst/LUT__4625" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4627" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3307"
	terminal	{ cell: "edb_top_inst/LUT__4626" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4627" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3308"
	terminal	{ cell: "edb_top_inst/LUT__4628" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4630" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3309"
	terminal	{ cell: "edb_top_inst/LUT__4629" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4630" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3310"
	terminal	{ cell: "edb_top_inst/LUT__4631" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4633" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3311"
	terminal	{ cell: "edb_top_inst/LUT__4632" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4633" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3312"
	terminal	{ cell: "edb_top_inst/LUT__4634" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4636" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3313"
	terminal	{ cell: "edb_top_inst/LUT__4635" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4636" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3314"
	terminal	{ cell: "edb_top_inst/LUT__4637" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4638" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3315"
	terminal	{ cell: "edb_top_inst/LUT__4638" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4639" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3316"
	terminal	{ cell: "edb_top_inst/LUT__4640" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4642" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3317"
	terminal	{ cell: "edb_top_inst/LUT__4641" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4642" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3318"
	terminal	{ cell: "edb_top_inst/LUT__4643" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4645" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3319"
	terminal	{ cell: "edb_top_inst/LUT__4644" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4645" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3320"
	terminal	{ cell: "edb_top_inst/LUT__4646" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4648" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3321"
	terminal	{ cell: "edb_top_inst/LUT__4647" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4648" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3322"
	terminal	{ cell: "edb_top_inst/LUT__4649" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4650" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3323"
	terminal	{ cell: "edb_top_inst/LUT__4650" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4651" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3324"
	terminal	{ cell: "edb_top_inst/LUT__4652" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4654" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3325"
	terminal	{ cell: "edb_top_inst/LUT__4653" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4654" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3326"
	terminal	{ cell: "edb_top_inst/LUT__4655" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4656" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3327"
	terminal	{ cell: "edb_top_inst/LUT__4656" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4657" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3328"
	terminal	{ cell: "edb_top_inst/LUT__4658" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4659" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3329"
	terminal	{ cell: "edb_top_inst/LUT__4659" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4660" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3330"
	terminal	{ cell: "edb_top_inst/LUT__4661" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4663" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3331"
	terminal	{ cell: "edb_top_inst/LUT__4662" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4663" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3332"
	terminal	{ cell: "edb_top_inst/LUT__4664" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4666" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3333"
	terminal	{ cell: "edb_top_inst/LUT__4665" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4666" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3334"
	terminal	{ cell: "edb_top_inst/LUT__4667" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4669" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4671" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4676" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4678" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4682" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3335"
	terminal	{ cell: "edb_top_inst/LUT__4668" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4669" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3336"
	terminal	{ cell: "edb_top_inst/LUT__4670" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4671" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3337"
	terminal	{ cell: "edb_top_inst/LUT__4672" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4674" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3338"
	terminal	{ cell: "edb_top_inst/LUT__4673" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4674" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3339"
	terminal	{ cell: "edb_top_inst/LUT__4675" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4676" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3340"
	terminal	{ cell: "edb_top_inst/LUT__4677" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4678" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3341"
	terminal	{ cell: "edb_top_inst/LUT__4679" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4680" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3342"
	terminal	{ cell: "edb_top_inst/LUT__4681" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4682" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3343"
	terminal	{ cell: "edb_top_inst/LUT__4683" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4684" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4686" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3344"
	terminal	{ cell: "edb_top_inst/LUT__4684" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4685" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3345"
	terminal	{ cell: "edb_top_inst/LUT__4686" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4687" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3346"
	terminal	{ cell: "edb_top_inst/LUT__4688" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4690" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3347"
	terminal	{ cell: "edb_top_inst/LUT__4689" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4690" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4692" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4701" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4703" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4706" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4708" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4710" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4712" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4716" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4720" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3348"
	terminal	{ cell: "edb_top_inst/LUT__4691" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4692" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3349"
	terminal	{ cell: "edb_top_inst/LUT__4693" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4695" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3350"
	terminal	{ cell: "edb_top_inst/LUT__4694" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4695" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4697" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4699" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4714" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4722" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4724" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3351"
	terminal	{ cell: "edb_top_inst/LUT__4696" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4697" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3352"
	terminal	{ cell: "edb_top_inst/LUT__4698" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4699" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3353"
	terminal	{ cell: "edb_top_inst/LUT__4700" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4701" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3354"
	terminal	{ cell: "edb_top_inst/LUT__4702" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4703" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3355"
	terminal	{ cell: "edb_top_inst/LUT__4705" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4706" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3356"
	terminal	{ cell: "edb_top_inst/LUT__4707" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4708" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3357"
	terminal	{ cell: "edb_top_inst/LUT__4709" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4710" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3358"
	terminal	{ cell: "edb_top_inst/LUT__4711" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4712" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3359"
	terminal	{ cell: "edb_top_inst/LUT__4713" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4714" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3360"
	terminal	{ cell: "edb_top_inst/LUT__4715" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4716" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3361"
	terminal	{ cell: "edb_top_inst/LUT__4719" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4720" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3362"
	terminal	{ cell: "edb_top_inst/LUT__4721" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4722" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3363"
	terminal	{ cell: "edb_top_inst/LUT__4723" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4724" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3364"
	terminal	{ cell: "edb_top_inst/LUT__4726" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4730" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3365"
	terminal	{ cell: "edb_top_inst/LUT__4727" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4728" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3366"
	terminal	{ cell: "edb_top_inst/LUT__4728" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4730" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3367"
	terminal	{ cell: "edb_top_inst/LUT__4729" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4730" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3368"
	terminal	{ cell: "edb_top_inst/LUT__4731" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4734" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3369"
	terminal	{ cell: "edb_top_inst/LUT__4732" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4734" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3370"
	terminal	{ cell: "edb_top_inst/LUT__4733" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4734" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3371"
	terminal	{ cell: "edb_top_inst/LUT__4735" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4736" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3372"
	terminal	{ cell: "edb_top_inst/LUT__4743" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4744" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3373"
	terminal	{ cell: "edb_top_inst/LUT__4744" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4745" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3374"
	terminal	{ cell: "edb_top_inst/LUT__4745" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4746" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4749" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4750" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4756" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4760" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4761" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4762" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4764" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4765" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4767" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4768" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4770" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4771" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4772" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3375"
	terminal	{ cell: "edb_top_inst/LUT__4777" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4778" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3376"
	terminal	{ cell: "edb_top_inst/LUT__4778" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4780" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3377"
	terminal	{ cell: "edb_top_inst/LUT__4779" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4780" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3378"
	terminal	{ cell: "edb_top_inst/LUT__4785" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4786" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3379"
	terminal	{ cell: "edb_top_inst/LUT__4786" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4788" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3380"
	terminal	{ cell: "edb_top_inst/LUT__4787" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4788" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3381"
	terminal	{ cell: "edb_top_inst/LUT__4793" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4794" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3382"
	terminal	{ cell: "edb_top_inst/LUT__4794" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4796" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3383"
	terminal	{ cell: "edb_top_inst/LUT__4795" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4796" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3384"
	terminal	{ cell: "edb_top_inst/LUT__4801" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4802" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3385"
	terminal	{ cell: "edb_top_inst/LUT__4802" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4804" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3386"
	terminal	{ cell: "edb_top_inst/LUT__4803" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4804" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3387"
	terminal	{ cell: "edb_top_inst/LUT__4809" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4810" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3388"
	terminal	{ cell: "edb_top_inst/LUT__4810" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4812" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3389"
	terminal	{ cell: "edb_top_inst/LUT__4811" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4812" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3390"
	terminal	{ cell: "edb_top_inst/LUT__4815" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4816" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3391"
	terminal	{ cell: "edb_top_inst/LUT__4816" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4817" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3392"
	terminal	{ cell: "edb_top_inst/LUT__4817" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4818" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3393"
	terminal	{ cell: "edb_top_inst/LUT__4818" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4819" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3394"
	terminal	{ cell: "edb_top_inst/LUT__4819" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4820" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3395"
	terminal	{ cell: "edb_top_inst/LUT__4820" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4821" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3396"
	terminal	{ cell: "edb_top_inst/LUT__4822" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4826" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3397"
	terminal	{ cell: "edb_top_inst/LUT__4823" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4826" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3398"
	terminal	{ cell: "edb_top_inst/LUT__4824" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4826" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3399"
	terminal	{ cell: "edb_top_inst/LUT__4825" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4826" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3400"
	terminal	{ cell: "edb_top_inst/LUT__4827" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4835" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3401"
	terminal	{ cell: "edb_top_inst/LUT__4828" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4834" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3402"
	terminal	{ cell: "edb_top_inst/LUT__4829" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4833" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3403"
	terminal	{ cell: "edb_top_inst/LUT__4830" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4833" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3404"
	terminal	{ cell: "edb_top_inst/LUT__4831" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4833" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3405"
	terminal	{ cell: "edb_top_inst/LUT__4832" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4833" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3406"
	terminal	{ cell: "edb_top_inst/LUT__4833" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4834" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3407"
	terminal	{ cell: "edb_top_inst/LUT__4834" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4835" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3408"
	terminal	{ cell: "edb_top_inst/LUT__4852" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4853" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3409"
	terminal	{ cell: "edb_top_inst/LUT__4853" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4854" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3410"
	terminal	{ cell: "edb_top_inst/LUT__4854" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4856" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3411"
	terminal	{ cell: "edb_top_inst/LUT__4855" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4856" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4862" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3412"
	terminal	{ cell: "edb_top_inst/LUT__4856" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4858" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3413"
	terminal	{ cell: "edb_top_inst/LUT__4857" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4858" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3414"
	terminal	{ cell: "edb_top_inst/LUT__4859" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4862" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3415"
	terminal	{ cell: "edb_top_inst/LUT__4860" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4862" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3416"
	terminal	{ cell: "edb_top_inst/LUT__4861" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4862" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3417"
	terminal	{ cell: "edb_top_inst/LUT__4863" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4871" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3418"
	terminal	{ cell: "edb_top_inst/LUT__4864" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4870" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3419"
	terminal	{ cell: "edb_top_inst/LUT__4865" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4869" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3420"
	terminal	{ cell: "edb_top_inst/LUT__4866" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4869" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3421"
	terminal	{ cell: "edb_top_inst/LUT__4867" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4869" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3422"
	terminal	{ cell: "edb_top_inst/LUT__4868" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4869" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3423"
	terminal	{ cell: "edb_top_inst/LUT__4869" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4870" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3424"
	terminal	{ cell: "edb_top_inst/LUT__4870" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4871" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3425"
	terminal	{ cell: "edb_top_inst/LUT__4890" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4891" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3426"
	terminal	{ cell: "edb_top_inst/LUT__4891" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4893" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3427"
	terminal	{ cell: "edb_top_inst/LUT__4892" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4893" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3428"
	terminal	{ cell: "edb_top_inst/LUT__4898" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4899" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3429"
	terminal	{ cell: "edb_top_inst/LUT__4899" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4901" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3430"
	terminal	{ cell: "edb_top_inst/LUT__4900" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4901" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3431"
	terminal	{ cell: "edb_top_inst/LUT__4906" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4907" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3432"
	terminal	{ cell: "edb_top_inst/LUT__4907" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4909" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3433"
	terminal	{ cell: "edb_top_inst/LUT__4908" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4909" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3434"
	terminal	{ cell: "edb_top_inst/LUT__4914" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4915" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3435"
	terminal	{ cell: "edb_top_inst/LUT__4915" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4917" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3436"
	terminal	{ cell: "edb_top_inst/LUT__4916" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4917" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3437"
	terminal	{ cell: "edb_top_inst/LUT__4922" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4923" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3438"
	terminal	{ cell: "edb_top_inst/LUT__4923" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4925" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3439"
	terminal	{ cell: "edb_top_inst/LUT__4924" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4925" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3440"
	terminal	{ cell: "edb_top_inst/LUT__4930" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4931" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3441"
	terminal	{ cell: "edb_top_inst/LUT__4931" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4933" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3442"
	terminal	{ cell: "edb_top_inst/LUT__4932" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4933" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3443"
	terminal	{ cell: "edb_top_inst/LUT__4938" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4939" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3444"
	terminal	{ cell: "edb_top_inst/LUT__4939" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4941" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3445"
	terminal	{ cell: "edb_top_inst/LUT__4940" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4941" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3446"
	terminal	{ cell: "edb_top_inst/LUT__4946" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4947" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3447"
	terminal	{ cell: "edb_top_inst/LUT__4947" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4949" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3448"
	terminal	{ cell: "edb_top_inst/LUT__4948" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4949" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3449"
	terminal	{ cell: "edb_top_inst/LUT__4955" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4956" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3450"
	terminal	{ cell: "edb_top_inst/LUT__4956" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4958" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3451"
	terminal	{ cell: "edb_top_inst/LUT__4957" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4958" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3452"
	terminal	{ cell: "edb_top_inst/LUT__4963" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4964" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3453"
	terminal	{ cell: "edb_top_inst/LUT__4964" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4966" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3454"
	terminal	{ cell: "edb_top_inst/LUT__4965" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4966" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3455"
	terminal	{ cell: "edb_top_inst/LUT__4971" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4972" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3456"
	terminal	{ cell: "edb_top_inst/LUT__4972" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4974" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3457"
	terminal	{ cell: "edb_top_inst/LUT__4973" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4974" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3458"
	terminal	{ cell: "edb_top_inst/LUT__4979" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4980" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4982" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3459"
	terminal	{ cell: "edb_top_inst/LUT__4980" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4983" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3460"
	terminal	{ cell: "edb_top_inst/LUT__4981" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4982" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3461"
	terminal	{ cell: "edb_top_inst/LUT__4982" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4983" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3462"
	terminal	{ cell: "edb_top_inst/LUT__4986" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4987" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3463"
	terminal	{ cell: "edb_top_inst/LUT__4987" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4998" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3464"
	terminal	{ cell: "edb_top_inst/LUT__4988" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4992" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3465"
	terminal	{ cell: "edb_top_inst/LUT__4989" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4992" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3466"
	terminal	{ cell: "edb_top_inst/LUT__4990" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4992" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3467"
	terminal	{ cell: "edb_top_inst/LUT__4991" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4992" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3468"
	terminal	{ cell: "edb_top_inst/LUT__4992" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4998" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3469"
	terminal	{ cell: "edb_top_inst/LUT__4993" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4997" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3470"
	terminal	{ cell: "edb_top_inst/LUT__4994" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4997" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3471"
	terminal	{ cell: "edb_top_inst/LUT__4995" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4997" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3472"
	terminal	{ cell: "edb_top_inst/LUT__4996" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4997" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3473"
	terminal	{ cell: "edb_top_inst/LUT__4997" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4998" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3474"
	terminal	{ cell: "edb_top_inst/LUT__4998" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5012" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3475"
	terminal	{ cell: "edb_top_inst/LUT__4999" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5000" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3476"
	terminal	{ cell: "edb_top_inst/LUT__5000" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5011" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3477"
	terminal	{ cell: "edb_top_inst/LUT__5001" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5005" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3478"
	terminal	{ cell: "edb_top_inst/LUT__5002" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5005" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3479"
	terminal	{ cell: "edb_top_inst/LUT__5003" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5005" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3480"
	terminal	{ cell: "edb_top_inst/LUT__5004" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5005" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3481"
	terminal	{ cell: "edb_top_inst/LUT__5005" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5011" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3482"
	terminal	{ cell: "edb_top_inst/LUT__5006" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5010" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3483"
	terminal	{ cell: "edb_top_inst/LUT__5007" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5010" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3484"
	terminal	{ cell: "edb_top_inst/LUT__5008" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5010" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3485"
	terminal	{ cell: "edb_top_inst/LUT__5009" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5010" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3486"
	terminal	{ cell: "edb_top_inst/LUT__5010" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5011" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3487"
	terminal	{ cell: "edb_top_inst/LUT__5011" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5012" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3488"
	terminal	{ cell: "edb_top_inst/LUT__5013" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5014" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5019" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5050" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3489"
	terminal	{ cell: "edb_top_inst/LUT__5014" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5017" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3490"
	terminal	{ cell: "edb_top_inst/LUT__5015" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5016" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5052" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5209" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5212" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5216" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5220" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3491"
	terminal	{ cell: "edb_top_inst/LUT__5016" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5017" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3492"
	terminal	{ cell: "edb_top_inst/LUT__5017" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5042" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3493"
	terminal	{ cell: "edb_top_inst/LUT__5018" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5019" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5045" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5209" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3494"
	terminal	{ cell: "edb_top_inst/LUT__5019" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5026" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3495"
	terminal	{ cell: "edb_top_inst/LUT__5020" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5022" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5030" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5032" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5037" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5043" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5044" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5046" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5049" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5067" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5068" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5071" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5207" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5224" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5229" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5234" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5239" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3496"
	terminal	{ cell: "edb_top_inst/LUT__5021" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5022" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5044" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5081" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5251" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5277" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3497"
	terminal	{ cell: "edb_top_inst/LUT__5022" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5026" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3498"
	terminal	{ cell: "edb_top_inst/LUT__5023" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5025" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5055" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5212" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3499"
	terminal	{ cell: "edb_top_inst/LUT__5024" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5025" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5034" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5056" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5070" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5079" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5211" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5215" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5219" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5269" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5270" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5271" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3500"
	terminal	{ cell: "edb_top_inst/LUT__5025" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5026" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3501"
	terminal	{ cell: "edb_top_inst/LUT__5026" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5042" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3502"
	terminal	{ cell: "edb_top_inst/LUT__5027" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5028" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5051" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5078" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3503"
	terminal	{ cell: "edb_top_inst/LUT__5028" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5035" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3504"
	terminal	{ cell: "edb_top_inst/LUT__5029" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5030" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5046" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5050" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5070" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5071" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5075" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5220" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5223" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3505"
	terminal	{ cell: "edb_top_inst/LUT__5030" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5035" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3506"
	terminal	{ cell: "edb_top_inst/LUT__5031" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5032" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5043" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5067" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3507"
	terminal	{ cell: "edb_top_inst/LUT__5032" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5035" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3508"
	terminal	{ cell: "edb_top_inst/LUT__5033" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5034" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5059" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5082" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3509"
	terminal	{ cell: "edb_top_inst/LUT__5034" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5035" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3510"
	terminal	{ cell: "edb_top_inst/LUT__5035" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5042" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3511"
	terminal	{ cell: "edb_top_inst/LUT__5036" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5037" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5038" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5060" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5061" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5064" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5068" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5077" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5082" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5206" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5245" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5276" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3512"
	terminal	{ cell: "edb_top_inst/LUT__5037" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5041" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3513"
	terminal	{ cell: "edb_top_inst/LUT__5038" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5041" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3514"
	terminal	{ cell: "edb_top_inst/LUT__5039" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5040" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5045" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5065" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3515"
	terminal	{ cell: "edb_top_inst/LUT__5040" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5041" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3516"
	terminal	{ cell: "edb_top_inst/LUT__5041" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5042" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3517"
	terminal	{ cell: "edb_top_inst/LUT__5042" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5063" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5149" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5162" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5188" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3518"
	terminal	{ cell: "edb_top_inst/LUT__5043" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5044" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3519"
	terminal	{ cell: "edb_top_inst/LUT__5044" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5057" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3520"
	terminal	{ cell: "edb_top_inst/LUT__5045" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5048" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3521"
	terminal	{ cell: "edb_top_inst/LUT__5046" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5048" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3522"
	terminal	{ cell: "edb_top_inst/LUT__5047" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5048" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3523"
	terminal	{ cell: "edb_top_inst/LUT__5048" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5057" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3524"
	terminal	{ cell: "edb_top_inst/LUT__5049" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5053" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3525"
	terminal	{ cell: "edb_top_inst/LUT__5050" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5053" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3526"
	terminal	{ cell: "edb_top_inst/LUT__5051" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5053" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3527"
	terminal	{ cell: "edb_top_inst/LUT__5052" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5053" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3528"
	terminal	{ cell: "edb_top_inst/LUT__5053" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5057" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3529"
	terminal	{ cell: "edb_top_inst/LUT__5054" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5055" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3530"
	terminal	{ cell: "edb_top_inst/LUT__5055" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5056" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3531"
	terminal	{ cell: "edb_top_inst/LUT__5056" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5057" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3532"
	terminal	{ cell: "edb_top_inst/LUT__5057" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5063" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5121" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3533"
	terminal	{ cell: "edb_top_inst/LUT__5058" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5059" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5077" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3534"
	terminal	{ cell: "edb_top_inst/LUT__5059" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5063" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5121" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3535"
	terminal	{ cell: "edb_top_inst/LUT__5060" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5062" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5065" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5120" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3536"
	terminal	{ cell: "edb_top_inst/LUT__5061" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5062" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3537"
	terminal	{ cell: "edb_top_inst/LUT__5062" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5063" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3538"
	terminal	{ cell: "edb_top_inst/LUT__5063" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5118" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5168" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5175" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3539"
	terminal	{ cell: "edb_top_inst/LUT__5064" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5066" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5120" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3540"
	terminal	{ cell: "edb_top_inst/LUT__5065" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5066" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3541"
	terminal	{ cell: "edb_top_inst/LUT__5066" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5083" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3542"
	terminal	{ cell: "edb_top_inst/LUT__5067" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5069" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3543"
	terminal	{ cell: "edb_top_inst/LUT__5068" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5069" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3544"
	terminal	{ cell: "edb_top_inst/LUT__5069" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5083" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3545"
	terminal	{ cell: "edb_top_inst/LUT__5070" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5072" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3546"
	terminal	{ cell: "edb_top_inst/LUT__5071" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5072" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3547"
	terminal	{ cell: "edb_top_inst/LUT__5072" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5080" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3548"
	terminal	{ cell: "edb_top_inst/LUT__5073" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5074" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5262" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5279" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3549"
	terminal	{ cell: "edb_top_inst/LUT__5074" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5076" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5208" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5267" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5268" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5280" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3550"
	terminal	{ cell: "edb_top_inst/LUT__5075" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5076" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5208" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5268" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3551"
	terminal	{ cell: "edb_top_inst/LUT__5076" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5080" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3552"
	terminal	{ cell: "edb_top_inst/LUT__5077" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5078" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3553"
	terminal	{ cell: "edb_top_inst/LUT__5078" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5080" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3554"
	terminal	{ cell: "edb_top_inst/LUT__5079" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5080" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3555"
	terminal	{ cell: "edb_top_inst/LUT__5080" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5083" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3556"
	terminal	{ cell: "edb_top_inst/LUT__5081" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5082" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3557"
	terminal	{ cell: "edb_top_inst/LUT__5082" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5083" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3558"
	terminal	{ cell: "edb_top_inst/LUT__5083" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5118" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5168" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5175" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3559"
	terminal	{ cell: "edb_top_inst/LUT__5084" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5086" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5092" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5095" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5102" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5107" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3560"
	terminal	{ cell: "edb_top_inst/LUT__5085" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5086" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5095" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5102" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5107" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3561"
	terminal	{ cell: "edb_top_inst/LUT__5086" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5087" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5088" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3562"
	terminal	{ cell: "edb_top_inst/LUT__5087" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5089" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3563"
	terminal	{ cell: "edb_top_inst/LUT__5088" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5089" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3564"
	terminal	{ cell: "edb_top_inst/LUT__5089" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5117" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5160" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5170" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5174" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3565"
	terminal	{ cell: "edb_top_inst/LUT__5090" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5093" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3566"
	terminal	{ cell: "edb_top_inst/LUT__5091" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5092" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3567"
	terminal	{ cell: "edb_top_inst/LUT__5092" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5093" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3568"
	terminal	{ cell: "edb_top_inst/LUT__5093" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5109" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3569"
	terminal	{ cell: "edb_top_inst/LUT__5094" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5095" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3570"
	terminal	{ cell: "edb_top_inst/LUT__5095" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5096" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3571"
	terminal	{ cell: "edb_top_inst/LUT__5096" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5109" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3572"
	terminal	{ cell: "edb_top_inst/LUT__5097" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5099" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3573"
	terminal	{ cell: "edb_top_inst/LUT__5098" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5099" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3574"
	terminal	{ cell: "edb_top_inst/LUT__5099" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5108" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3575"
	terminal	{ cell: "edb_top_inst/LUT__5100" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5102" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3576"
	terminal	{ cell: "edb_top_inst/LUT__5101" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5102" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3577"
	terminal	{ cell: "edb_top_inst/LUT__5102" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5108" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3578"
	terminal	{ cell: "edb_top_inst/LUT__5103" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5104" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3579"
	terminal	{ cell: "edb_top_inst/LUT__5104" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5108" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3580"
	terminal	{ cell: "edb_top_inst/LUT__5105" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5107" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3581"
	terminal	{ cell: "edb_top_inst/LUT__5106" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5107" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3582"
	terminal	{ cell: "edb_top_inst/LUT__5107" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5108" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3583"
	terminal	{ cell: "edb_top_inst/LUT__5108" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5109" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3584"
	terminal	{ cell: "edb_top_inst/LUT__5109" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5117" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5160" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5170" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5174" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3585"
	terminal	{ cell: "edb_top_inst/LUT__5110" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5114" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5126" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5129" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5133" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5140" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3586"
	terminal	{ cell: "edb_top_inst/LUT__5111" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5114" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5126" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5129" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3587"
	terminal	{ cell: "edb_top_inst/LUT__5112" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5114" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3588"
	terminal	{ cell: "edb_top_inst/LUT__5113" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5114" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5129" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3589"
	terminal	{ cell: "edb_top_inst/LUT__5114" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5116" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5131" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3590"
	terminal	{ cell: "edb_top_inst/LUT__5115" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5116" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5143" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3591"
	terminal	{ cell: "edb_top_inst/LUT__5116" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5117" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5146" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5174" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5177" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3592"
	terminal	{ cell: "edb_top_inst/LUT__5117" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5118" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5168" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3593"
	terminal	{ cell: "edb_top_inst/LUT__5118" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5154" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5164" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3594"
	terminal	{ cell: "edb_top_inst/LUT__5119" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5122" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5123" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5148" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5159" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5161" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5166" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5167" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5173" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5185" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3595"
	terminal	{ cell: "edb_top_inst/LUT__5120" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5121" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3596"
	terminal	{ cell: "edb_top_inst/LUT__5121" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5123" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5159" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5167" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5173" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3597"
	terminal	{ cell: "edb_top_inst/LUT__5122" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5123" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5173" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3598"
	terminal	{ cell: "edb_top_inst/LUT__5123" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5154" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3599"
	terminal	{ cell: "edb_top_inst/LUT__5124" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5146" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5177" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3600"
	terminal	{ cell: "edb_top_inst/LUT__5125" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5127" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3601"
	terminal	{ cell: "edb_top_inst/LUT__5126" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5127" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3602"
	terminal	{ cell: "edb_top_inst/LUT__5127" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5145" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3603"
	terminal	{ cell: "edb_top_inst/LUT__5128" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5130" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3604"
	terminal	{ cell: "edb_top_inst/LUT__5129" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5130" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3605"
	terminal	{ cell: "edb_top_inst/LUT__5130" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5145" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3606"
	terminal	{ cell: "edb_top_inst/LUT__5131" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5145" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3607"
	terminal	{ cell: "edb_top_inst/LUT__5132" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5133" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3608"
	terminal	{ cell: "edb_top_inst/LUT__5133" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5144" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3609"
	terminal	{ cell: "edb_top_inst/LUT__5134" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5136" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3610"
	terminal	{ cell: "edb_top_inst/LUT__5135" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5136" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3611"
	terminal	{ cell: "edb_top_inst/LUT__5136" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5144" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3612"
	terminal	{ cell: "edb_top_inst/LUT__5137" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5140" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3613"
	terminal	{ cell: "edb_top_inst/LUT__5138" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5140" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3614"
	terminal	{ cell: "edb_top_inst/LUT__5139" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5140" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3615"
	terminal	{ cell: "edb_top_inst/LUT__5140" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5144" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3616"
	terminal	{ cell: "edb_top_inst/LUT__5141" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5143" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3617"
	terminal	{ cell: "edb_top_inst/LUT__5142" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5143" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3618"
	terminal	{ cell: "edb_top_inst/LUT__5143" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5144" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3619"
	terminal	{ cell: "edb_top_inst/LUT__5144" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5145" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3620"
	terminal	{ cell: "edb_top_inst/LUT__5145" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5146" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5152" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5178" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5179" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3621"
	terminal	{ cell: "edb_top_inst/LUT__5146" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5147" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3622"
	terminal	{ cell: "edb_top_inst/LUT__5147" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5154" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3623"
	terminal	{ cell: "edb_top_inst/LUT__5148" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5149" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3624"
	terminal	{ cell: "edb_top_inst/LUT__5149" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5153" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5180" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3625"
	terminal	{ cell: "edb_top_inst/LUT__5150" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5153" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5169" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5171" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3626"
	terminal	{ cell: "edb_top_inst/LUT__5151" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5152" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5179" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3627"
	terminal	{ cell: "edb_top_inst/LUT__5152" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5153" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3628"
	terminal	{ cell: "edb_top_inst/LUT__5153" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5154" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3629"
	terminal	{ cell: "edb_top_inst/LUT__5159" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5164" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3630"
	terminal	{ cell: "edb_top_inst/LUT__5160" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5163" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5167" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5173" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3631"
	terminal	{ cell: "edb_top_inst/LUT__5161" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5163" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5170" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3632"
	terminal	{ cell: "edb_top_inst/LUT__5162" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5163" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5171" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3633"
	terminal	{ cell: "edb_top_inst/LUT__5163" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5164" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3634"
	terminal	{ cell: "edb_top_inst/LUT__5166" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5167" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3635"
	terminal	{ cell: "edb_top_inst/LUT__5167" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5172" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3636"
	terminal	{ cell: "edb_top_inst/LUT__5168" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5172" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3637"
	terminal	{ cell: "edb_top_inst/LUT__5169" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5172" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3638"
	terminal	{ cell: "edb_top_inst/LUT__5170" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5171" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3639"
	terminal	{ cell: "edb_top_inst/LUT__5171" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5172" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3640"
	terminal	{ cell: "edb_top_inst/LUT__5173" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5181" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3641"
	terminal	{ cell: "edb_top_inst/LUT__5174" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5175" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3642"
	terminal	{ cell: "edb_top_inst/LUT__5175" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5181" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3643"
	terminal	{ cell: "edb_top_inst/LUT__5176" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5181" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3644"
	terminal	{ cell: "edb_top_inst/LUT__5177" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5178" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3645"
	terminal	{ cell: "edb_top_inst/LUT__5178" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5180" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3646"
	terminal	{ cell: "edb_top_inst/LUT__5179" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5180" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3647"
	terminal	{ cell: "edb_top_inst/LUT__5180" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5181" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3648"
	terminal	{ cell: "edb_top_inst/LUT__5184" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5185" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3649"
	terminal	{ cell: "edb_top_inst/LUT__5187" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5188" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5191" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3650"
	terminal	{ cell: "edb_top_inst/LUT__5206" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5207" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5244" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3651"
	terminal	{ cell: "edb_top_inst/LUT__5207" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5208" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5268" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3652"
	terminal	{ cell: "edb_top_inst/LUT__5209" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5211" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5269" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3653"
	terminal	{ cell: "edb_top_inst/LUT__5210" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5211" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5229" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5249" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5269" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3654"
	terminal	{ cell: "edb_top_inst/LUT__5212" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5215" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5270" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3655"
	terminal	{ cell: "edb_top_inst/LUT__5213" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5214" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5218" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3656"
	terminal	{ cell: "edb_top_inst/LUT__5214" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5215" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5234" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5255" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5270" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3657"
	terminal	{ cell: "edb_top_inst/LUT__5216" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5219" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5271" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3658"
	terminal	{ cell: "edb_top_inst/LUT__5217" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5218" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5222" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3659"
	terminal	{ cell: "edb_top_inst/LUT__5218" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5219" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5239" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5260" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5271" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3660"
	terminal	{ cell: "edb_top_inst/LUT__5220" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5225" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5272" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3661"
	terminal	{ cell: "edb_top_inst/LUT__5221" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5222" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5228" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3662"
	terminal	{ cell: "edb_top_inst/LUT__5222" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5223" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5243" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3663"
	terminal	{ cell: "edb_top_inst/LUT__5223" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5224" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5266" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3664"
	terminal	{ cell: "edb_top_inst/LUT__5224" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5225" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5272" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3665"
	terminal	{ cell: "edb_top_inst/LUT__5226" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5230" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5235" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5236" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5257" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5273" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5274" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5278" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3666"
	terminal	{ cell: "edb_top_inst/LUT__5227" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5228" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5233" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3667"
	terminal	{ cell: "edb_top_inst/LUT__5228" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5229" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5250" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3668"
	terminal	{ cell: "edb_top_inst/LUT__5229" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5230" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5273" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3669"
	terminal	{ cell: "edb_top_inst/LUT__5231" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5235" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5274" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3670"
	terminal	{ cell: "edb_top_inst/LUT__5232" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5233" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5238" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3671"
	terminal	{ cell: "edb_top_inst/LUT__5233" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5234" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5256" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3672"
	terminal	{ cell: "edb_top_inst/LUT__5234" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5235" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5274" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3673"
	terminal	{ cell: "edb_top_inst/LUT__5236" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5240" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5245" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5251" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5275" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5276" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5277" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3674"
	terminal	{ cell: "edb_top_inst/LUT__5237" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5238" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5242" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3675"
	terminal	{ cell: "edb_top_inst/LUT__5238" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5239" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5261" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3676"
	terminal	{ cell: "edb_top_inst/LUT__5239" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5240" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5275" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3677"
	terminal	{ cell: "edb_top_inst/LUT__5241" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5242" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5248" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3678"
	terminal	{ cell: "edb_top_inst/LUT__5242" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5243" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5265" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3679"
	terminal	{ cell: "edb_top_inst/LUT__5243" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5244" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3680"
	terminal	{ cell: "edb_top_inst/LUT__5244" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5245" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5276" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3681"
	terminal	{ cell: "edb_top_inst/LUT__5246" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5250" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5256" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5261" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3682"
	terminal	{ cell: "edb_top_inst/LUT__5247" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5248" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5254" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3683"
	terminal	{ cell: "edb_top_inst/LUT__5248" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5249" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3684"
	terminal	{ cell: "edb_top_inst/LUT__5249" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5250" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3685"
	terminal	{ cell: "edb_top_inst/LUT__5250" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5251" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5277" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3686"
	terminal	{ cell: "edb_top_inst/LUT__5252" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5257" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5278" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3687"
	terminal	{ cell: "edb_top_inst/LUT__5253" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5254" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5259" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3688"
	terminal	{ cell: "edb_top_inst/LUT__5254" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5255" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3689"
	terminal	{ cell: "edb_top_inst/LUT__5255" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5256" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3690"
	terminal	{ cell: "edb_top_inst/LUT__5256" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5257" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5278" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n3691"
	terminal	{ cell: "edb_top_inst/LUT__5258" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5259" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5264" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n3692"
	terminal	{ cell: "edb_top_inst/LUT__5259" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5260" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3693"
	terminal	{ cell: "edb_top_inst/LUT__5260" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5261" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3694"
	terminal	{ cell: "edb_top_inst/LUT__5261" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5262" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5279" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3695"
	terminal	{ cell: "edb_top_inst/LUT__5263" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5264" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3696"
	terminal	{ cell: "edb_top_inst/LUT__5264" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5265" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3697"
	terminal	{ cell: "edb_top_inst/LUT__5265" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5266" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3698"
	terminal	{ cell: "edb_top_inst/LUT__5266" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5267" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5280" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n3699"
	terminal	{ cell: "edb_top_inst/LUT__5281" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5282" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n3096"
	terminal	{ cell: "edb_top_inst/LUT__5284" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "I1" }
 }
net {
	name: "n3314"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "D" }
 }
net {
	name: "n3315"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "D" }
 }
net {
	name: "n3316"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "CI" }
 }
net {
	name: "n3317"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "D" }
 }
net {
	name: "n3318"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "CI" }
 }
net {
	name: "n3319"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "D" }
 }
net {
	name: "n3320"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "CI" }
 }
net {
	name: "n3321"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "D" }
 }
net {
	name: "n3322"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "CI" }
 }
net {
	name: "n3323"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "D" }
 }
net {
	name: "n3324"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "CI" }
 }
net {
	name: "n3325"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "D" }
 }
net {
	name: "n3326"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "CI" }
 }
net {
	name: "n3327"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "D" }
 }
net {
	name: "n3328"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "CI" }
 }
net {
	name: "n3329"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "D" }
 }
net {
	name: "n3330"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "CI" }
 }
net {
	name: "n3331"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3332"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3333"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3334"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3335"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3336"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3337"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3338"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3339"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3340"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3341"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3342"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3343"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3344"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3345"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3346"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3347"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3348"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3349"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3350"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3351"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3352"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3353"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3354"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3355"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3356"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3357"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3358"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3359"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3360"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3361"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3362"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3363"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3364"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3365"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3366"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3367"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3368"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3369"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3370"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3371"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3372"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3373"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3374"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3375"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3376"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3377"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3378"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3379"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3380"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3381"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3382"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3383"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3384"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3385"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3386"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3387"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3388"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3389"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3390"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3391"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3392"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3393"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3394"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3395"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3396"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3397"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3398"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3399"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3400"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3401"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3402"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3403"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3404"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3405"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3406"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3407"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3408"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3409"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3410"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3411"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3412"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3413"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3414"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3415"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3416"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3417"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3418"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3419"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3420"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3421"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3422"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3423"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3424"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3425"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3426"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3427"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3428"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3429"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3430"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3431"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3432"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3433"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3434"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3435"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3436"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3437"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3438"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3439"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3440"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3441"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3442"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3443"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3444"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3445"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3446"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3447"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3448"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3449"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3450"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3451"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3452"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3453"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3454"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3455"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3456"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3457"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3458"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3459"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3460"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3461"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3462"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3463"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3464"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3465"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3466"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3467"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3468"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3469"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3470"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3471"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3472"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3473"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3474"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3475"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3476"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3477"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3478"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3479"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3480"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3481"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3482"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3483"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3484"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3485"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3486"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3487"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3488"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3489"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3490"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3491"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3492"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3493"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3494"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3495"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3496"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3497"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3498"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3499"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3500"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3501"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3502"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3503"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3504"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3505"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3506"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3507"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3508"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3509"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3510"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3511"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3512"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3513"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3514"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3515"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3516"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3517"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3518"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3519"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3520"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3521"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3522"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3523"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3524"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3525"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3526"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3527"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3528"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3529"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3530"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3531"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3532"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3533"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3534"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3535"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3536"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3537"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3538"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3539"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3540"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3541"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3542"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3543"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3544"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3545"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3546"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3547"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3548"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3549"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3550"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3551"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3552"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3553"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3554"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3555"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3556"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3557"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3558"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3559"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3560"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3561"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3562"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3563"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3564"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3565"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3566"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3567"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3568"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3569"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3570"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3571"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3572"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3573"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3574"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3575"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3576"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3577"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3578"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3579"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3580"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3581"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3582"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3583"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3584"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3585"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3586"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3587"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3588"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3589"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3590"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3591"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3592"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3593"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3594"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3595"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3596"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3597"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3598"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3599"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3600"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3601"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3602"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3603"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3604"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3605"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3606"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3607"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3608"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3609"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3610"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3611"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3612"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3613"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3614"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3615"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3616"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]_2~FF" port: "D" }
 }
net {
	name: "n3617"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n3618"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i13" port: "CI" }
 }
net {
	name: "n3619"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3620"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n3621"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3622"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n3623"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3624"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n3625"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3626"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n3627"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3628"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n3629"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3630"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n3631"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3632"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n3633"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3634"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n3635"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n3636"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "n3637"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "D" }
 }
net {
	name: "n3638"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "O" }
	terminal	{ cell: "LUT__14215" port: "in[1]" }
 }
net {
	name: "n3639"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "CI" }
 }
net {
	name: "n3640"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "D" }
 }
net {
	name: "n3641"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "CI" }
 }
net {
	name: "n3642"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "D" }
 }
net {
	name: "n3643"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "CI" }
 }
net {
	name: "n3644"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "D" }
 }
net {
	name: "n3645"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "CI" }
 }
net {
	name: "n3646"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "O" }
	terminal	{ cell: "LUT__14214" port: "in[1]" }
 }
net {
	name: "n3647"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "CI" }
 }
net {
	name: "n3648"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "O" }
	terminal	{ cell: "LUT__14213" port: "in[1]" }
 }
net {
	name: "n3649"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "CI" }
 }
net {
	name: "n3650"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "D" }
 }
net {
	name: "n3651"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "CI" }
 }
net {
	name: "n3652"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "D" }
 }
net {
	name: "n3653"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "CI" }
 }
net {
	name: "n3654"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "O" }
	terminal	{ cell: "LUT__14212" port: "in[1]" }
 }
net {
	name: "n3655"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "CI" }
 }
net {
	name: "n3656"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "D" }
 }
net {
	name: "n3657"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "D" }
 }
net {
	name: "n3658"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "CI" }
 }
net {
	name: "n3659"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "D" }
 }
net {
	name: "n3660"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "CI" }
 }
net {
	name: "n3661"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "D" }
 }
net {
	name: "n3662"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "CI" }
 }
net {
	name: "n3663"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "D" }
 }
net {
	name: "n3664"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "CI" }
 }
net {
	name: "n3665"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "D" }
 }
net {
	name: "n3666"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "CI" }
 }
net {
	name: "n3667"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "D" }
 }
net {
	name: "n3668"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "CI" }
 }
net {
	name: "n3669"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "D" }
 }
net {
	name: "n3670"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "CI" }
 }
net {
	name: "n3671"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "D" }
 }
net {
	name: "n3672"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "CI" }
 }
net {
	name: "n3673"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "D" }
 }
net {
	name: "n3689"
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "D" }
 }
net {
	name: "n3690"
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "D" }
 }
net {
	name: "n3691"
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "CI" }
 }
net {
	name: "n3692"
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "D" }
 }
net {
	name: "n3693"
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "CI" }
 }
net {
	name: "n3694"
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "D" }
 }
net {
	name: "n3695"
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "CI" }
 }
net {
	name: "n3696"
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "D" }
 }
net {
	name: "n3697"
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "CI" }
 }
net {
	name: "n3698"
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "D" }
 }
net {
	name: "n3699"
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "CI" }
 }
net {
	name: "n3700"
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "D" }
 }
net {
	name: "n3701"
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "CI" }
 }
net {
	name: "n3702"
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "D" }
 }
net {
	name: "n3703"
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "CI" }
 }
net {
	name: "n3704"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "D" }
 }
net {
	name: "n3705"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "D" }
 }
net {
	name: "n3706"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i9" port: "CI" }
 }
net {
	name: "n3707"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "D" }
 }
net {
	name: "n3708"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" port: "CI" }
 }
net {
	name: "n3709"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "D" }
 }
net {
	name: "n3710"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" port: "CI" }
 }
net {
	name: "n3711"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "D" }
 }
net {
	name: "n3712"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" port: "CI" }
 }
net {
	name: "n3713"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "D" }
 }
net {
	name: "n3714"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" port: "CI" }
 }
net {
	name: "n3715"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i13" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "D" }
 }
net {
	name: "n3716"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i12" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "D" }
 }
net {
	name: "n3717"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i13" port: "CI" }
 }
net {
	name: "n3718"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i11" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "D" }
 }
net {
	name: "n3719"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i12" port: "CI" }
 }
net {
	name: "n3720"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "D" }
 }
net {
	name: "n3721"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i11" port: "CI" }
 }
net {
	name: "n3722"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "D" }
 }
net {
	name: "n3723"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i10" port: "CI" }
 }
net {
	name: "n3724"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "D" }
 }
net {
	name: "n3725"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i9" port: "CI" }
 }
net {
	name: "n3726"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "D" }
 }
net {
	name: "n3727"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i8" port: "CI" }
 }
net {
	name: "n3728"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "D" }
 }
net {
	name: "n3729"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i7" port: "CI" }
 }
net {
	name: "n3730"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "D" }
 }
net {
	name: "n3731"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i6" port: "CI" }
 }
net {
	name: "n3732"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "D" }
 }
net {
	name: "n3733"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i5" port: "CI" }
 }
net {
	name: "n3734"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "D" }
 }
net {
	name: "n3735"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_64/i4" port: "CI" }
 }
net {
	name: "n3736"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i11" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n3737"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n3738"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i11" port: "CI" }
 }
net {
	name: "n3739"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n3740"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" port: "CI" }
 }
net {
	name: "n3741"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n3742"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" port: "CI" }
 }
net {
	name: "n3743"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n3744"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" port: "CI" }
 }
net {
	name: "n3745"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n3746"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" port: "CI" }
 }
net {
	name: "n3747"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n3748"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" port: "CI" }
 }
net {
	name: "n3749"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n3750"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" port: "CI" }
 }
net {
	name: "n3751"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n3752"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" port: "CI" }
 }
net {
	name: "n3753"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n3754"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" port: "CI" }
 }
net {
	name: "oAdv7511SdaOe"
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "Q" }
	terminal	{ cell: "oAdv7511SdaOe" port: "out" }
	terminal	{ cell: "LUT__14015" port: "in[0]" }
	terminal	{ cell: "LUT__14016" port: "in[0]" }
	terminal	{ cell: "LUT__14018" port: "in[1]" }
	terminal	{ cell: "LUT__14020" port: "in[1]" }
	terminal	{ cell: "LUT__14028" port: "in[1]" }
	terminal	{ cell: "LUT__14140" port: "in[0]" }
 }
net {
	name: "oAdv7511SclOe"
	terminal	{ cell: "oAdv7511SclOe~FF" port: "Q" }
	terminal	{ cell: "oAdv7511SclOe" port: "out" }
	terminal	{ cell: "LUT__14001" port: "in[0]" }
 }
net {
	name: "oLed[0]"
	terminal	{ cell: "LUT__13845" port: "out" }
	terminal	{ cell: "oLed[0]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "D" }
	terminal	{ cell: "rBRST~FF" port: "D" }
	terminal	{ cell: "rVRST~FF" port: "D" }
	terminal	{ cell: "rnVRST~FF" port: "D" }
	terminal	{ cell: "rSRST_2~FF" port: "D" }
 }
net {
	name: "jtag_inst2_TDO"
	terminal	{ cell: "edb_top_inst/LUT__4379" port: "out" }
	terminal	{ cell: "jtag_inst2_TDO" port: "outpad" }
 }
net {
	name: "wCdcFifoFull"
	terminal	{ cell: "wCdcFifoFull_2~FF" port: "Q" }
	terminal	{ cell: "oLed[3]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "LUT__13892" port: "in[1]" }
 }
net {
	name: "rSRST"
	terminal	{ cell: "rSRST_2~FF" port: "Q" }
	terminal	{ cell: "oLed[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "SR" }
	terminal	{ cell: "oLed[5]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[2]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "LUT__13895" port: "in[1]" }
	terminal	{ cell: "LUT__13924" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/select_39/Select_0/n17"
	terminal	{ cell: "LUT__13847" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n7"
	terminal	{ cell: "LUT__13848" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/qRVd"
	terminal	{ cell: "LUT__13855" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/qFullAllmost"
	terminal	{ cell: "LUT__13888" port: "out" }
	terminal	{ cell: "wCddFifoFull~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/qRE"
	terminal	{ cell: "LUT__13892" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[10]_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n640"
	terminal	{ cell: "LUT__13895" port: "out" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n659"
	terminal	{ cell: "LUT__13896" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/qLineCntRst"
	terminal	{ cell: "LUT__13924" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/select_39/Select_2/n15"
	terminal	{ cell: "LUT__13927" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/select_39/Select_1/n17"
	terminal	{ cell: "LUT__13930" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/equal_38/n21"
	terminal	{ cell: "LUT__13891" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "D" }
	terminal	{ cell: "LUT__13892" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__13849" port: "in[1]" }
	terminal	{ cell: "LUT__13872" port: "in[1]" }
	terminal	{ cell: "LUT__13884" port: "in[1]" }
	terminal	{ cell: "LUT__13890" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__13851" port: "in[1]" }
	terminal	{ cell: "LUT__13871" port: "in[0]" }
	terminal	{ cell: "LUT__13878" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__13849" port: "in[3]" }
	terminal	{ cell: "LUT__13867" port: "in[0]" }
	terminal	{ cell: "LUT__13868" port: "in[0]" }
	terminal	{ cell: "LUT__13876" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__13852" port: "in[3]" }
	terminal	{ cell: "LUT__13867" port: "in[2]" }
	terminal	{ cell: "LUT__13868" port: "in[1]" }
	terminal	{ cell: "LUT__13886" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__13854" port: "in[1]" }
	terminal	{ cell: "LUT__13865" port: "in[2]" }
	terminal	{ cell: "LUT__13879" port: "in[2]" }
	terminal	{ cell: "LUT__13889" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__13855" port: "in[1]" }
	terminal	{ cell: "LUT__13864" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__13854" port: "in[3]" }
	terminal	{ cell: "LUT__13866" port: "in[1]" }
	terminal	{ cell: "LUT__13881" port: "in[0]" }
	terminal	{ cell: "LUT__13882" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__13851" port: "in[3]" }
	terminal	{ cell: "LUT__13861" port: "in[3]" }
	terminal	{ cell: "LUT__13881" port: "in[1]" }
	terminal	{ cell: "LUT__13882" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__13850" port: "in[1]" }
	terminal	{ cell: "LUT__13859" port: "in[0]" }
	terminal	{ cell: "LUT__13860" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__13850" port: "in[3]" }
	terminal	{ cell: "LUT__13859" port: "in[1]" }
	terminal	{ cell: "LUT__13860" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n265"
	terminal	{ cell: "LUT__13931" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n270"
	terminal	{ cell: "LUT__13932" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n275"
	terminal	{ cell: "LUT__13933" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n280"
	terminal	{ cell: "LUT__13934" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n285"
	terminal	{ cell: "LUT__13935" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n290"
	terminal	{ cell: "LUT__13936" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n295"
	terminal	{ cell: "LUT__13937" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n300"
	terminal	{ cell: "LUT__13938" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n305"
	terminal	{ cell: "LUT__13939" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n310"
	terminal	{ cell: "LUT__13940" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[11]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[12]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[13]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[14]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[15]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/equal_30/n8"
	terminal	{ cell: "LUT__13928" port: "out" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "CE" }
	terminal	{ cell: "LUT__13930" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/equal_31/n8"
	terminal	{ cell: "LUT__13929" port: "out" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "CE" }
	terminal	{ cell: "LUT__13930" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/qRE"
	terminal	{ cell: "LUT__13949" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/qFullAllmost"
	terminal	{ cell: "LUT__13961" port: "out" }
	terminal	{ cell: "wCdcFifoFull_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/qRVD"
	terminal	{ cell: "LUT__13967" port: "out" }
	terminal	{ cell: "wVideoVd~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/equal_75/n17"
	terminal	{ cell: "LUT__13948" port: "out" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "D" }
	terminal	{ cell: "LUT__13949" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n436"
	terminal	{ cell: "LUT__13968" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n441"
	terminal	{ cell: "LUT__13969" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n446"
	terminal	{ cell: "LUT__13970" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n451"
	terminal	{ cell: "LUT__13972" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n456"
	terminal	{ cell: "LUT__13973" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n461"
	terminal	{ cell: "LUT__13974" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n466"
	terminal	{ cell: "LUT__13976" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n471"
	terminal	{ cell: "LUT__13977" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/qVtgRstCntCke"
	terminal	{ cell: "LUT__13978" port: "out" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/rVtgRstSel"
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "D" }
	terminal	{ cell: "LUT__13978" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/equal_18/n21"
	terminal	{ cell: "LUT__13982" port: "out" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n816"
	terminal	{ cell: "LUT__13987" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n833"
	terminal	{ cell: "LUT__13994" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "D" }
 }
net {
	name: "~ceg_net510"
	terminal	{ cell: "LUT__13992" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "CE" }
	terminal	{ cell: "LUT__13999" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1107"
	terminal	{ cell: "LUT__13995" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "CE" }
	terminal	{ cell: "LUT__13996" port: "in[1]" }
	terminal	{ cell: "LUT__14000" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1235"
	terminal	{ cell: "LUT__13996" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "D" }
 }
net {
	name: "ceg_net477"
	terminal	{ cell: "LUT__13997" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "CE" }
	terminal	{ cell: "LUT__13999" port: "in[2]" }
 }
net {
	name: "ceg_net42"
	terminal	{ cell: "LUT__13998" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1377"
	terminal	{ cell: "LUT__13999" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "D" }
	terminal	{ cell: "LUT__14191" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1243"
	terminal	{ cell: "LUT__14000" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[2]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "SR" }
	terminal	{ cell: "oAdv7511De~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "SR" }
	terminal	{ cell: "LUT__14209" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n846"
	terminal	{ cell: "LUT__14008" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n852"
	terminal	{ cell: "LUT__14009" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1421"
	terminal	{ cell: "LUT__14011" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n847"
	terminal	{ cell: "LUT__14028" port: "out" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "D" }
 }
net {
	name: "ceg_net1389"
	terminal	{ cell: "LUT__14031" port: "out" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n848"
	terminal	{ cell: "LUT__14034" port: "out" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "D" }
 }
net {
	name: "ceg_net567"
	terminal	{ cell: "LUT__14004" port: "out" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "CE" }
	terminal	{ cell: "LUT__14005" port: "in[0]" }
	terminal	{ cell: "LUT__14031" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n870"
	terminal	{ cell: "LUT__14035" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1460"
	terminal	{ cell: "LUT__14039" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n879"
	terminal	{ cell: "LUT__14046" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1523"
	terminal	{ cell: "LUT__14049" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n829"
	terminal	{ cell: "LUT__14060" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1415"
	terminal	{ cell: "LUT__14062" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n899"
	terminal	{ cell: "LUT__14063" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n898"
	terminal	{ cell: "LUT__14067" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "D" }
 }
net {
	name: "ceg_net617"
	terminal	{ cell: "LUT__14037" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "CE" }
	terminal	{ cell: "LUT__14039" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "D" }
	terminal	{ cell: "LUT__14002" port: "in[0]" }
	terminal	{ cell: "LUT__14010" port: "in[1]" }
	terminal	{ cell: "LUT__14024" port: "in[2]" }
	terminal	{ cell: "LUT__14029" port: "in[2]" }
	terminal	{ cell: "LUT__14034" port: "in[1]" }
	terminal	{ cell: "LUT__14063" port: "in[3]" }
	terminal	{ cell: "LUT__14078" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n845"
	terminal	{ cell: "LUT__14068" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n844"
	terminal	{ cell: "LUT__14069" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n843"
	terminal	{ cell: "LUT__14071" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n842"
	terminal	{ cell: "LUT__14073" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n841"
	terminal	{ cell: "LUT__14074" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n840"
	terminal	{ cell: "LUT__14076" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n839"
	terminal	{ cell: "LUT__14078" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n851"
	terminal	{ cell: "LUT__14093" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n850"
	terminal	{ cell: "LUT__14095" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "D" }
	terminal	{ cell: "LUT__14003" port: "in[1]" }
	terminal	{ cell: "LUT__14007" port: "in[2]" }
	terminal	{ cell: "LUT__14009" port: "in[2]" }
	terminal	{ cell: "LUT__14011" port: "in[2]" }
	terminal	{ cell: "LUT__14012" port: "in[1]" }
	terminal	{ cell: "LUT__14027" port: "in[3]" }
	terminal	{ cell: "LUT__14030" port: "in[1]" }
	terminal	{ cell: "LUT__14033" port: "in[3]" }
	terminal	{ cell: "LUT__14035" port: "in[0]" }
	terminal	{ cell: "LUT__14036" port: "in[1]" }
	terminal	{ cell: "LUT__14041" port: "in[0]" }
	terminal	{ cell: "LUT__14044" port: "in[3]" }
	terminal	{ cell: "LUT__14067" port: "in[3]" }
	terminal	{ cell: "LUT__14093" port: "in[2]" }
	terminal	{ cell: "LUT__14095" port: "in[2]" }
	terminal	{ cell: "LUT__14096" port: "in[0]" }
	terminal	{ cell: "LUT__14097" port: "in[0]" }
	terminal	{ cell: "LUT__14098" port: "in[0]" }
	terminal	{ cell: "LUT__14099" port: "in[0]" }
	terminal	{ cell: "LUT__14100" port: "in[0]" }
	terminal	{ cell: "LUT__14101" port: "in[0]" }
	terminal	{ cell: "LUT__14102" port: "in[0]" }
	terminal	{ cell: "LUT__14105" port: "in[2]" }
	terminal	{ cell: "LUT__14142" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n869"
	terminal	{ cell: "LUT__14096" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n868"
	terminal	{ cell: "LUT__14097" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n867"
	terminal	{ cell: "LUT__14098" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n866"
	terminal	{ cell: "LUT__14099" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n865"
	terminal	{ cell: "LUT__14100" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n864"
	terminal	{ cell: "LUT__14101" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n863"
	terminal	{ cell: "LUT__14102" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n878"
	terminal	{ cell: "LUT__14108" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n877"
	terminal	{ cell: "LUT__14112" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n876"
	terminal	{ cell: "LUT__14116" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n875"
	terminal	{ cell: "LUT__14120" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n874"
	terminal	{ cell: "LUT__14124" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n873"
	terminal	{ cell: "LUT__14128" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n872"
	terminal	{ cell: "LUT__14132" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n828"
	terminal	{ cell: "LUT__14142" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "D" }
 }
net {
	name: "ceg_net1531"
	terminal	{ cell: "LUT__14061" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "CE" }
	terminal	{ cell: "LUT__14062" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n827"
	terminal	{ cell: "LUT__14145" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n826"
	terminal	{ cell: "LUT__14148" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "D" }
 }
net {
	name: "n10449"
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "CI" }
 }
net {
	name: "n10448"
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "CI" }
 }
net {
	name: "n10447"
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CI" }
 }
net {
	name: "n10446"
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qVrange"
	terminal	{ cell: "LUT__14154" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n253"
	terminal	{ cell: "LUT__14155" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net941"
	terminal	{ cell: "LUT__14156" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n252"
	terminal	{ cell: "LUT__14157" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n251"
	terminal	{ cell: "LUT__14159" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n250"
	terminal	{ cell: "LUT__14160" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n249"
	terminal	{ cell: "LUT__14162" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n248"
	terminal	{ cell: "LUT__14164" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n247"
	terminal	{ cell: "LUT__14165" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n246"
	terminal	{ cell: "LUT__14167" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n245"
	terminal	{ cell: "LUT__14169" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n244"
	terminal	{ cell: "LUT__14170" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n700"
	terminal	{ cell: "LUT__14171" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n705"
	terminal	{ cell: "LUT__14173" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n710"
	terminal	{ cell: "LUT__14174" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n715"
	terminal	{ cell: "LUT__14175" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n720"
	terminal	{ cell: "LUT__14177" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n725"
	terminal	{ cell: "LUT__14178" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n730"
	terminal	{ cell: "LUT__14179" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n735"
	terminal	{ cell: "LUT__14181" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n740"
	terminal	{ cell: "LUT__14182" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n745"
	terminal	{ cell: "LUT__14184" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n750"
	terminal	{ cell: "LUT__14185" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n755"
	terminal	{ cell: "LUT__14187" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n760"
	terminal	{ cell: "LUT__14188" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n765"
	terminal	{ cell: "LUT__14189" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n770"
	terminal	{ cell: "LUT__14191" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n780"
	terminal	{ cell: "LUT__14192" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n785"
	terminal	{ cell: "LUT__14193" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n790"
	terminal	{ cell: "LUT__14194" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n795"
	terminal	{ cell: "LUT__14195" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n800"
	terminal	{ cell: "LUT__14196" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n805"
	terminal	{ cell: "LUT__14197" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n810"
	terminal	{ cell: "LUT__14198" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n131"
	terminal	{ cell: "LUT__14200" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/equal_12/n23"
	terminal	{ cell: "LUT__14204" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "CE" }
	terminal	{ cell: "LUT__14209" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14222" port: "in[0]" }
	terminal	{ cell: "LUT__14233" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14221" port: "in[0]" }
	terminal	{ cell: "LUT__14233" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qVde"
	terminal	{ cell: "LUT__14208" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n267"
	terminal	{ cell: "LUT__14209" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "SR" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHSync[3]"
	terminal	{ cell: "LUT__14210" port: "out" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n130"
	terminal	{ cell: "LUT__14211" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n129"
	terminal	{ cell: "LUT__14212" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n126"
	terminal	{ cell: "LUT__14213" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n125"
	terminal	{ cell: "LUT__14214" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n121"
	terminal	{ cell: "LUT__14215" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qHrange"
	terminal	{ cell: "LUT__14218" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVSync[3]"
	terminal	{ cell: "LUT__14219" port: "out" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVde[3]"
	terminal	{ cell: "LUT__14220" port: "out" }
	terminal	{ cell: "oAdv7511De~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14232" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/qFullAllmost"
	terminal	{ cell: "LUT__14266" port: "out" }
	terminal	{ cell: "wVideofull~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14283" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14222" port: "in[2]" }
	terminal	{ cell: "LUT__14234" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14230" port: "in[0]" }
	terminal	{ cell: "LUT__14241" port: "in[2]" }
	terminal	{ cell: "LUT__14260" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14224" port: "in[0]" }
	terminal	{ cell: "LUT__14237" port: "in[1]" }
	terminal	{ cell: "LUT__14249" port: "in[0]" }
	terminal	{ cell: "LUT__14260" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14228" port: "in[1]" }
	terminal	{ cell: "LUT__14237" port: "in[2]" }
	terminal	{ cell: "LUT__14249" port: "in[2]" }
	terminal	{ cell: "LUT__14256" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14229" port: "in[0]" }
	terminal	{ cell: "LUT__14247" port: "in[1]" }
	terminal	{ cell: "LUT__14255" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14227" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14224" port: "in[2]" }
	terminal	{ cell: "LUT__14239" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14229" port: "in[2]" }
	terminal	{ cell: "LUT__14238" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14223" port: "in[0]" }
	terminal	{ cell: "LUT__14253" port: "in[0]" }
	terminal	{ cell: "LUT__14257" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14226" port: "in[0]" }
	terminal	{ cell: "LUT__14242" port: "in[1]" }
	terminal	{ cell: "LUT__14248" port: "in[0]" }
	terminal	{ cell: "LUT__14257" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14230" port: "in[2]" }
	terminal	{ cell: "LUT__14242" port: "in[2]" }
	terminal	{ cell: "LUT__14248" port: "in[2]" }
	terminal	{ cell: "LUT__14264" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14284" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14281" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n478"
	terminal	{ cell: "LUT__14267" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n483"
	terminal	{ cell: "LUT__14268" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n488"
	terminal	{ cell: "LUT__14269" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n493"
	terminal	{ cell: "LUT__14271" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n498"
	terminal	{ cell: "LUT__14272" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n503"
	terminal	{ cell: "LUT__14273" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n508"
	terminal	{ cell: "LUT__14274" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n513"
	terminal	{ cell: "LUT__14275" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n518"
	terminal	{ cell: "LUT__14276" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n523"
	terminal	{ cell: "LUT__14278" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n528"
	terminal	{ cell: "LUT__14279" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n533"
	terminal	{ cell: "LUT__14280" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14289" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14291" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14287" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14284" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14285" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14285" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14282" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14288" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14282" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14283" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14287" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14281" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14292" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14290" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14298" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14300" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14294" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14291" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14290" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14296" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14295" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14293" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14293" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14294" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14296" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14295" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14301" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14299" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14307" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14308" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14303" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14300" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14299" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14305" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14304" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14302" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14302" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14303" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14305" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14304" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14310" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14308" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14316" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14318" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14313" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14313" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14312" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14309" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14312" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14311" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14311" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14314" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14314" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14309" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14319" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14325" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14326" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14329" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14322" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14320" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14324" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14323" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14324" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14320" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14318" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14317" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14319" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14322" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14331" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14329" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14335" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14341" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14333" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14328" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14327" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14330" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14327" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14334" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14328" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14331" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14330" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14333" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14336" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14336" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14344" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14346" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14342" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14338" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14337" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14342" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14337" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14339" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14339" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14340" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14340" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14341" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14347" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14345" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14353" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14355" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14349" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14346" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14345" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14351" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14351" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14348" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14348" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14349" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14350" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14350" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14354" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14359" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14362" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14369" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14354" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14359" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14355" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14360" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14361" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14357" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14356" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14360" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14357" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14356" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14365" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14363" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14371" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14373" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14364" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14365" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14364" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14369" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14363" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14370" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14366" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14367" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14366" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14367" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14374" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14372" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14380" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14388" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14377" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14372" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14376" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14377" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14376" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14375" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14375" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14378" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14378" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14373" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14381" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14386" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14390" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14398" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14382" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14384" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14384" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14381" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14389" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14383" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14383" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14382" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14387" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14386" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14391" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14396" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14400" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14402" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14392" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14394" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14394" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14391" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14399" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14393" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14393" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14392" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14397" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14396" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14403" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14401" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14409" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__14413" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14403" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14407" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14405" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14405" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14404" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14408" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14404" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14402" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14407" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14401" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__14413" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__14410" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__14418" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__14416" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__14414" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__14414" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__14412" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__14411" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__14417" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__14411" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__14412" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__14416" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[12]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[12]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/add_15/i13" port: "I0" }
	terminal	{ cell: "LUT__14410" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__14419" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/equal_12/n23"
	terminal	{ cell: "LUT__14423" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[5]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "SR" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__14424" port: "out" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[1].mPulseGenerator/n50"
	terminal	{ cell: "LUT__14425" port: "out" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__14426" port: "out" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/n50"
	terminal	{ cell: "LUT__14427" port: "out" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__14428" port: "out" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/n50"
	terminal	{ cell: "LUT__14429" port: "out" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n1325"
	terminal	{ cell: "edb_top_inst/LUT__4380" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net5"
	terminal	{ cell: "edb_top_inst/LUT__4389" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[60]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4329" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4489" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/n1297"
	terminal	{ cell: "edb_top_inst/LUT__4390" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n1326"
	terminal	{ cell: "edb_top_inst/LUT__4391" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n1327"
	terminal	{ cell: "edb_top_inst/LUT__4392" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[62]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4326" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4493" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[0]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n1381"
	terminal	{ cell: "edb_top_inst/LUT__4395" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[42]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4392" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4550" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/n1898"
	terminal	{ cell: "edb_top_inst/LUT__4396" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[59]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4328" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4487" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/n1950"
	terminal	{ cell: "edb_top_inst/LUT__4398" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[0]"
	terminal	{ cell: "edb_top_inst/LUT__4404" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/addr_ct_en"
	terminal	{ cell: "edb_top_inst/LUT__4416" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[27]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[77]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4321" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4369" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4383" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/op_reg_en"
	terminal	{ cell: "edb_top_inst/LUT__4405" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__4416" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4737" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4738" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4739" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4740" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4741" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4742" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4746" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4747" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4748" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4749" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4750" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4751" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4752" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4753" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4754" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4755" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4756" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4757" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4758" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4759" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4760" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4761" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4762" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4763" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4764" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4765" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4766" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4767" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4768" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4769" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4770" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4771" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4772" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/n2174"
	terminal	{ cell: "edb_top_inst/LUT__4421" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net26"
	terminal	{ cell: "edb_top_inst/LUT__4423" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[0]"
	terminal	{ cell: "edb_top_inst/LUT__4424" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/word_ct_en"
	terminal	{ cell: "edb_top_inst/LUT__4425" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n2451"
	terminal	{ cell: "edb_top_inst/LUT__4436" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net14"
	terminal	{ cell: "edb_top_inst/LUT__4438" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[0]"
	terminal	{ cell: "edb_top_inst/LUT__4375" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4378" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4405" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4425" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/n2751"
	terminal	{ cell: "edb_top_inst/LUT__4440" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n3584"
	terminal	{ cell: "edb_top_inst/LUT__4442" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n4417"
	terminal	{ cell: "edb_top_inst/LUT__4445" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n5250"
	terminal	{ cell: "edb_top_inst/LUT__4447" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n6083"
	terminal	{ cell: "edb_top_inst/LUT__4448" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n6972"
	terminal	{ cell: "edb_top_inst/LUT__4449" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n6987"
	terminal	{ cell: "edb_top_inst/LUT__4451" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n7185"
	terminal	{ cell: "edb_top_inst/LUT__4453" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n7869"
	terminal	{ cell: "edb_top_inst/LUT__4454" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n7884"
	terminal	{ cell: "edb_top_inst/LUT__4455" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n8082"
	terminal	{ cell: "edb_top_inst/LUT__4456" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n8710"
	terminal	{ cell: "edb_top_inst/LUT__4458" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n9543"
	terminal	{ cell: "edb_top_inst/LUT__4459" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n10376"
	terminal	{ cell: "edb_top_inst/LUT__4460" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "la0_probe10"
	terminal	{ cell: "LUT__14430" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n11209"
	terminal	{ cell: "edb_top_inst/LUT__4461" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n12042"
	terminal	{ cell: "edb_top_inst/LUT__4463" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n12875"
	terminal	{ cell: "edb_top_inst/LUT__4464" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n13708"
	terminal	{ cell: "edb_top_inst/LUT__4465" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n14541"
	terminal	{ cell: "edb_top_inst/LUT__4466" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n16207"
	terminal	{ cell: "edb_top_inst/LUT__4468" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n17040"
	terminal	{ cell: "edb_top_inst/LUT__4469" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n17887"
	terminal	{ cell: "edb_top_inst/LUT__4470" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n17902"
	terminal	{ cell: "edb_top_inst/LUT__4471" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n18100"
	terminal	{ cell: "edb_top_inst/LUT__4472" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[64]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4327" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4387" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4393" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4396" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4397" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4452" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4497" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/regsel_ld_en"
	terminal	{ cell: "edb_top_inst/LUT__4473" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[43]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4552" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[61]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4329" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4491" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[63]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4326" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4397" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4495" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[1]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[2]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[3]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[4]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[5]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[6]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[7]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[8]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[9]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[10]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[11]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[12]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[13]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[14]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[15]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[16]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[17]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[18]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[19]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[20]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[21]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[22]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[23]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[24]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[25]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[26]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[27]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[28]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[29]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4424" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[30]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4527" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[31]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4529" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[32]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4531" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[33]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4532" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[34]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4534" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[35]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4536" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[36]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4538" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[37]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4540" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[38]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4542" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[39]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4544" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[40]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4380" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4546" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[41]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4391" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4548" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[44]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4554" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[45]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4404" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[46]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4474" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[47]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4475" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[48]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4476" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[49]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4477" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[50]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4331" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4478" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[51]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4331" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4479" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[52]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4334" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4480" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[53]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4334" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4481" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[54]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4333" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4482" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[55]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4333" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4483" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[56]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4332" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4484" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[57]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4327" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4485" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[58]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4328" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4486" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[1]"
	terminal	{ cell: "edb_top_inst/LUT__4474" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[2]"
	terminal	{ cell: "edb_top_inst/LUT__4475" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[3]"
	terminal	{ cell: "edb_top_inst/LUT__4476" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[4]"
	terminal	{ cell: "edb_top_inst/LUT__4477" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[5]"
	terminal	{ cell: "edb_top_inst/LUT__4478" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[6]"
	terminal	{ cell: "edb_top_inst/LUT__4479" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[7]"
	terminal	{ cell: "edb_top_inst/LUT__4480" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[8]"
	terminal	{ cell: "edb_top_inst/LUT__4481" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[9]"
	terminal	{ cell: "edb_top_inst/LUT__4482" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[10]"
	terminal	{ cell: "edb_top_inst/LUT__4483" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[11]"
	terminal	{ cell: "edb_top_inst/LUT__4484" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[12]"
	terminal	{ cell: "edb_top_inst/LUT__4485" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[13]"
	terminal	{ cell: "edb_top_inst/LUT__4486" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[14]"
	terminal	{ cell: "edb_top_inst/LUT__4487" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[15]"
	terminal	{ cell: "edb_top_inst/LUT__4489" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[16]"
	terminal	{ cell: "edb_top_inst/LUT__4491" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[17]"
	terminal	{ cell: "edb_top_inst/LUT__4493" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[18]"
	terminal	{ cell: "edb_top_inst/LUT__4495" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[19]"
	terminal	{ cell: "edb_top_inst/LUT__4497" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[20]"
	terminal	{ cell: "edb_top_inst/LUT__4499" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[21]"
	terminal	{ cell: "edb_top_inst/LUT__4501" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[22]"
	terminal	{ cell: "edb_top_inst/LUT__4503" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[23]"
	terminal	{ cell: "edb_top_inst/LUT__4505" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[24]"
	terminal	{ cell: "edb_top_inst/LUT__4507" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[25]"
	terminal	{ cell: "edb_top_inst/LUT__4509" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[26]"
	terminal	{ cell: "edb_top_inst/LUT__4511" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[27]"
	terminal	{ cell: "edb_top_inst/LUT__4513" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[27]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[78]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4321" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4369" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4383" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[79]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4322" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4369" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4382" port: "in[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[80]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4322" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4369" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4383" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/n2173"
	terminal	{ cell: "edb_top_inst/LUT__4522" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2172"
	terminal	{ cell: "edb_top_inst/LUT__4523" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2171"
	terminal	{ cell: "edb_top_inst/LUT__4524" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2170"
	terminal	{ cell: "edb_top_inst/LUT__4525" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2169"
	terminal	{ cell: "edb_top_inst/LUT__4526" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[1]"
	terminal	{ cell: "edb_top_inst/LUT__4527" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[2]"
	terminal	{ cell: "edb_top_inst/LUT__4529" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[3]"
	terminal	{ cell: "edb_top_inst/LUT__4531" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[4]"
	terminal	{ cell: "edb_top_inst/LUT__4532" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[5]"
	terminal	{ cell: "edb_top_inst/LUT__4534" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[6]"
	terminal	{ cell: "edb_top_inst/LUT__4536" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[7]"
	terminal	{ cell: "edb_top_inst/LUT__4538" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[8]"
	terminal	{ cell: "edb_top_inst/LUT__4540" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[9]"
	terminal	{ cell: "edb_top_inst/LUT__4542" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[10]"
	terminal	{ cell: "edb_top_inst/LUT__4544" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[11]"
	terminal	{ cell: "edb_top_inst/LUT__4546" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[12]"
	terminal	{ cell: "edb_top_inst/LUT__4548" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[13]"
	terminal	{ cell: "edb_top_inst/LUT__4550" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[14]"
	terminal	{ cell: "edb_top_inst/LUT__4552" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[15]"
	terminal	{ cell: "edb_top_inst/LUT__4554" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2450"
	terminal	{ cell: "edb_top_inst/LUT__4558" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2449"
	terminal	{ cell: "edb_top_inst/LUT__4563" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2448"
	terminal	{ cell: "edb_top_inst/LUT__4571" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2447"
	terminal	{ cell: "edb_top_inst/LUT__4575" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2446"
	terminal	{ cell: "edb_top_inst/LUT__4578" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2445"
	terminal	{ cell: "edb_top_inst/LUT__4581" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2444"
	terminal	{ cell: "edb_top_inst/LUT__4584" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2443"
	terminal	{ cell: "edb_top_inst/LUT__4587" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2442"
	terminal	{ cell: "edb_top_inst/LUT__4590" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2441"
	terminal	{ cell: "edb_top_inst/LUT__4593" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2440"
	terminal	{ cell: "edb_top_inst/LUT__4596" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2439"
	terminal	{ cell: "edb_top_inst/LUT__4599" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2438"
	terminal	{ cell: "edb_top_inst/LUT__4602" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2437"
	terminal	{ cell: "edb_top_inst/LUT__4605" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2436"
	terminal	{ cell: "edb_top_inst/LUT__4608" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2435"
	terminal	{ cell: "edb_top_inst/LUT__4611" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2434"
	terminal	{ cell: "edb_top_inst/LUT__4614" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2433"
	terminal	{ cell: "edb_top_inst/LUT__4617" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2432"
	terminal	{ cell: "edb_top_inst/LUT__4621" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2431"
	terminal	{ cell: "edb_top_inst/LUT__4624" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2430"
	terminal	{ cell: "edb_top_inst/LUT__4627" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2429"
	terminal	{ cell: "edb_top_inst/LUT__4630" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2428"
	terminal	{ cell: "edb_top_inst/LUT__4633" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2427"
	terminal	{ cell: "edb_top_inst/LUT__4636" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2426"
	terminal	{ cell: "edb_top_inst/LUT__4639" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2425"
	terminal	{ cell: "edb_top_inst/LUT__4642" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2424"
	terminal	{ cell: "edb_top_inst/LUT__4645" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2423"
	terminal	{ cell: "edb_top_inst/LUT__4648" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2422"
	terminal	{ cell: "edb_top_inst/LUT__4651" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2421"
	terminal	{ cell: "edb_top_inst/LUT__4654" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2420"
	terminal	{ cell: "edb_top_inst/LUT__4657" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2419"
	terminal	{ cell: "edb_top_inst/LUT__4660" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2418"
	terminal	{ cell: "edb_top_inst/LUT__4663" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2417"
	terminal	{ cell: "edb_top_inst/LUT__4666" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2416"
	terminal	{ cell: "edb_top_inst/LUT__4669" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2415"
	terminal	{ cell: "edb_top_inst/LUT__4671" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2414"
	terminal	{ cell: "edb_top_inst/LUT__4674" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2413"
	terminal	{ cell: "edb_top_inst/LUT__4676" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2412"
	terminal	{ cell: "edb_top_inst/LUT__4678" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2411"
	terminal	{ cell: "edb_top_inst/LUT__4680" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2410"
	terminal	{ cell: "edb_top_inst/LUT__4682" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2409"
	terminal	{ cell: "edb_top_inst/LUT__4685" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2408"
	terminal	{ cell: "edb_top_inst/LUT__4687" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2407"
	terminal	{ cell: "edb_top_inst/LUT__4690" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2406"
	terminal	{ cell: "edb_top_inst/LUT__4692" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2405"
	terminal	{ cell: "edb_top_inst/LUT__4695" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2404"
	terminal	{ cell: "edb_top_inst/LUT__4697" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2403"
	terminal	{ cell: "edb_top_inst/LUT__4699" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2402"
	terminal	{ cell: "edb_top_inst/LUT__4701" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2401"
	terminal	{ cell: "edb_top_inst/LUT__4703" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2400"
	terminal	{ cell: "edb_top_inst/LUT__4704" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2399"
	terminal	{ cell: "edb_top_inst/LUT__4706" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2398"
	terminal	{ cell: "edb_top_inst/LUT__4708" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2397"
	terminal	{ cell: "edb_top_inst/LUT__4710" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2396"
	terminal	{ cell: "edb_top_inst/LUT__4712" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2395"
	terminal	{ cell: "edb_top_inst/LUT__4714" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2394"
	terminal	{ cell: "edb_top_inst/LUT__4716" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2393"
	terminal	{ cell: "edb_top_inst/LUT__4717" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2392"
	terminal	{ cell: "edb_top_inst/LUT__4718" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2391"
	terminal	{ cell: "edb_top_inst/LUT__4720" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2390"
	terminal	{ cell: "edb_top_inst/LUT__4722" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2389"
	terminal	{ cell: "edb_top_inst/LUT__4724" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2388"
	terminal	{ cell: "edb_top_inst/LUT__4725" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[1]"
	terminal	{ cell: "edb_top_inst/LUT__4730" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[2]"
	terminal	{ cell: "edb_top_inst/LUT__4734" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[3]"
	terminal	{ cell: "edb_top_inst/LUT__4736" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n150"
	terminal	{ cell: "edb_top_inst/LUT__4737" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net221"
	terminal	{ cell: "edb_top_inst/LUT__4738" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n149"
	terminal	{ cell: "edb_top_inst/LUT__4739" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n148"
	terminal	{ cell: "edb_top_inst/LUT__4740" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n147"
	terminal	{ cell: "edb_top_inst/LUT__4741" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n146"
	terminal	{ cell: "edb_top_inst/LUT__4742" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n145"
	terminal	{ cell: "edb_top_inst/LUT__4746" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n144"
	terminal	{ cell: "edb_top_inst/LUT__4747" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n143"
	terminal	{ cell: "edb_top_inst/LUT__4748" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n142"
	terminal	{ cell: "edb_top_inst/LUT__4749" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n141"
	terminal	{ cell: "edb_top_inst/LUT__4750" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n140"
	terminal	{ cell: "edb_top_inst/LUT__4751" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n139"
	terminal	{ cell: "edb_top_inst/LUT__4752" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n138"
	terminal	{ cell: "edb_top_inst/LUT__4753" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n137"
	terminal	{ cell: "edb_top_inst/LUT__4754" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n136"
	terminal	{ cell: "edb_top_inst/LUT__4755" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n135"
	terminal	{ cell: "edb_top_inst/LUT__4756" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n134"
	terminal	{ cell: "edb_top_inst/LUT__4757" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n133"
	terminal	{ cell: "edb_top_inst/LUT__4758" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n132"
	terminal	{ cell: "edb_top_inst/LUT__4759" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n131"
	terminal	{ cell: "edb_top_inst/LUT__4760" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n130"
	terminal	{ cell: "edb_top_inst/LUT__4761" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n129"
	terminal	{ cell: "edb_top_inst/LUT__4762" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n128"
	terminal	{ cell: "edb_top_inst/LUT__4763" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n127"
	terminal	{ cell: "edb_top_inst/LUT__4764" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n126"
	terminal	{ cell: "edb_top_inst/LUT__4765" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n125"
	terminal	{ cell: "edb_top_inst/LUT__4766" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n124"
	terminal	{ cell: "edb_top_inst/LUT__4767" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n123"
	terminal	{ cell: "edb_top_inst/LUT__4768" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n122"
	terminal	{ cell: "edb_top_inst/LUT__4769" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n121"
	terminal	{ cell: "edb_top_inst/LUT__4770" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n120"
	terminal	{ cell: "edb_top_inst/LUT__4771" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n119"
	terminal	{ cell: "edb_top_inst/LUT__4772" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4773" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4774" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4775" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4776" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4776" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4780" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4781" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4782" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4783" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4784" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4784" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4788" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4789" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4790" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4791" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4792" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4792" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4796" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4797" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4798" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4799" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4800" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4800" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4804" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4805" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4806" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4807" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4808" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4808" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4812" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n40"
	terminal	{ cell: "edb_top_inst/LUT__4813" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4814" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n41"
	terminal	{ cell: "edb_top_inst/LUT__4821" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/equal_9/n15"
	terminal	{ cell: "edb_top_inst/LUT__4826" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n50"
	terminal	{ cell: "edb_top_inst/LUT__4835" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n39"
	terminal	{ cell: "edb_top_inst/LUT__4836" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n38"
	terminal	{ cell: "edb_top_inst/LUT__4837" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n37"
	terminal	{ cell: "edb_top_inst/LUT__4838" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n36"
	terminal	{ cell: "edb_top_inst/LUT__4839" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n35"
	terminal	{ cell: "edb_top_inst/LUT__4840" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n34"
	terminal	{ cell: "edb_top_inst/LUT__4841" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n33"
	terminal	{ cell: "edb_top_inst/LUT__4842" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n21"
	terminal	{ cell: "edb_top_inst/LUT__4843" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n20"
	terminal	{ cell: "edb_top_inst/LUT__4844" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n19"
	terminal	{ cell: "edb_top_inst/LUT__4845" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4846" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__4847" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__4848" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__4849" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n40"
	terminal	{ cell: "edb_top_inst/LUT__4850" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4851" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n41"
	terminal	{ cell: "edb_top_inst/LUT__4858" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/equal_9/n15"
	terminal	{ cell: "edb_top_inst/LUT__4862" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n50"
	terminal	{ cell: "edb_top_inst/LUT__4871" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n39"
	terminal	{ cell: "edb_top_inst/LUT__4872" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n38"
	terminal	{ cell: "edb_top_inst/LUT__4873" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n37"
	terminal	{ cell: "edb_top_inst/LUT__4874" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n36"
	terminal	{ cell: "edb_top_inst/LUT__4875" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n35"
	terminal	{ cell: "edb_top_inst/LUT__4876" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n34"
	terminal	{ cell: "edb_top_inst/LUT__4877" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n33"
	terminal	{ cell: "edb_top_inst/LUT__4878" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n21"
	terminal	{ cell: "edb_top_inst/LUT__4879" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n20"
	terminal	{ cell: "edb_top_inst/LUT__4880" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n19"
	terminal	{ cell: "edb_top_inst/LUT__4881" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4882" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__4883" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__4884" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__4885" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4886" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4887" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4888" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4889" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4889" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4893" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4894" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4895" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4896" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4897" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4897" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4901" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4902" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4903" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4904" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4905" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4905" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4909" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4910" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4911" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4912" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4913" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4913" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4917" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4918" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4919" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4920" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4921" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4921" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4925" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4926" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4927" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4928" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4929" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4929" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4933" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4934" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4935" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4936" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4937" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4937" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4941" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4942" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4943" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4944" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4945" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4945" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4949" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n15374"
	terminal	{ cell: "edb_top_inst/LUT__4950" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4951" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4952" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4953" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4954" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4954" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4958" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4959" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4960" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4961" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4962" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4962" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4966" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__4967" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__4968" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__4969" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4970" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__4970" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__4974" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__4975" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/n10"
	terminal	{ cell: "edb_top_inst/LUT__4976" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__4977" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/equal_9/n3"
	terminal	{ cell: "edb_top_inst/LUT__4978" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/n26"
	terminal	{ cell: "edb_top_inst/LUT__4983" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__4984" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/n9"
	terminal	{ cell: "edb_top_inst/LUT__4985" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/trigger_tu/n131"
	terminal	{ cell: "edb_top_inst/LUT__5012" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_state[0]"
	terminal	{ cell: "edb_top_inst/LUT__5154" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_p1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n374"
	terminal	{ cell: "edb_top_inst/LUT__5155" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__5182" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n1303"
	terminal	{ cell: "edb_top_inst/LUT__5156" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_fsm_state[0]"
	terminal	{ cell: "edb_top_inst/LUT__5157" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net351"
	terminal	{ cell: "edb_top_inst/LUT__5158" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n1288"
	terminal	{ cell: "edb_top_inst/LUT__5164" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n25424"
	terminal	{ cell: "edb_top_inst/LUT__5165" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "SR" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_state[2]"
	terminal	{ cell: "edb_top_inst/LUT__5172" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_state[1]"
	terminal	{ cell: "edb_top_inst/LUT__5181" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net348"
	terminal	{ cell: "edb_top_inst/LUT__5182" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[13]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[14]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[15]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[16]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[17]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[18]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[19]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[20]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[21]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[22]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[23]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[24]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[25]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[26]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[27]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[28]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[29]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[30]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[31]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[32]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[33]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[34]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_fsm_state[1]"
	terminal	{ cell: "edb_top_inst/LUT__5183" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/is_last_data"
	terminal	{ cell: "edb_top_inst/LUT__5188" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5190" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_rstn"
	terminal	{ cell: "edb_top_inst/LUT__5189" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/LUT__5190" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5191" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n2043"
	terminal	{ cell: "edb_top_inst/LUT__5185" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__5187" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n914"
	terminal	{ cell: "edb_top_inst/LUT__5190" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[13]~FF" port: "SR" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_push"
	terminal	{ cell: "edb_top_inst/LUT__5186" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__5187" port: "in[1]" }
 }
net {
	name: "edb_top_inst/ceg_net355"
	terminal	{ cell: "edb_top_inst/LUT__5191" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[13]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/n1019"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1017"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1015"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1013"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1011"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1009"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1007"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1005"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1003"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1001"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n999"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n998"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n662"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n996"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n994"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n992"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n990"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n988"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n986"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n984"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n981"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n978"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n976"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n974"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n664"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n971"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n969"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n967"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n965"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n963"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n961"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n959"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n957"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n955"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n953"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n951"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n877"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n900"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n898"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n896"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n894"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n892"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n890"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n888"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n886"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n884"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n882"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n880"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n879"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[0]"
	terminal	{ cell: "edb_top_inst/LUT__5208" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[1]"
	terminal	{ cell: "edb_top_inst/LUT__5211" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[2]"
	terminal	{ cell: "edb_top_inst/LUT__5215" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[3]"
	terminal	{ cell: "edb_top_inst/LUT__5219" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[4]"
	terminal	{ cell: "edb_top_inst/LUT__5225" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[5]"
	terminal	{ cell: "edb_top_inst/LUT__5230" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[6]"
	terminal	{ cell: "edb_top_inst/LUT__5235" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[7]"
	terminal	{ cell: "edb_top_inst/LUT__5240" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[8]"
	terminal	{ cell: "edb_top_inst/LUT__5245" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[9]"
	terminal	{ cell: "edb_top_inst/LUT__5251" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[10]"
	terminal	{ cell: "edb_top_inst/LUT__5257" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[11]"
	terminal	{ cell: "edb_top_inst/LUT__5262" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[12]"
	terminal	{ cell: "edb_top_inst/LUT__5267" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[0]"
	terminal	{ cell: "edb_top_inst/LUT__5268" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[1]"
	terminal	{ cell: "edb_top_inst/LUT__5269" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[2]"
	terminal	{ cell: "edb_top_inst/LUT__5270" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[3]"
	terminal	{ cell: "edb_top_inst/LUT__5271" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[4]"
	terminal	{ cell: "edb_top_inst/LUT__5272" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[5]"
	terminal	{ cell: "edb_top_inst/LUT__5273" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[6]"
	terminal	{ cell: "edb_top_inst/LUT__5274" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[7]"
	terminal	{ cell: "edb_top_inst/LUT__5275" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[8]"
	terminal	{ cell: "edb_top_inst/LUT__5276" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[9]"
	terminal	{ cell: "edb_top_inst/LUT__5277" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[10]"
	terminal	{ cell: "edb_top_inst/LUT__5278" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[11]"
	terminal	{ cell: "edb_top_inst/LUT__5279" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[12]"
	terminal	{ cell: "edb_top_inst/LUT__5280" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n878"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n923"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n921"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n919"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n917"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n915"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n913"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n911"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n909"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n907"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n905"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n903"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n902"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[65]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4332" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4387" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4393" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4396" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4397" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4452" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4499" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[66]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4386" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4397" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4501" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4316" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[67]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4318" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4382" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4503" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[68]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4318" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4382" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4505" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[69]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4319" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4382" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4507" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[70]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4319" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4388" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4394" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4439" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4441" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4443" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4450" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4509" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[71]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4317" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4388" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4394" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4439" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4441" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4443" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4450" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4511" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[72]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4317" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4388" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4394" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4439" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4441" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4443" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4450" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4513" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[73]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4381" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4446" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4457" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4462" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4467" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4316" port: "in[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[74]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4323" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4381" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4446" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4457" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4462" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4467" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[75]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4324" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4381" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4446" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4457" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4462" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4467" port: "in[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[76]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4324" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4381" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4446" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4457" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__4462" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4467" port: "in[2]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/n266"
	terminal	{ cell: "edb_top_inst/LUT__5282" port: "out" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/n95"
	terminal	{ cell: "edb_top_inst/LUT__5283" port: "out" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[81]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4323" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__4362" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4370" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5282" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n881"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i14" port: "CI" }
 }
net {
	name: "edb_top_inst/n883"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n885"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n887"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n889"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n891"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n893"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n895"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n897"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n899"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n901"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n904"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i14" port: "CI" }
 }
net {
	name: "edb_top_inst/n906"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n908"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n910"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n912"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n914"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n916"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n918"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n920"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n922"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n924"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n954"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n956"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n958"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n960"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n962"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n964"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n966"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n968"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n970"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n972"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n977"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n979"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n982"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n985"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n987"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n989"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n991"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n993"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n995"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n997"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1000"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n1002"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1004"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1006"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1008"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1010"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1012"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1014"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1016"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1018"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1020"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n1023"
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1025"
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1027"
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1038"
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i28" port: "CI" }
 }
net {
	name: "edb_top_inst/n1040"
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "CI" }
 }
net {
	name: "edb_top_inst/n1042"
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "CI" }
 }
net {
	name: "edb_top_inst/n1044"
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "CI" }
 }
net {
	name: "edb_top_inst/n1046"
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "CI" }
 }
net {
	name: "edb_top_inst/n1048"
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "CI" }
 }
net {
	name: "edb_top_inst/n1050"
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "CI" }
 }
net {
	name: "edb_top_inst/n1052"
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "CI" }
 }
net {
	name: "edb_top_inst/n1054"
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "CI" }
 }
net {
	name: "edb_top_inst/n1056"
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "CI" }
 }
net {
	name: "edb_top_inst/n1058"
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "CI" }
 }
net {
	name: "edb_top_inst/n1060"
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "CI" }
 }
net {
	name: "edb_top_inst/n1062"
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "CI" }
 }
net {
	name: "edb_top_inst/n1064"
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "CI" }
 }
net {
	name: "edb_top_inst/n1066"
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "CI" }
 }
net {
	name: "edb_top_inst/n1068"
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n1070"
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1072"
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1074"
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1076"
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1078"
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1080"
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1082"
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1084"
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1086"
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1088"
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n1099"
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n1101"
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1103"
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1105"
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1107"
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1109"
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1111"
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1116"
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1118"
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1120"
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1203"
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n750"
	terminal	{ cell: "edb_top_inst/LUT__5192" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[0]"
	terminal	{ cell: "edb_top_inst/LUT__5193" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[10]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[1]"
	terminal	{ cell: "edb_top_inst/LUT__5194" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[11]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[2]"
	terminal	{ cell: "edb_top_inst/LUT__5195" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[12]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[3]"
	terminal	{ cell: "edb_top_inst/LUT__5196" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[8]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[4]"
	terminal	{ cell: "edb_top_inst/LUT__5197" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[9]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[5]"
	terminal	{ cell: "edb_top_inst/LUT__5198" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[6]"
	terminal	{ cell: "edb_top_inst/LUT__5199" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[7]"
	terminal	{ cell: "edb_top_inst/LUT__5200" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[8]"
	terminal	{ cell: "edb_top_inst/LUT__5201" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[3]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[9]"
	terminal	{ cell: "edb_top_inst/LUT__5202" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[4]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[10]"
	terminal	{ cell: "edb_top_inst/LUT__5203" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[5]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[11]"
	terminal	{ cell: "edb_top_inst/LUT__5204" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[6]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[12]"
	terminal	{ cell: "edb_top_inst/LUT__5205" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[7]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[32]"
	terminal	{ cell: "edb_top_inst/LUT__5289" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[33]"
	terminal	{ cell: "edb_top_inst/LUT__5293" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]"
	terminal	{ cell: "edb_top_inst/LUT__5294" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]"
	terminal	{ cell: "edb_top_inst/LUT__5295" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[30]"
	terminal	{ cell: "edb_top_inst/LUT__5296" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]"
	terminal	{ cell: "edb_top_inst/LUT__5297" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]"
	terminal	{ cell: "edb_top_inst/LUT__5298" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]"
	terminal	{ cell: "edb_top_inst/LUT__5299" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]"
	terminal	{ cell: "edb_top_inst/LUT__5300" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]"
	terminal	{ cell: "edb_top_inst/LUT__5301" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]"
	terminal	{ cell: "edb_top_inst/LUT__5302" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]"
	terminal	{ cell: "edb_top_inst/LUT__5303" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[22]"
	terminal	{ cell: "edb_top_inst/LUT__5304" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[21]"
	terminal	{ cell: "edb_top_inst/LUT__5305" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[20]"
	terminal	{ cell: "edb_top_inst/LUT__5306" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[19]"
	terminal	{ cell: "edb_top_inst/LUT__5307" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]"
	terminal	{ cell: "edb_top_inst/LUT__5308" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]"
	terminal	{ cell: "edb_top_inst/LUT__5309" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]"
	terminal	{ cell: "edb_top_inst/LUT__5310" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]"
	terminal	{ cell: "edb_top_inst/LUT__5311" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]"
	terminal	{ cell: "edb_top_inst/LUT__5312" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]"
	terminal	{ cell: "edb_top_inst/LUT__5313" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]"
	terminal	{ cell: "edb_top_inst/LUT__5314" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]"
	terminal	{ cell: "edb_top_inst/LUT__5315" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]"
	terminal	{ cell: "edb_top_inst/LUT__5316" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]"
	terminal	{ cell: "edb_top_inst/LUT__5317" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]"
	terminal	{ cell: "edb_top_inst/LUT__5318" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]"
	terminal	{ cell: "edb_top_inst/LUT__5319" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]"
	terminal	{ cell: "edb_top_inst/LUT__5320" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]"
	terminal	{ cell: "edb_top_inst/LUT__5321" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[15]"
	terminal	{ cell: "edb_top_inst/LUT__5322" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[16]"
	terminal	{ cell: "edb_top_inst/LUT__5323" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]"
	terminal	{ cell: "edb_top_inst/LUT__5324" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[17]"
	terminal	{ cell: "edb_top_inst/LUT__5325" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/n3115"
	terminal	{ cell: "edb_top_inst/LUT__4316" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__4320" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n59"
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4404" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1087"
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4474" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1085"
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4475" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1083"
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4476" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1081"
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4477" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1079"
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4478" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1077"
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4479" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1075"
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4480" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1073"
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4481" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1071"
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4482" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1069"
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4483" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1067"
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4484" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1065"
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4485" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1063"
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4486" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1061"
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4487" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1059"
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4488" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1057"
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4490" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1202"
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4490" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1055"
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4492" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1119"
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4492" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1053"
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4494" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1117"
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4494" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1051"
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4496" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1115"
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4496" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1049"
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4498" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1110"
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4498" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1047"
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4500" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1108"
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4500" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1045"
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4502" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1106"
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4502" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1043"
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4504" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1104"
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4504" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1041"
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4506" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1102"
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4506" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1039"
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4508" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1100"
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4508" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1037"
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4510" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1098"
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4510" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1035"
	terminal	{ cell: "edb_top_inst/la0/add_91/i28" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4512" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1096"
	terminal	{ cell: "edb_top_inst/la0/add_90/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4512" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n61"
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4522" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1026"
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4523" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1024"
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4524" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1022"
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4525" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1021"
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__4526" port: "in[0]" }
 }
net {
	name: "n9781"
	terminal	{ cell: "LUT__14420" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__14421" port: "in[0]" }
 }
net {
	name: "n9980"
	terminal	{ cell: "LUT__14203" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I0" }
	terminal	{ cell: "LUT__14204" port: "in[1]" }
 }
net {
	name: "n10054"
	terminal	{ cell: "LUT__13846" port: "out" }
	terminal	{ cell: "LUT__13847" port: "in[0]" }
 }
net {
	name: "n10055"
	terminal	{ cell: "LUT__13849" port: "out" }
	terminal	{ cell: "LUT__13853" port: "in[0]" }
 }
net {
	name: "n10056"
	terminal	{ cell: "LUT__13850" port: "out" }
	terminal	{ cell: "LUT__13853" port: "in[1]" }
 }
net {
	name: "n10057"
	terminal	{ cell: "LUT__13851" port: "out" }
	terminal	{ cell: "LUT__13853" port: "in[2]" }
 }
net {
	name: "n10058"
	terminal	{ cell: "LUT__13852" port: "out" }
	terminal	{ cell: "LUT__13853" port: "in[3]" }
 }
net {
	name: "n10059"
	terminal	{ cell: "LUT__13853" port: "out" }
	terminal	{ cell: "LUT__13855" port: "in[2]" }
 }
net {
	name: "n10060"
	terminal	{ cell: "LUT__13854" port: "out" }
	terminal	{ cell: "LUT__13855" port: "in[3]" }
 }
net {
	name: "n10061"
	terminal	{ cell: "LUT__13856" port: "out" }
	terminal	{ cell: "LUT__13858" port: "in[0]" }
	terminal	{ cell: "LUT__13863" port: "in[0]" }
	terminal	{ cell: "LUT__13865" port: "in[1]" }
	terminal	{ cell: "LUT__13874" port: "in[0]" }
 }
net {
	name: "n10062"
	terminal	{ cell: "LUT__13857" port: "out" }
	terminal	{ cell: "LUT__13858" port: "in[1]" }
	terminal	{ cell: "LUT__13875" port: "in[1]" }
 }
net {
	name: "n10063"
	terminal	{ cell: "LUT__13858" port: "out" }
	terminal	{ cell: "LUT__13861" port: "in[1]" }
	terminal	{ cell: "LUT__13862" port: "in[2]" }
	terminal	{ cell: "LUT__13938" port: "in[0]" }
 }
net {
	name: "n10064"
	terminal	{ cell: "LUT__13859" port: "out" }
	terminal	{ cell: "LUT__13862" port: "in[0]" }
	terminal	{ cell: "LUT__13880" port: "in[1]" }
 }
net {
	name: "n10065"
	terminal	{ cell: "LUT__13860" port: "out" }
	terminal	{ cell: "LUT__13861" port: "in[0]" }
	terminal	{ cell: "LUT__13887" port: "in[1]" }
	terminal	{ cell: "LUT__13889" port: "in[3]" }
 }
net {
	name: "n10066"
	terminal	{ cell: "LUT__13861" port: "out" }
	terminal	{ cell: "LUT__13862" port: "in[3]" }
 }
net {
	name: "n10067"
	terminal	{ cell: "LUT__13862" port: "out" }
	terminal	{ cell: "LUT__13888" port: "in[2]" }
 }
net {
	name: "n10068"
	terminal	{ cell: "LUT__13863" port: "out" }
	terminal	{ cell: "LUT__13866" port: "in[3]" }
	terminal	{ cell: "LUT__13883" port: "in[2]" }
	terminal	{ cell: "LUT__13937" port: "in[0]" }
 }
net {
	name: "n10069"
	terminal	{ cell: "LUT__13864" port: "out" }
	terminal	{ cell: "LUT__13865" port: "in[0]" }
	terminal	{ cell: "LUT__13879" port: "in[0]" }
	terminal	{ cell: "LUT__13889" port: "in[0]" }
 }
net {
	name: "n10070"
	terminal	{ cell: "LUT__13865" port: "out" }
	terminal	{ cell: "LUT__13866" port: "in[0]" }
 }
net {
	name: "n10071"
	terminal	{ cell: "LUT__13866" port: "out" }
	terminal	{ cell: "LUT__13873" port: "in[1]" }
 }
net {
	name: "n10072"
	terminal	{ cell: "LUT__13867" port: "out" }
	terminal	{ cell: "LUT__13869" port: "in[1]" }
	terminal	{ cell: "LUT__13891" port: "in[3]" }
 }
net {
	name: "n10073"
	terminal	{ cell: "LUT__13868" port: "out" }
	terminal	{ cell: "LUT__13869" port: "in[0]" }
 }
net {
	name: "n10074"
	terminal	{ cell: "LUT__13869" port: "out" }
	terminal	{ cell: "LUT__13873" port: "in[0]" }
 }
net {
	name: "n10075"
	terminal	{ cell: "LUT__13870" port: "out" }
	terminal	{ cell: "LUT__13872" port: "in[3]" }
	terminal	{ cell: "LUT__13890" port: "in[3]" }
 }
net {
	name: "n10076"
	terminal	{ cell: "LUT__13871" port: "out" }
	terminal	{ cell: "LUT__13872" port: "in[0]" }
	terminal	{ cell: "LUT__13890" port: "in[2]" }
 }
net {
	name: "n10077"
	terminal	{ cell: "LUT__13872" port: "out" }
	terminal	{ cell: "LUT__13873" port: "in[2]" }
 }
net {
	name: "n10078"
	terminal	{ cell: "LUT__13873" port: "out" }
	terminal	{ cell: "LUT__13888" port: "in[3]" }
 }
net {
	name: "n10079"
	terminal	{ cell: "LUT__13874" port: "out" }
	terminal	{ cell: "LUT__13875" port: "in[0]" }
	terminal	{ cell: "LUT__13879" port: "in[1]" }
	terminal	{ cell: "LUT__13935" port: "in[0]" }
	terminal	{ cell: "LUT__13936" port: "in[0]" }
 }
net {
	name: "n10080"
	terminal	{ cell: "LUT__13875" port: "out" }
	terminal	{ cell: "LUT__13880" port: "in[0]" }
	terminal	{ cell: "LUT__13887" port: "in[0]" }
	terminal	{ cell: "LUT__13939" port: "in[0]" }
	terminal	{ cell: "LUT__13940" port: "in[0]" }
 }
net {
	name: "n10081"
	terminal	{ cell: "LUT__13876" port: "out" }
	terminal	{ cell: "LUT__13878" port: "in[1]" }
 }
net {
	name: "n10082"
	terminal	{ cell: "LUT__13877" port: "out" }
	terminal	{ cell: "LUT__13878" port: "in[2]" }
	terminal	{ cell: "LUT__13885" port: "in[0]" }
	terminal	{ cell: "LUT__13932" port: "in[0]" }
	terminal	{ cell: "LUT__13933" port: "in[0]" }
 }
net {
	name: "n10083"
	terminal	{ cell: "LUT__13878" port: "out" }
	terminal	{ cell: "LUT__13880" port: "in[2]" }
 }
net {
	name: "n10084"
	terminal	{ cell: "LUT__13879" port: "out" }
	terminal	{ cell: "LUT__13880" port: "in[3]" }
 }
net {
	name: "n10085"
	terminal	{ cell: "LUT__13880" port: "out" }
	terminal	{ cell: "LUT__13888" port: "in[0]" }
 }
net {
	name: "n10086"
	terminal	{ cell: "LUT__13881" port: "out" }
	terminal	{ cell: "LUT__13883" port: "in[0]" }
 }
net {
	name: "n10087"
	terminal	{ cell: "LUT__13882" port: "out" }
	terminal	{ cell: "LUT__13883" port: "in[1]" }
	terminal	{ cell: "LUT__13891" port: "in[2]" }
 }
net {
	name: "n10088"
	terminal	{ cell: "LUT__13883" port: "out" }
	terminal	{ cell: "LUT__13887" port: "in[2]" }
 }
net {
	name: "n10089"
	terminal	{ cell: "LUT__13884" port: "out" }
	terminal	{ cell: "LUT__13886" port: "in[0]" }
 }
net {
	name: "n10090"
	terminal	{ cell: "LUT__13885" port: "out" }
	terminal	{ cell: "LUT__13886" port: "in[1]" }
	terminal	{ cell: "LUT__13934" port: "in[0]" }
 }
net {
	name: "n10091"
	terminal	{ cell: "LUT__13886" port: "out" }
	terminal	{ cell: "LUT__13887" port: "in[3]" }
 }
net {
	name: "n10092"
	terminal	{ cell: "LUT__13887" port: "out" }
	terminal	{ cell: "LUT__13888" port: "in[1]" }
 }
net {
	name: "n10093"
	terminal	{ cell: "LUT__13889" port: "out" }
	terminal	{ cell: "LUT__13891" port: "in[0]" }
 }
net {
	name: "n10094"
	terminal	{ cell: "LUT__13890" port: "out" }
	terminal	{ cell: "LUT__13891" port: "in[1]" }
 }
net {
	name: "n10095"
	terminal	{ cell: "LUT__13893" port: "out" }
	terminal	{ cell: "LUT__13894" port: "in[0]" }
	terminal	{ cell: "LUT__13925" port: "in[0]" }
 }
net {
	name: "n10096"
	terminal	{ cell: "LUT__13894" port: "out" }
	terminal	{ cell: "LUT__13895" port: "in[0]" }
 }
net {
	name: "n10097"
	terminal	{ cell: "LUT__13897" port: "out" }
	terminal	{ cell: "LUT__13898" port: "in[1]" }
 }
net {
	name: "n10098"
	terminal	{ cell: "LUT__13898" port: "out" }
	terminal	{ cell: "LUT__13903" port: "in[0]" }
 }
net {
	name: "n10099"
	terminal	{ cell: "LUT__13899" port: "out" }
	terminal	{ cell: "LUT__13901" port: "in[2]" }
	terminal	{ cell: "LUT__13905" port: "in[0]" }
	terminal	{ cell: "LUT__13915" port: "in[2]" }
	terminal	{ cell: "LUT__13922" port: "in[1]" }
 }
net {
	name: "n10100"
	terminal	{ cell: "LUT__13900" port: "out" }
	terminal	{ cell: "LUT__13901" port: "in[3]" }
	terminal	{ cell: "LUT__13905" port: "in[1]" }
 }
net {
	name: "n10101"
	terminal	{ cell: "LUT__13901" port: "out" }
	terminal	{ cell: "LUT__13903" port: "in[1]" }
	terminal	{ cell: "LUT__13907" port: "in[0]" }
 }
net {
	name: "n10102"
	terminal	{ cell: "LUT__13902" port: "out" }
	terminal	{ cell: "LUT__13903" port: "in[3]" }
 }
net {
	name: "n10103"
	terminal	{ cell: "LUT__13903" port: "out" }
	terminal	{ cell: "LUT__13911" port: "in[0]" }
 }
net {
	name: "n10104"
	terminal	{ cell: "LUT__13904" port: "out" }
	terminal	{ cell: "LUT__13907" port: "in[1]" }
 }
net {
	name: "n10105"
	terminal	{ cell: "LUT__13905" port: "out" }
	terminal	{ cell: "LUT__13907" port: "in[2]" }
	terminal	{ cell: "LUT__13914" port: "in[3]" }
 }
net {
	name: "n10106"
	terminal	{ cell: "LUT__13906" port: "out" }
	terminal	{ cell: "LUT__13907" port: "in[3]" }
 }
net {
	name: "n10107"
	terminal	{ cell: "LUT__13907" port: "out" }
	terminal	{ cell: "LUT__13911" port: "in[1]" }
 }
net {
	name: "n10108"
	terminal	{ cell: "LUT__13908" port: "out" }
	terminal	{ cell: "LUT__13910" port: "in[0]" }
 }
net {
	name: "n10109"
	terminal	{ cell: "LUT__13909" port: "out" }
	terminal	{ cell: "LUT__13910" port: "in[1]" }
 }
net {
	name: "n10110"
	terminal	{ cell: "LUT__13910" port: "out" }
	terminal	{ cell: "LUT__13911" port: "in[2]" }
 }
net {
	name: "n10111"
	terminal	{ cell: "LUT__13911" port: "out" }
	terminal	{ cell: "LUT__13924" port: "in[1]" }
	terminal	{ cell: "LUT__13927" port: "in[2]" }
 }
net {
	name: "n10112"
	terminal	{ cell: "LUT__13912" port: "out" }
	terminal	{ cell: "LUT__13914" port: "in[0]" }
 }
net {
	name: "n10113"
	terminal	{ cell: "LUT__13913" port: "out" }
	terminal	{ cell: "LUT__13914" port: "in[1]" }
 }
net {
	name: "n10114"
	terminal	{ cell: "LUT__13914" port: "out" }
	terminal	{ cell: "LUT__13923" port: "in[3]" }
 }
net {
	name: "n10115"
	terminal	{ cell: "LUT__13915" port: "out" }
	terminal	{ cell: "LUT__13917" port: "in[1]" }
 }
net {
	name: "n10116"
	terminal	{ cell: "LUT__13916" port: "out" }
	terminal	{ cell: "LUT__13917" port: "in[0]" }
 }
net {
	name: "n10117"
	terminal	{ cell: "LUT__13917" port: "out" }
	terminal	{ cell: "LUT__13923" port: "in[0]" }
 }
net {
	name: "n10118"
	terminal	{ cell: "LUT__13918" port: "out" }
	terminal	{ cell: "LUT__13920" port: "in[1]" }
 }
net {
	name: "n10119"
	terminal	{ cell: "LUT__13919" port: "out" }
	terminal	{ cell: "LUT__13920" port: "in[0]" }
 }
net {
	name: "n10120"
	terminal	{ cell: "LUT__13920" port: "out" }
	terminal	{ cell: "LUT__13923" port: "in[1]" }
 }
net {
	name: "n10121"
	terminal	{ cell: "LUT__13921" port: "out" }
	terminal	{ cell: "LUT__13922" port: "in[0]" }
 }
net {
	name: "n10122"
	terminal	{ cell: "LUT__13922" port: "out" }
	terminal	{ cell: "LUT__13923" port: "in[2]" }
 }
net {
	name: "n10123"
	terminal	{ cell: "LUT__13923" port: "out" }
	terminal	{ cell: "LUT__13924" port: "in[0]" }
	terminal	{ cell: "LUT__13927" port: "in[1]" }
 }
net {
	name: "n10124"
	terminal	{ cell: "LUT__13925" port: "out" }
	terminal	{ cell: "LUT__13927" port: "in[3]" }
 }
net {
	name: "n10126"
	terminal	{ cell: "LUT__13941" port: "out" }
	terminal	{ cell: "LUT__13946" port: "in[1]" }
	terminal	{ cell: "LUT__13950" port: "in[0]" }
	terminal	{ cell: "LUT__13951" port: "in[2]" }
	terminal	{ cell: "LUT__13956" port: "in[0]" }
 }
net {
	name: "n10127"
	terminal	{ cell: "LUT__13942" port: "out" }
	terminal	{ cell: "LUT__13946" port: "in[0]" }
	terminal	{ cell: "LUT__13950" port: "in[3]" }
	terminal	{ cell: "LUT__13955" port: "in[3]" }
 }
net {
	name: "n10128"
	terminal	{ cell: "LUT__13943" port: "out" }
	terminal	{ cell: "LUT__13944" port: "in[0]" }
	terminal	{ cell: "LUT__13953" port: "in[1]" }
 }
net {
	name: "n10129"
	terminal	{ cell: "LUT__13944" port: "out" }
	terminal	{ cell: "LUT__13946" port: "in[2]" }
	terminal	{ cell: "LUT__13954" port: "in[1]" }
 }
net {
	name: "n10130"
	terminal	{ cell: "LUT__13945" port: "out" }
	terminal	{ cell: "LUT__13946" port: "in[3]" }
 }
net {
	name: "n10131"
	terminal	{ cell: "LUT__13946" port: "out" }
	terminal	{ cell: "LUT__13948" port: "in[2]" }
	terminal	{ cell: "LUT__13960" port: "in[2]" }
 }
net {
	name: "n10132"
	terminal	{ cell: "LUT__13947" port: "out" }
	terminal	{ cell: "LUT__13948" port: "in[3]" }
 }
net {
	name: "n10133"
	terminal	{ cell: "LUT__13950" port: "out" }
	terminal	{ cell: "LUT__13961" port: "in[2]" }
 }
net {
	name: "n10134"
	terminal	{ cell: "LUT__13951" port: "out" }
	terminal	{ cell: "LUT__13961" port: "in[0]" }
 }
net {
	name: "n10135"
	terminal	{ cell: "LUT__13952" port: "out" }
	terminal	{ cell: "LUT__13953" port: "in[2]" }
	terminal	{ cell: "LUT__13975" port: "in[0]" }
 }
net {
	name: "n10136"
	terminal	{ cell: "LUT__13953" port: "out" }
	terminal	{ cell: "LUT__13954" port: "in[0]" }
	terminal	{ cell: "LUT__13957" port: "in[0]" }
 }
net {
	name: "n10137"
	terminal	{ cell: "LUT__13954" port: "out" }
	terminal	{ cell: "LUT__13961" port: "in[1]" }
 }
net {
	name: "n10138"
	terminal	{ cell: "LUT__13955" port: "out" }
	terminal	{ cell: "LUT__13956" port: "in[1]" }
 }
net {
	name: "n10139"
	terminal	{ cell: "LUT__13956" port: "out" }
	terminal	{ cell: "LUT__13960" port: "in[1]" }
 }
net {
	name: "n10140"
	terminal	{ cell: "LUT__13957" port: "out" }
	terminal	{ cell: "LUT__13960" port: "in[0]" }
 }
net {
	name: "n10141"
	terminal	{ cell: "LUT__13958" port: "out" }
	terminal	{ cell: "LUT__13959" port: "in[0]" }
 }
net {
	name: "n10142"
	terminal	{ cell: "LUT__13959" port: "out" }
	terminal	{ cell: "LUT__13960" port: "in[3]" }
 }
net {
	name: "n10143"
	terminal	{ cell: "LUT__13960" port: "out" }
	terminal	{ cell: "LUT__13961" port: "in[3]" }
 }
net {
	name: "n10144"
	terminal	{ cell: "LUT__13962" port: "out" }
	terminal	{ cell: "LUT__13963" port: "in[2]" }
 }
net {
	name: "n10145"
	terminal	{ cell: "LUT__13963" port: "out" }
	terminal	{ cell: "LUT__13967" port: "in[0]" }
 }
net {
	name: "n10146"
	terminal	{ cell: "LUT__13964" port: "out" }
	terminal	{ cell: "LUT__13967" port: "in[1]" }
 }
net {
	name: "n10147"
	terminal	{ cell: "LUT__13965" port: "out" }
	terminal	{ cell: "LUT__13967" port: "in[2]" }
 }
net {
	name: "n10148"
	terminal	{ cell: "LUT__13966" port: "out" }
	terminal	{ cell: "LUT__13967" port: "in[3]" }
 }
net {
	name: "n10149"
	terminal	{ cell: "LUT__13971" port: "out" }
	terminal	{ cell: "LUT__13972" port: "in[0]" }
	terminal	{ cell: "LUT__13973" port: "in[0]" }
	terminal	{ cell: "LUT__13974" port: "in[0]" }
	terminal	{ cell: "LUT__13975" port: "in[1]" }
 }
net {
	name: "n10150"
	terminal	{ cell: "LUT__13975" port: "out" }
	terminal	{ cell: "LUT__13976" port: "in[0]" }
	terminal	{ cell: "LUT__13977" port: "in[0]" }
 }
net {
	name: "n10151"
	terminal	{ cell: "LUT__13979" port: "out" }
	terminal	{ cell: "LUT__13982" port: "in[0]" }
 }
net {
	name: "n10152"
	terminal	{ cell: "LUT__13980" port: "out" }
	terminal	{ cell: "LUT__13982" port: "in[1]" }
 }
net {
	name: "n10153"
	terminal	{ cell: "LUT__13981" port: "out" }
	terminal	{ cell: "LUT__13982" port: "in[2]" }
 }
net {
	name: "n10154"
	terminal	{ cell: "LUT__13983" port: "out" }
	terminal	{ cell: "LUT__13985" port: "in[0]" }
 }
net {
	name: "n10155"
	terminal	{ cell: "LUT__13984" port: "out" }
	terminal	{ cell: "LUT__13985" port: "in[1]" }
 }
net {
	name: "n10156"
	terminal	{ cell: "LUT__13985" port: "out" }
	terminal	{ cell: "LUT__13987" port: "in[1]" }
	terminal	{ cell: "LUT__13993" port: "in[0]" }
	terminal	{ cell: "LUT__13999" port: "in[1]" }
 }
net {
	name: "n10157"
	terminal	{ cell: "LUT__13986" port: "out" }
	terminal	{ cell: "LUT__13987" port: "in[2]" }
	terminal	{ cell: "LUT__13993" port: "in[1]" }
 }
net {
	name: "n10158"
	terminal	{ cell: "LUT__13988" port: "out" }
	terminal	{ cell: "LUT__13989" port: "in[0]" }
	terminal	{ cell: "LUT__14195" port: "in[0]" }
	terminal	{ cell: "LUT__14196" port: "in[0]" }
	terminal	{ cell: "LUT__14197" port: "in[0]" }
 }
net {
	name: "n10159"
	terminal	{ cell: "LUT__13989" port: "out" }
	terminal	{ cell: "LUT__13990" port: "in[1]" }
	terminal	{ cell: "LUT__14198" port: "in[0]" }
 }
net {
	name: "n10160"
	terminal	{ cell: "LUT__13990" port: "out" }
	terminal	{ cell: "LUT__13992" port: "in[0]" }
 }
net {
	name: "n10161"
	terminal	{ cell: "LUT__13991" port: "out" }
	terminal	{ cell: "LUT__13992" port: "in[3]" }
	terminal	{ cell: "LUT__14156" port: "in[1]" }
 }
net {
	name: "n10162"
	terminal	{ cell: "LUT__13993" port: "out" }
	terminal	{ cell: "LUT__13994" port: "in[0]" }
	terminal	{ cell: "LUT__14156" port: "in[0]" }
 }
net {
	name: "n10163"
	terminal	{ cell: "LUT__14001" port: "out" }
	terminal	{ cell: "LUT__14004" port: "in[0]" }
	terminal	{ cell: "LUT__14007" port: "in[0]" }
	terminal	{ cell: "LUT__14061" port: "in[1]" }
 }
net {
	name: "n10164"
	terminal	{ cell: "LUT__14002" port: "out" }
	terminal	{ cell: "LUT__14004" port: "in[1]" }
	terminal	{ cell: "LUT__14009" port: "in[0]" }
	terminal	{ cell: "LUT__14016" port: "in[2]" }
	terminal	{ cell: "LUT__14019" port: "in[3]" }
	terminal	{ cell: "LUT__14020" port: "in[0]" }
	terminal	{ cell: "LUT__14028" port: "in[0]" }
	terminal	{ cell: "LUT__14031" port: "in[0]" }
	terminal	{ cell: "LUT__14038" port: "in[0]" }
	terminal	{ cell: "LUT__14048" port: "in[0]" }
	terminal	{ cell: "LUT__14052" port: "in[2]" }
	terminal	{ cell: "LUT__14055" port: "in[2]" }
	terminal	{ cell: "LUT__14057" port: "in[2]" }
	terminal	{ cell: "LUT__14059" port: "in[1]" }
	terminal	{ cell: "LUT__14061" port: "in[2]" }
	terminal	{ cell: "LUT__14064" port: "in[0]" }
	terminal	{ cell: "LUT__14092" port: "in[0]" }
	terminal	{ cell: "LUT__14145" port: "in[0]" }
	terminal	{ cell: "LUT__14148" port: "in[0]" }
 }
net {
	name: "n10165"
	terminal	{ cell: "LUT__14003" port: "out" }
	terminal	{ cell: "LUT__14004" port: "in[3]" }
	terminal	{ cell: "LUT__14005" port: "in[3]" }
	terminal	{ cell: "LUT__14037" port: "in[0]" }
	terminal	{ cell: "LUT__14045" port: "in[2]" }
	terminal	{ cell: "LUT__14047" port: "in[0]" }
	terminal	{ cell: "LUT__14058" port: "in[3]" }
	terminal	{ cell: "LUT__14061" port: "in[3]" }
	terminal	{ cell: "LUT__14062" port: "in[0]" }
	terminal	{ cell: "LUT__14108" port: "in[2]" }
	terminal	{ cell: "LUT__14111" port: "in[1]" }
	terminal	{ cell: "LUT__14115" port: "in[1]" }
	terminal	{ cell: "LUT__14120" port: "in[2]" }
	terminal	{ cell: "LUT__14123" port: "in[2]" }
	terminal	{ cell: "LUT__14128" port: "in[2]" }
	terminal	{ cell: "LUT__14131" port: "in[1]" }
 }
net {
	name: "n10166"
	terminal	{ cell: "LUT__14005" port: "out" }
	terminal	{ cell: "LUT__14007" port: "in[1]" }
	terminal	{ cell: "LUT__14039" port: "in[2]" }
 }
net {
	name: "n10167"
	terminal	{ cell: "LUT__14006" port: "out" }
	terminal	{ cell: "LUT__14007" port: "in[3]" }
	terminal	{ cell: "LUT__14009" port: "in[1]" }
	terminal	{ cell: "LUT__14011" port: "in[1]" }
	terminal	{ cell: "LUT__14012" port: "in[0]" }
	terminal	{ cell: "LUT__14025" port: "in[1]" }
	terminal	{ cell: "LUT__14029" port: "in[1]" }
	terminal	{ cell: "LUT__14033" port: "in[2]" }
	terminal	{ cell: "LUT__14037" port: "in[1]" }
	terminal	{ cell: "LUT__14093" port: "in[1]" }
	terminal	{ cell: "LUT__14095" port: "in[1]" }
 }
net {
	name: "n10168"
	terminal	{ cell: "LUT__14007" port: "out" }
	terminal	{ cell: "LUT__14008" port: "in[1]" }
	terminal	{ cell: "LUT__14068" port: "in[2]" }
	terminal	{ cell: "LUT__14069" port: "in[3]" }
	terminal	{ cell: "LUT__14071" port: "in[0]" }
	terminal	{ cell: "LUT__14073" port: "in[2]" }
	terminal	{ cell: "LUT__14074" port: "in[3]" }
	terminal	{ cell: "LUT__14076" port: "in[0]" }
	terminal	{ cell: "LUT__14078" port: "in[2]" }
 }
net {
	name: "n10169"
	terminal	{ cell: "LUT__14010" port: "out" }
	terminal	{ cell: "LUT__14011" port: "in[0]" }
	terminal	{ cell: "LUT__14040" port: "in[2]" }
	terminal	{ cell: "LUT__14049" port: "in[1]" }
	terminal	{ cell: "LUT__14065" port: "in[0]" }
 }
net {
	name: "n10170"
	terminal	{ cell: "LUT__14012" port: "out" }
	terminal	{ cell: "LUT__14028" port: "in[2]" }
	terminal	{ cell: "LUT__14059" port: "in[0]" }
	terminal	{ cell: "LUT__14148" port: "in[1]" }
 }
net {
	name: "n10171"
	terminal	{ cell: "LUT__14013" port: "out" }
	terminal	{ cell: "LUT__14015" port: "in[1]" }
 }
net {
	name: "n10172"
	terminal	{ cell: "LUT__14014" port: "out" }
	terminal	{ cell: "LUT__14015" port: "in[2]" }
	terminal	{ cell: "LUT__14019" port: "in[0]" }
	terminal	{ cell: "LUT__14038" port: "in[1]" }
	terminal	{ cell: "LUT__14043" port: "in[2]" }
	terminal	{ cell: "LUT__14052" port: "in[1]" }
	terminal	{ cell: "LUT__14057" port: "in[0]" }
 }
net {
	name: "n10173"
	terminal	{ cell: "LUT__14015" port: "out" }
	terminal	{ cell: "LUT__14016" port: "in[1]" }
 }
net {
	name: "n10174"
	terminal	{ cell: "LUT__14016" port: "out" }
	terminal	{ cell: "LUT__14027" port: "in[0]" }
 }
net {
	name: "n10175"
	terminal	{ cell: "LUT__14017" port: "out" }
	terminal	{ cell: "LUT__14027" port: "in[1]" }
	terminal	{ cell: "LUT__14030" port: "in[0]" }
	terminal	{ cell: "LUT__14032" port: "in[0]" }
	terminal	{ cell: "LUT__14038" port: "in[2]" }
	terminal	{ cell: "LUT__14142" port: "in[1]" }
 }
net {
	name: "n10176"
	terminal	{ cell: "LUT__14018" port: "out" }
	terminal	{ cell: "LUT__14019" port: "in[2]" }
	terminal	{ cell: "LUT__14032" port: "in[2]" }
	terminal	{ cell: "LUT__14043" port: "in[1]" }
	terminal	{ cell: "LUT__14057" port: "in[1]" }
	terminal	{ cell: "LUT__14143" port: "in[0]" }
 }
net {
	name: "n10177"
	terminal	{ cell: "LUT__14019" port: "out" }
	terminal	{ cell: "LUT__14026" port: "in[0]" }
 }
net {
	name: "n10178"
	terminal	{ cell: "LUT__14020" port: "out" }
	terminal	{ cell: "LUT__14026" port: "in[1]" }
 }
net {
	name: "n10179"
	terminal	{ cell: "LUT__14021" port: "out" }
	terminal	{ cell: "LUT__14023" port: "in[0]" }
 }
net {
	name: "n10180"
	terminal	{ cell: "LUT__14022" port: "out" }
	terminal	{ cell: "LUT__14023" port: "in[1]" }
	terminal	{ cell: "LUT__14033" port: "in[1]" }
	terminal	{ cell: "LUT__14056" port: "in[0]" }
	terminal	{ cell: "LUT__14058" port: "in[2]" }
 }
net {
	name: "n10181"
	terminal	{ cell: "LUT__14023" port: "out" }
	terminal	{ cell: "LUT__14026" port: "in[2]" }
 }
net {
	name: "n10182"
	terminal	{ cell: "LUT__14024" port: "out" }
	terminal	{ cell: "LUT__14025" port: "in[0]" }
 }
net {
	name: "n10183"
	terminal	{ cell: "LUT__14025" port: "out" }
	terminal	{ cell: "LUT__14026" port: "in[3]" }
 }
net {
	name: "n10184"
	terminal	{ cell: "LUT__14026" port: "out" }
	terminal	{ cell: "LUT__14027" port: "in[2]" }
 }
net {
	name: "n10185"
	terminal	{ cell: "LUT__14027" port: "out" }
	terminal	{ cell: "LUT__14028" port: "in[3]" }
 }
net {
	name: "n10186"
	terminal	{ cell: "LUT__14029" port: "out" }
	terminal	{ cell: "LUT__14031" port: "in[2]" }
 }
net {
	name: "n10187"
	terminal	{ cell: "LUT__14030" port: "out" }
	terminal	{ cell: "LUT__14031" port: "in[3]" }
 }
net {
	name: "n10188"
	terminal	{ cell: "LUT__14032" port: "out" }
	terminal	{ cell: "LUT__14034" port: "in[0]" }
 }
net {
	name: "n10189"
	terminal	{ cell: "LUT__14033" port: "out" }
	terminal	{ cell: "LUT__14034" port: "in[2]" }
 }
net {
	name: "n10190"
	terminal	{ cell: "LUT__14036" port: "out" }
	terminal	{ cell: "LUT__14039" port: "in[1]" }
	terminal	{ cell: "LUT__14048" port: "in[3]" }
 }
net {
	name: "n10191"
	terminal	{ cell: "LUT__14038" port: "out" }
	terminal	{ cell: "LUT__14039" port: "in[3]" }
 }
net {
	name: "n10192"
	terminal	{ cell: "LUT__14040" port: "out" }
	terminal	{ cell: "LUT__14046" port: "in[1]" }
	terminal	{ cell: "LUT__14106" port: "in[2]" }
	terminal	{ cell: "LUT__14109" port: "in[2]" }
	terminal	{ cell: "LUT__14113" port: "in[2]" }
	terminal	{ cell: "LUT__14118" port: "in[2]" }
	terminal	{ cell: "LUT__14122" port: "in[2]" }
	terminal	{ cell: "LUT__14126" port: "in[2]" }
	terminal	{ cell: "LUT__14129" port: "in[2]" }
	terminal	{ cell: "LUT__14143" port: "in[1]" }
	terminal	{ cell: "LUT__14146" port: "in[0]" }
 }
net {
	name: "n10193"
	terminal	{ cell: "LUT__14041" port: "out" }
	terminal	{ cell: "LUT__14042" port: "in[1]" }
	terminal	{ cell: "LUT__14060" port: "in[2]" }
	terminal	{ cell: "LUT__14063" port: "in[2]" }
	terminal	{ cell: "LUT__14145" port: "in[2]" }
	terminal	{ cell: "LUT__14146" port: "in[2]" }
 }
net {
	name: "n10194"
	terminal	{ cell: "LUT__14042" port: "out" }
	terminal	{ cell: "LUT__14046" port: "in[2]" }
	terminal	{ cell: "LUT__14106" port: "in[3]" }
	terminal	{ cell: "LUT__14109" port: "in[3]" }
	terminal	{ cell: "LUT__14113" port: "in[3]" }
	terminal	{ cell: "LUT__14118" port: "in[3]" }
	terminal	{ cell: "LUT__14122" port: "in[3]" }
	terminal	{ cell: "LUT__14126" port: "in[3]" }
	terminal	{ cell: "LUT__14129" port: "in[3]" }
 }
net {
	name: "n10195"
	terminal	{ cell: "LUT__14043" port: "out" }
	terminal	{ cell: "LUT__14045" port: "in[1]" }
	terminal	{ cell: "LUT__14104" port: "in[3]" }
	terminal	{ cell: "LUT__14110" port: "in[3]" }
	terminal	{ cell: "LUT__14114" port: "in[3]" }
	terminal	{ cell: "LUT__14117" port: "in[3]" }
	terminal	{ cell: "LUT__14121" port: "in[3]" }
	terminal	{ cell: "LUT__14125" port: "in[3]" }
	terminal	{ cell: "LUT__14130" port: "in[3]" }
 }
net {
	name: "n10196"
	terminal	{ cell: "LUT__14044" port: "out" }
	terminal	{ cell: "LUT__14045" port: "in[3]" }
 }
net {
	name: "n10197"
	terminal	{ cell: "LUT__14045" port: "out" }
	terminal	{ cell: "LUT__14046" port: "in[3]" }
 }
net {
	name: "n10198"
	terminal	{ cell: "LUT__14047" port: "out" }
	terminal	{ cell: "LUT__14049" port: "in[2]" }
	terminal	{ cell: "LUT__14144" port: "in[1]" }
	terminal	{ cell: "LUT__14147" port: "in[2]" }
 }
net {
	name: "n10199"
	terminal	{ cell: "LUT__14048" port: "out" }
	terminal	{ cell: "LUT__14049" port: "in[3]" }
 }
net {
	name: "n10201"
	terminal	{ cell: "LUT__14052" port: "out" }
	terminal	{ cell: "LUT__14056" port: "in[2]" }
 }
net {
	name: "n10203"
	terminal	{ cell: "LUT__14055" port: "out" }
	terminal	{ cell: "LUT__14056" port: "in[3]" }
 }
net {
	name: "n10204"
	terminal	{ cell: "LUT__14056" port: "out" }
	terminal	{ cell: "LUT__14060" port: "in[1]" }
 }
net {
	name: "n10205"
	terminal	{ cell: "LUT__14057" port: "out" }
	terminal	{ cell: "LUT__14060" port: "in[0]" }
	terminal	{ cell: "LUT__14062" port: "in[2]" }
 }
net {
	name: "n10206"
	terminal	{ cell: "LUT__14058" port: "out" }
	terminal	{ cell: "LUT__14059" port: "in[3]" }
 }
net {
	name: "n10207"
	terminal	{ cell: "LUT__14059" port: "out" }
	terminal	{ cell: "LUT__14060" port: "in[3]" }
 }
net {
	name: "n10208"
	terminal	{ cell: "LUT__14064" port: "out" }
	terminal	{ cell: "LUT__14067" port: "in[1]" }
	terminal	{ cell: "LUT__14142" port: "in[0]" }
	terminal	{ cell: "LUT__14146" port: "in[3]" }
 }
net {
	name: "n10209"
	terminal	{ cell: "LUT__14065" port: "out" }
	terminal	{ cell: "LUT__14067" port: "in[0]" }
	terminal	{ cell: "LUT__14103" port: "in[0]" }
	terminal	{ cell: "LUT__14104" port: "in[0]" }
	terminal	{ cell: "LUT__14110" port: "in[0]" }
	terminal	{ cell: "LUT__14114" port: "in[0]" }
	terminal	{ cell: "LUT__14117" port: "in[0]" }
	terminal	{ cell: "LUT__14121" port: "in[0]" }
	terminal	{ cell: "LUT__14125" port: "in[0]" }
	terminal	{ cell: "LUT__14130" port: "in[0]" }
 }
net {
	name: "n10210"
	terminal	{ cell: "LUT__14066" port: "out" }
	terminal	{ cell: "LUT__14067" port: "in[2]" }
 }
net {
	name: "n10211"
	terminal	{ cell: "LUT__14070" port: "out" }
	terminal	{ cell: "LUT__14071" port: "in[1]" }
 }
net {
	name: "n10212"
	terminal	{ cell: "LUT__14072" port: "out" }
	terminal	{ cell: "LUT__14073" port: "in[0]" }
	terminal	{ cell: "LUT__14074" port: "in[0]" }
	terminal	{ cell: "LUT__14075" port: "in[0]" }
	terminal	{ cell: "LUT__14077" port: "in[0]" }
 }
net {
	name: "n10213"
	terminal	{ cell: "LUT__14075" port: "out" }
	terminal	{ cell: "LUT__14076" port: "in[1]" }
 }
net {
	name: "n10214"
	terminal	{ cell: "LUT__14077" port: "out" }
	terminal	{ cell: "LUT__14078" port: "in[0]" }
 }
net {
	name: "n10220"
	terminal	{ cell: "LUT__14092" port: "out" }
	terminal	{ cell: "LUT__14093" port: "in[0]" }
	terminal	{ cell: "LUT__14094" port: "in[0]" }
 }
net {
	name: "n10221"
	terminal	{ cell: "LUT__14094" port: "out" }
	terminal	{ cell: "LUT__14095" port: "in[0]" }
 }
net {
	name: "n10222"
	terminal	{ cell: "LUT__14103" port: "out" }
	terminal	{ cell: "LUT__14108" port: "in[0]" }
	terminal	{ cell: "LUT__14120" port: "in[0]" }
	terminal	{ cell: "LUT__14123" port: "in[0]" }
	terminal	{ cell: "LUT__14128" port: "in[0]" }
 }
net {
	name: "n10223"
	terminal	{ cell: "LUT__14104" port: "out" }
	terminal	{ cell: "LUT__14108" port: "in[1]" }
 }
net {
	name: "n10224"
	terminal	{ cell: "LUT__14105" port: "out" }
	terminal	{ cell: "LUT__14107" port: "in[0]" }
	terminal	{ cell: "LUT__14111" port: "in[2]" }
	terminal	{ cell: "LUT__14115" port: "in[2]" }
	terminal	{ cell: "LUT__14119" port: "in[0]" }
	terminal	{ cell: "LUT__14124" port: "in[0]" }
	terminal	{ cell: "LUT__14127" port: "in[0]" }
	terminal	{ cell: "LUT__14131" port: "in[2]" }
 }
net {
	name: "n10225"
	terminal	{ cell: "LUT__14106" port: "out" }
	terminal	{ cell: "LUT__14107" port: "in[2]" }
 }
net {
	name: "n10226"
	terminal	{ cell: "LUT__14107" port: "out" }
	terminal	{ cell: "LUT__14108" port: "in[3]" }
 }
net {
	name: "n10227"
	terminal	{ cell: "LUT__14109" port: "out" }
	terminal	{ cell: "LUT__14112" port: "in[0]" }
 }
net {
	name: "n10228"
	terminal	{ cell: "LUT__14110" port: "out" }
	terminal	{ cell: "LUT__14111" port: "in[0]" }
 }
net {
	name: "n10229"
	terminal	{ cell: "LUT__14111" port: "out" }
	terminal	{ cell: "LUT__14112" port: "in[1]" }
 }
net {
	name: "n10230"
	terminal	{ cell: "LUT__14113" port: "out" }
	terminal	{ cell: "LUT__14116" port: "in[0]" }
 }
net {
	name: "n10231"
	terminal	{ cell: "LUT__14114" port: "out" }
	terminal	{ cell: "LUT__14115" port: "in[0]" }
 }
net {
	name: "n10232"
	terminal	{ cell: "LUT__14115" port: "out" }
	terminal	{ cell: "LUT__14116" port: "in[1]" }
 }
net {
	name: "n10233"
	terminal	{ cell: "LUT__14117" port: "out" }
	terminal	{ cell: "LUT__14120" port: "in[1]" }
 }
net {
	name: "n10234"
	terminal	{ cell: "LUT__14118" port: "out" }
	terminal	{ cell: "LUT__14119" port: "in[2]" }
 }
net {
	name: "n10235"
	terminal	{ cell: "LUT__14119" port: "out" }
	terminal	{ cell: "LUT__14120" port: "in[3]" }
 }
net {
	name: "n10236"
	terminal	{ cell: "LUT__14121" port: "out" }
	terminal	{ cell: "LUT__14123" port: "in[1]" }
 }
net {
	name: "n10237"
	terminal	{ cell: "LUT__14122" port: "out" }
	terminal	{ cell: "LUT__14123" port: "in[3]" }
 }
net {
	name: "n10238"
	terminal	{ cell: "LUT__14123" port: "out" }
	terminal	{ cell: "LUT__14124" port: "in[2]" }
 }
net {
	name: "n10239"
	terminal	{ cell: "LUT__14125" port: "out" }
	terminal	{ cell: "LUT__14128" port: "in[1]" }
 }
net {
	name: "n10240"
	terminal	{ cell: "LUT__14126" port: "out" }
	terminal	{ cell: "LUT__14127" port: "in[2]" }
 }
net {
	name: "n10241"
	terminal	{ cell: "LUT__14127" port: "out" }
	terminal	{ cell: "LUT__14128" port: "in[3]" }
 }
net {
	name: "n10242"
	terminal	{ cell: "LUT__14129" port: "out" }
	terminal	{ cell: "LUT__14132" port: "in[0]" }
 }
net {
	name: "n10243"
	terminal	{ cell: "LUT__14130" port: "out" }
	terminal	{ cell: "LUT__14131" port: "in[0]" }
 }
net {
	name: "n10244"
	terminal	{ cell: "LUT__14131" port: "out" }
	terminal	{ cell: "LUT__14132" port: "in[1]" }
 }
net {
	name: "n10245"
	terminal	{ cell: "LUT__14140" port: "out" }
	terminal	{ cell: "LUT__14141" port: "in[0]" }
 }
net {
	name: "n10246"
	terminal	{ cell: "LUT__14141" port: "out" }
	terminal	{ cell: "LUT__14142" port: "in[2]" }
 }
net {
	name: "n10247"
	terminal	{ cell: "LUT__14143" port: "out" }
	terminal	{ cell: "LUT__14145" port: "in[1]" }
 }
net {
	name: "n10248"
	terminal	{ cell: "LUT__14144" port: "out" }
	terminal	{ cell: "LUT__14145" port: "in[3]" }
 }
net {
	name: "n10249"
	terminal	{ cell: "LUT__14146" port: "out" }
	terminal	{ cell: "LUT__14147" port: "in[3]" }
 }
net {
	name: "n10250"
	terminal	{ cell: "LUT__14147" port: "out" }
	terminal	{ cell: "LUT__14148" port: "in[2]" }
 }
net {
	name: "n10251"
	terminal	{ cell: "LUT__14149" port: "out" }
	terminal	{ cell: "LUT__14150" port: "in[0]" }
 }
net {
	name: "n10252"
	terminal	{ cell: "LUT__14150" port: "out" }
	terminal	{ cell: "LUT__14154" port: "in[1]" }
	terminal	{ cell: "LUT__14199" port: "in[1]" }
 }
net {
	name: "n10253"
	terminal	{ cell: "LUT__14151" port: "out" }
	terminal	{ cell: "LUT__14154" port: "in[2]" }
 }
net {
	name: "n10254"
	terminal	{ cell: "LUT__14152" port: "out" }
	terminal	{ cell: "LUT__14153" port: "in[3]" }
	terminal	{ cell: "LUT__14205" port: "in[3]" }
 }
net {
	name: "n10255"
	terminal	{ cell: "LUT__14153" port: "out" }
	terminal	{ cell: "LUT__14154" port: "in[3]" }
	terminal	{ cell: "LUT__14199" port: "in[0]" }
 }
net {
	name: "n10256"
	terminal	{ cell: "LUT__14158" port: "out" }
	terminal	{ cell: "LUT__14159" port: "in[0]" }
	terminal	{ cell: "LUT__14160" port: "in[0]" }
	terminal	{ cell: "LUT__14161" port: "in[0]" }
 }
net {
	name: "n10257"
	terminal	{ cell: "LUT__14161" port: "out" }
	terminal	{ cell: "LUT__14162" port: "in[0]" }
	terminal	{ cell: "LUT__14163" port: "in[0]" }
 }
net {
	name: "n10258"
	terminal	{ cell: "LUT__14163" port: "out" }
	terminal	{ cell: "LUT__14164" port: "in[0]" }
	terminal	{ cell: "LUT__14165" port: "in[0]" }
	terminal	{ cell: "LUT__14166" port: "in[0]" }
	terminal	{ cell: "LUT__14168" port: "in[0]" }
 }
net {
	name: "n10259"
	terminal	{ cell: "LUT__14166" port: "out" }
	terminal	{ cell: "LUT__14167" port: "in[0]" }
 }
net {
	name: "n10260"
	terminal	{ cell: "LUT__14168" port: "out" }
	terminal	{ cell: "LUT__14169" port: "in[0]" }
	terminal	{ cell: "LUT__14170" port: "in[0]" }
 }
net {
	name: "n10261"
	terminal	{ cell: "LUT__14172" port: "out" }
	terminal	{ cell: "LUT__14173" port: "in[0]" }
	terminal	{ cell: "LUT__14174" port: "in[0]" }
	terminal	{ cell: "LUT__14175" port: "in[0]" }
	terminal	{ cell: "LUT__14176" port: "in[0]" }
 }
net {
	name: "n10262"
	terminal	{ cell: "LUT__14176" port: "out" }
	terminal	{ cell: "LUT__14177" port: "in[0]" }
	terminal	{ cell: "LUT__14178" port: "in[0]" }
	terminal	{ cell: "LUT__14179" port: "in[0]" }
	terminal	{ cell: "LUT__14180" port: "in[0]" }
 }
net {
	name: "n10263"
	terminal	{ cell: "LUT__14180" port: "out" }
	terminal	{ cell: "LUT__14181" port: "in[0]" }
	terminal	{ cell: "LUT__14182" port: "in[0]" }
	terminal	{ cell: "LUT__14184" port: "in[0]" }
	terminal	{ cell: "LUT__14185" port: "in[0]" }
	terminal	{ cell: "LUT__14186" port: "in[0]" }
 }
net {
	name: "n10264"
	terminal	{ cell: "LUT__14183" port: "out" }
	terminal	{ cell: "LUT__14184" port: "in[1]" }
	terminal	{ cell: "LUT__14185" port: "in[1]" }
	terminal	{ cell: "LUT__14186" port: "in[1]" }
 }
net {
	name: "n10265"
	terminal	{ cell: "LUT__14186" port: "out" }
	terminal	{ cell: "LUT__14187" port: "in[0]" }
	terminal	{ cell: "LUT__14188" port: "in[0]" }
	terminal	{ cell: "LUT__14189" port: "in[0]" }
	terminal	{ cell: "LUT__14191" port: "in[0]" }
 }
net {
	name: "n10266"
	terminal	{ cell: "LUT__14190" port: "out" }
	terminal	{ cell: "LUT__14191" port: "in[1]" }
 }
net {
	name: "n10267"
	terminal	{ cell: "LUT__14199" port: "out" }
	terminal	{ cell: "LUT__14200" port: "in[0]" }
	terminal	{ cell: "LUT__14211" port: "in[0]" }
	terminal	{ cell: "LUT__14212" port: "in[0]" }
	terminal	{ cell: "LUT__14213" port: "in[0]" }
	terminal	{ cell: "LUT__14214" port: "in[0]" }
	terminal	{ cell: "LUT__14215" port: "in[0]" }
 }
net {
	name: "n10268"
	terminal	{ cell: "LUT__14201" port: "out" }
	terminal	{ cell: "LUT__14202" port: "in[2]" }
 }
net {
	name: "n10269"
	terminal	{ cell: "LUT__14202" port: "out" }
	terminal	{ cell: "LUT__14204" port: "in[0]" }
	terminal	{ cell: "LUT__14217" port: "in[3]" }
 }
net {
	name: "n10270"
	terminal	{ cell: "LUT__14205" port: "out" }
	terminal	{ cell: "LUT__14208" port: "in[1]" }
 }
net {
	name: "n10271"
	terminal	{ cell: "LUT__14206" port: "out" }
	terminal	{ cell: "LUT__14207" port: "in[0]" }
	terminal	{ cell: "LUT__14218" port: "in[2]" }
 }
net {
	name: "n10272"
	terminal	{ cell: "LUT__14207" port: "out" }
	terminal	{ cell: "LUT__14208" port: "in[3]" }
 }
net {
	name: "n10273"
	terminal	{ cell: "LUT__14216" port: "out" }
	terminal	{ cell: "LUT__14218" port: "in[0]" }
 }
net {
	name: "n10274"
	terminal	{ cell: "LUT__14217" port: "out" }
	terminal	{ cell: "LUT__14218" port: "in[3]" }
 }
net {
	name: "n10275"
	terminal	{ cell: "LUT__14221" port: "out" }
	terminal	{ cell: "LUT__14232" port: "in[2]" }
 }
net {
	name: "n10276"
	terminal	{ cell: "LUT__14222" port: "out" }
	terminal	{ cell: "LUT__14232" port: "in[0]" }
 }
net {
	name: "n10277"
	terminal	{ cell: "LUT__14223" port: "out" }
	terminal	{ cell: "LUT__14225" port: "in[0]" }
	terminal	{ cell: "LUT__14236" port: "in[3]" }
	terminal	{ cell: "LUT__14254" port: "in[1]" }
 }
net {
	name: "n10278"
	terminal	{ cell: "LUT__14224" port: "out" }
	terminal	{ cell: "LUT__14225" port: "in[1]" }
 }
net {
	name: "n10279"
	terminal	{ cell: "LUT__14225" port: "out" }
	terminal	{ cell: "LUT__14231" port: "in[0]" }
	terminal	{ cell: "LUT__14241" port: "in[0]" }
 }
net {
	name: "n10280"
	terminal	{ cell: "LUT__14226" port: "out" }
	terminal	{ cell: "LUT__14228" port: "in[3]" }
	terminal	{ cell: "LUT__14245" port: "in[1]" }
	terminal	{ cell: "LUT__14253" port: "in[2]" }
 }
net {
	name: "n10281"
	terminal	{ cell: "LUT__14227" port: "out" }
	terminal	{ cell: "LUT__14228" port: "in[0]" }
	terminal	{ cell: "LUT__14247" port: "in[3]" }
	terminal	{ cell: "LUT__14259" port: "in[1]" }
 }
net {
	name: "n10282"
	terminal	{ cell: "LUT__14228" port: "out" }
	terminal	{ cell: "LUT__14231" port: "in[1]" }
 }
net {
	name: "n10283"
	terminal	{ cell: "LUT__14229" port: "out" }
	terminal	{ cell: "LUT__14231" port: "in[2]" }
	terminal	{ cell: "LUT__14250" port: "in[1]" }
 }
net {
	name: "n10284"
	terminal	{ cell: "LUT__14230" port: "out" }
	terminal	{ cell: "LUT__14231" port: "in[3]" }
 }
net {
	name: "n10285"
	terminal	{ cell: "LUT__14231" port: "out" }
	terminal	{ cell: "LUT__14232" port: "in[1]" }
	terminal	{ cell: "LUT__14266" port: "in[0]" }
 }
net {
	name: "n10286"
	terminal	{ cell: "LUT__14233" port: "out" }
	terminal	{ cell: "LUT__14234" port: "in[0]" }
 }
net {
	name: "n10287"
	terminal	{ cell: "LUT__14234" port: "out" }
	terminal	{ cell: "LUT__14254" port: "in[2]" }
	terminal	{ cell: "LUT__14266" port: "in[1]" }
 }
net {
	name: "n10288"
	terminal	{ cell: "LUT__14235" port: "out" }
	terminal	{ cell: "LUT__14236" port: "in[0]" }
	terminal	{ cell: "LUT__14239" port: "in[2]" }
	terminal	{ cell: "LUT__14243" port: "in[0]" }
	terminal	{ cell: "LUT__14263" port: "in[0]" }
	terminal	{ cell: "LUT__14275" port: "in[0]" }
	terminal	{ cell: "LUT__14276" port: "in[0]" }
 }
net {
	name: "n10289"
	terminal	{ cell: "LUT__14236" port: "out" }
	terminal	{ cell: "LUT__14240" port: "in[2]" }
 }
net {
	name: "n10290"
	terminal	{ cell: "LUT__14237" port: "out" }
	terminal	{ cell: "LUT__14240" port: "in[0]" }
 }
net {
	name: "n10291"
	terminal	{ cell: "LUT__14238" port: "out" }
	terminal	{ cell: "LUT__14239" port: "in[1]" }
 }
net {
	name: "n10292"
	terminal	{ cell: "LUT__14239" port: "out" }
	terminal	{ cell: "LUT__14240" port: "in[1]" }
	terminal	{ cell: "LUT__14264" port: "in[0]" }
 }
net {
	name: "n10293"
	terminal	{ cell: "LUT__14240" port: "out" }
	terminal	{ cell: "LUT__14252" port: "in[0]" }
 }
net {
	name: "n10294"
	terminal	{ cell: "LUT__14241" port: "out" }
	terminal	{ cell: "LUT__14252" port: "in[1]" }
 }
net {
	name: "n10295"
	terminal	{ cell: "LUT__14242" port: "out" }
	terminal	{ cell: "LUT__14245" port: "in[0]" }
 }
net {
	name: "n10296"
	terminal	{ cell: "LUT__14243" port: "out" }
	terminal	{ cell: "LUT__14245" port: "in[2]" }
	terminal	{ cell: "LUT__14254" port: "in[3]" }
	terminal	{ cell: "LUT__14277" port: "in[0]" }
 }
net {
	name: "n10297"
	terminal	{ cell: "LUT__14244" port: "out" }
	terminal	{ cell: "LUT__14245" port: "in[3]" }
 }
net {
	name: "n10298"
	terminal	{ cell: "LUT__14245" port: "out" }
	terminal	{ cell: "LUT__14252" port: "in[2]" }
 }
net {
	name: "n10299"
	terminal	{ cell: "LUT__14246" port: "out" }
	terminal	{ cell: "LUT__14247" port: "in[0]" }
	terminal	{ cell: "LUT__14250" port: "in[0]" }
 }
net {
	name: "n10300"
	terminal	{ cell: "LUT__14247" port: "out" }
	terminal	{ cell: "LUT__14251" port: "in[0]" }
 }
net {
	name: "n10301"
	terminal	{ cell: "LUT__14248" port: "out" }
	terminal	{ cell: "LUT__14250" port: "in[2]" }
 }
net {
	name: "n10302"
	terminal	{ cell: "LUT__14249" port: "out" }
	terminal	{ cell: "LUT__14250" port: "in[3]" }
	terminal	{ cell: "LUT__14261" port: "in[1]" }
 }
net {
	name: "n10303"
	terminal	{ cell: "LUT__14250" port: "out" }
	terminal	{ cell: "LUT__14251" port: "in[1]" }
 }
net {
	name: "n10304"
	terminal	{ cell: "LUT__14251" port: "out" }
	terminal	{ cell: "LUT__14252" port: "in[3]" }
 }
net {
	name: "n10305"
	terminal	{ cell: "LUT__14252" port: "out" }
	terminal	{ cell: "LUT__14266" port: "in[2]" }
 }
net {
	name: "n10306"
	terminal	{ cell: "LUT__14253" port: "out" }
	terminal	{ cell: "LUT__14254" port: "in[0]" }
 }
net {
	name: "n10307"
	terminal	{ cell: "LUT__14254" port: "out" }
	terminal	{ cell: "LUT__14265" port: "in[0]" }
 }
net {
	name: "n10308"
	terminal	{ cell: "LUT__14255" port: "out" }
	terminal	{ cell: "LUT__14256" port: "in[3]" }
 }
net {
	name: "n10309"
	terminal	{ cell: "LUT__14256" port: "out" }
	terminal	{ cell: "LUT__14261" port: "in[0]" }
 }
net {
	name: "n10310"
	terminal	{ cell: "LUT__14257" port: "out" }
	terminal	{ cell: "LUT__14259" port: "in[0]" }
 }
net {
	name: "n10311"
	terminal	{ cell: "LUT__14258" port: "out" }
	terminal	{ cell: "LUT__14259" port: "in[2]" }
	terminal	{ cell: "LUT__14274" port: "in[0]" }
 }
net {
	name: "n10312"
	terminal	{ cell: "LUT__14259" port: "out" }
	terminal	{ cell: "LUT__14261" port: "in[2]" }
 }
net {
	name: "n10313"
	terminal	{ cell: "LUT__14260" port: "out" }
	terminal	{ cell: "LUT__14261" port: "in[3]" }
 }
net {
	name: "n10314"
	terminal	{ cell: "LUT__14261" port: "out" }
	terminal	{ cell: "LUT__14265" port: "in[1]" }
 }
net {
	name: "n10315"
	terminal	{ cell: "LUT__14262" port: "out" }
	terminal	{ cell: "LUT__14263" port: "in[1]" }
 }
net {
	name: "n10316"
	terminal	{ cell: "LUT__14263" port: "out" }
	terminal	{ cell: "LUT__14264" port: "in[1]" }
	terminal	{ cell: "LUT__14280" port: "in[0]" }
 }
net {
	name: "n10317"
	terminal	{ cell: "LUT__14264" port: "out" }
	terminal	{ cell: "LUT__14265" port: "in[2]" }
 }
net {
	name: "n10318"
	terminal	{ cell: "LUT__14265" port: "out" }
	terminal	{ cell: "LUT__14266" port: "in[3]" }
 }
net {
	name: "n10319"
	terminal	{ cell: "LUT__14270" port: "out" }
	terminal	{ cell: "LUT__14271" port: "in[0]" }
	terminal	{ cell: "LUT__14272" port: "in[0]" }
	terminal	{ cell: "LUT__14273" port: "in[0]" }
	terminal	{ cell: "LUT__14274" port: "in[1]" }
	terminal	{ cell: "LUT__14275" port: "in[1]" }
	terminal	{ cell: "LUT__14276" port: "in[1]" }
	terminal	{ cell: "LUT__14277" port: "in[1]" }
	terminal	{ cell: "LUT__14280" port: "in[1]" }
 }
net {
	name: "n10320"
	terminal	{ cell: "LUT__14277" port: "out" }
	terminal	{ cell: "LUT__14278" port: "in[0]" }
	terminal	{ cell: "LUT__14279" port: "in[0]" }
 }
net {
	name: "n10321"
	terminal	{ cell: "LUT__14281" port: "out" }
	terminal	{ cell: "LUT__14289" port: "in[1]" }
 }
net {
	name: "n10322"
	terminal	{ cell: "LUT__14282" port: "out" }
	terminal	{ cell: "LUT__14286" port: "in[0]" }
 }
net {
	name: "n10323"
	terminal	{ cell: "LUT__14283" port: "out" }
	terminal	{ cell: "LUT__14286" port: "in[1]" }
 }
net {
	name: "n10324"
	terminal	{ cell: "LUT__14284" port: "out" }
	terminal	{ cell: "LUT__14286" port: "in[2]" }
 }
net {
	name: "n10325"
	terminal	{ cell: "LUT__14285" port: "out" }
	terminal	{ cell: "LUT__14286" port: "in[3]" }
 }
net {
	name: "n10326"
	terminal	{ cell: "LUT__14286" port: "out" }
	terminal	{ cell: "LUT__14288" port: "in[2]" }
 }
net {
	name: "n10327"
	terminal	{ cell: "LUT__14287" port: "out" }
	terminal	{ cell: "LUT__14288" port: "in[3]" }
 }
net {
	name: "n10328"
	terminal	{ cell: "LUT__14288" port: "out" }
	terminal	{ cell: "LUT__14289" port: "in[0]" }
 }
net {
	name: "n10329"
	terminal	{ cell: "LUT__14290" port: "out" }
	terminal	{ cell: "LUT__14292" port: "in[2]" }
 }
net {
	name: "n10330"
	terminal	{ cell: "LUT__14291" port: "out" }
	terminal	{ cell: "LUT__14292" port: "in[3]" }
 }
net {
	name: "n10331"
	terminal	{ cell: "LUT__14292" port: "out" }
	terminal	{ cell: "LUT__14298" port: "in[1]" }
 }
net {
	name: "n10332"
	terminal	{ cell: "LUT__14293" port: "out" }
	terminal	{ cell: "LUT__14297" port: "in[0]" }
 }
net {
	name: "n10333"
	terminal	{ cell: "LUT__14294" port: "out" }
	terminal	{ cell: "LUT__14297" port: "in[1]" }
 }
net {
	name: "n10334"
	terminal	{ cell: "LUT__14295" port: "out" }
	terminal	{ cell: "LUT__14297" port: "in[2]" }
 }
net {
	name: "n10335"
	terminal	{ cell: "LUT__14296" port: "out" }
	terminal	{ cell: "LUT__14297" port: "in[3]" }
 }
net {
	name: "n10336"
	terminal	{ cell: "LUT__14297" port: "out" }
	terminal	{ cell: "LUT__14298" port: "in[0]" }
 }
net {
	name: "n10337"
	terminal	{ cell: "LUT__14299" port: "out" }
	terminal	{ cell: "LUT__14301" port: "in[2]" }
 }
net {
	name: "n10338"
	terminal	{ cell: "LUT__14300" port: "out" }
	terminal	{ cell: "LUT__14301" port: "in[3]" }
 }
net {
	name: "n10339"
	terminal	{ cell: "LUT__14301" port: "out" }
	terminal	{ cell: "LUT__14307" port: "in[1]" }
 }
net {
	name: "n10340"
	terminal	{ cell: "LUT__14302" port: "out" }
	terminal	{ cell: "LUT__14306" port: "in[0]" }
 }
net {
	name: "n10341"
	terminal	{ cell: "LUT__14303" port: "out" }
	terminal	{ cell: "LUT__14306" port: "in[1]" }
 }
net {
	name: "n10342"
	terminal	{ cell: "LUT__14304" port: "out" }
	terminal	{ cell: "LUT__14306" port: "in[2]" }
 }
net {
	name: "n10343"
	terminal	{ cell: "LUT__14305" port: "out" }
	terminal	{ cell: "LUT__14306" port: "in[3]" }
 }
net {
	name: "n10344"
	terminal	{ cell: "LUT__14306" port: "out" }
	terminal	{ cell: "LUT__14307" port: "in[0]" }
 }
net {
	name: "n10345"
	terminal	{ cell: "LUT__14308" port: "out" }
	terminal	{ cell: "LUT__14310" port: "in[2]" }
 }
net {
	name: "n10346"
	terminal	{ cell: "LUT__14309" port: "out" }
	terminal	{ cell: "LUT__14310" port: "in[3]" }
 }
net {
	name: "n10347"
	terminal	{ cell: "LUT__14310" port: "out" }
	terminal	{ cell: "LUT__14316" port: "in[1]" }
 }
net {
	name: "n10348"
	terminal	{ cell: "LUT__14311" port: "out" }
	terminal	{ cell: "LUT__14315" port: "in[0]" }
 }
net {
	name: "n10349"
	terminal	{ cell: "LUT__14312" port: "out" }
	terminal	{ cell: "LUT__14315" port: "in[1]" }
 }
net {
	name: "n10350"
	terminal	{ cell: "LUT__14313" port: "out" }
	terminal	{ cell: "LUT__14315" port: "in[2]" }
 }
net {
	name: "n10351"
	terminal	{ cell: "LUT__14314" port: "out" }
	terminal	{ cell: "LUT__14315" port: "in[3]" }
 }
net {
	name: "n10352"
	terminal	{ cell: "LUT__14315" port: "out" }
	terminal	{ cell: "LUT__14316" port: "in[0]" }
 }
net {
	name: "n10353"
	terminal	{ cell: "LUT__14317" port: "out" }
	terminal	{ cell: "LUT__14321" port: "in[0]" }
 }
net {
	name: "n10354"
	terminal	{ cell: "LUT__14318" port: "out" }
	terminal	{ cell: "LUT__14321" port: "in[1]" }
 }
net {
	name: "n10355"
	terminal	{ cell: "LUT__14319" port: "out" }
	terminal	{ cell: "LUT__14321" port: "in[2]" }
 }
net {
	name: "n10356"
	terminal	{ cell: "LUT__14320" port: "out" }
	terminal	{ cell: "LUT__14321" port: "in[3]" }
 }
net {
	name: "n10357"
	terminal	{ cell: "LUT__14321" port: "out" }
	terminal	{ cell: "LUT__14326" port: "in[2]" }
 }
net {
	name: "n10358"
	terminal	{ cell: "LUT__14322" port: "out" }
	terminal	{ cell: "LUT__14326" port: "in[0]" }
 }
net {
	name: "n10359"
	terminal	{ cell: "LUT__14323" port: "out" }
	terminal	{ cell: "LUT__14325" port: "in[2]" }
 }
net {
	name: "n10360"
	terminal	{ cell: "LUT__14324" port: "out" }
	terminal	{ cell: "LUT__14325" port: "in[3]" }
 }
net {
	name: "n10361"
	terminal	{ cell: "LUT__14325" port: "out" }
	terminal	{ cell: "LUT__14326" port: "in[1]" }
 }
net {
	name: "n10362"
	terminal	{ cell: "LUT__14327" port: "out" }
	terminal	{ cell: "LUT__14335" port: "in[1]" }
 }
net {
	name: "n10363"
	terminal	{ cell: "LUT__14328" port: "out" }
	terminal	{ cell: "LUT__14332" port: "in[0]" }
 }
net {
	name: "n10364"
	terminal	{ cell: "LUT__14329" port: "out" }
	terminal	{ cell: "LUT__14332" port: "in[1]" }
 }
net {
	name: "n10365"
	terminal	{ cell: "LUT__14330" port: "out" }
	terminal	{ cell: "LUT__14332" port: "in[2]" }
 }
net {
	name: "n10366"
	terminal	{ cell: "LUT__14331" port: "out" }
	terminal	{ cell: "LUT__14332" port: "in[3]" }
 }
net {
	name: "n10367"
	terminal	{ cell: "LUT__14332" port: "out" }
	terminal	{ cell: "LUT__14334" port: "in[2]" }
 }
net {
	name: "n10368"
	terminal	{ cell: "LUT__14333" port: "out" }
	terminal	{ cell: "LUT__14334" port: "in[3]" }
 }
net {
	name: "n10369"
	terminal	{ cell: "LUT__14334" port: "out" }
	terminal	{ cell: "LUT__14335" port: "in[0]" }
 }
net {
	name: "n10370"
	terminal	{ cell: "LUT__14336" port: "out" }
	terminal	{ cell: "LUT__14338" port: "in[2]" }
 }
net {
	name: "n10371"
	terminal	{ cell: "LUT__14337" port: "out" }
	terminal	{ cell: "LUT__14338" port: "in[3]" }
 }
net {
	name: "n10372"
	terminal	{ cell: "LUT__14338" port: "out" }
	terminal	{ cell: "LUT__14344" port: "in[1]" }
 }
net {
	name: "n10373"
	terminal	{ cell: "LUT__14339" port: "out" }
	terminal	{ cell: "LUT__14343" port: "in[0]" }
 }
net {
	name: "n10374"
	terminal	{ cell: "LUT__14340" port: "out" }
	terminal	{ cell: "LUT__14343" port: "in[1]" }
 }
net {
	name: "n10375"
	terminal	{ cell: "LUT__14341" port: "out" }
	terminal	{ cell: "LUT__14343" port: "in[2]" }
 }
net {
	name: "n10376"
	terminal	{ cell: "LUT__14342" port: "out" }
	terminal	{ cell: "LUT__14343" port: "in[3]" }
 }
net {
	name: "n10377"
	terminal	{ cell: "LUT__14343" port: "out" }
	terminal	{ cell: "LUT__14344" port: "in[0]" }
 }
net {
	name: "n10378"
	terminal	{ cell: "LUT__14345" port: "out" }
	terminal	{ cell: "LUT__14347" port: "in[2]" }
 }
net {
	name: "n10379"
	terminal	{ cell: "LUT__14346" port: "out" }
	terminal	{ cell: "LUT__14347" port: "in[3]" }
 }
net {
	name: "n10380"
	terminal	{ cell: "LUT__14347" port: "out" }
	terminal	{ cell: "LUT__14353" port: "in[1]" }
 }
net {
	name: "n10381"
	terminal	{ cell: "LUT__14348" port: "out" }
	terminal	{ cell: "LUT__14352" port: "in[0]" }
 }
net {
	name: "n10382"
	terminal	{ cell: "LUT__14349" port: "out" }
	terminal	{ cell: "LUT__14352" port: "in[1]" }
 }
net {
	name: "n10383"
	terminal	{ cell: "LUT__14350" port: "out" }
	terminal	{ cell: "LUT__14352" port: "in[2]" }
 }
net {
	name: "n10384"
	terminal	{ cell: "LUT__14351" port: "out" }
	terminal	{ cell: "LUT__14352" port: "in[3]" }
 }
net {
	name: "n10385"
	terminal	{ cell: "LUT__14352" port: "out" }
	terminal	{ cell: "LUT__14353" port: "in[0]" }
 }
net {
	name: "n10386"
	terminal	{ cell: "LUT__14354" port: "out" }
	terminal	{ cell: "LUT__14358" port: "in[0]" }
 }
net {
	name: "n10387"
	terminal	{ cell: "LUT__14355" port: "out" }
	terminal	{ cell: "LUT__14358" port: "in[1]" }
 }
net {
	name: "n10388"
	terminal	{ cell: "LUT__14356" port: "out" }
	terminal	{ cell: "LUT__14358" port: "in[2]" }
 }
net {
	name: "n10389"
	terminal	{ cell: "LUT__14357" port: "out" }
	terminal	{ cell: "LUT__14358" port: "in[3]" }
 }
net {
	name: "n10390"
	terminal	{ cell: "LUT__14358" port: "out" }
	terminal	{ cell: "LUT__14362" port: "in[2]" }
 }
net {
	name: "n10391"
	terminal	{ cell: "LUT__14359" port: "out" }
	terminal	{ cell: "LUT__14362" port: "in[0]" }
 }
net {
	name: "n10392"
	terminal	{ cell: "LUT__14360" port: "out" }
	terminal	{ cell: "LUT__14361" port: "in[2]" }
 }
net {
	name: "n10393"
	terminal	{ cell: "LUT__14361" port: "out" }
	terminal	{ cell: "LUT__14362" port: "in[1]" }
 }
net {
	name: "n10394"
	terminal	{ cell: "LUT__14363" port: "out" }
	terminal	{ cell: "LUT__14371" port: "in[1]" }
 }
net {
	name: "n10395"
	terminal	{ cell: "LUT__14364" port: "out" }
	terminal	{ cell: "LUT__14368" port: "in[0]" }
 }
net {
	name: "n10396"
	terminal	{ cell: "LUT__14365" port: "out" }
	terminal	{ cell: "LUT__14368" port: "in[1]" }
 }
net {
	name: "n10397"
	terminal	{ cell: "LUT__14366" port: "out" }
	terminal	{ cell: "LUT__14368" port: "in[2]" }
 }
net {
	name: "n10398"
	terminal	{ cell: "LUT__14367" port: "out" }
	terminal	{ cell: "LUT__14368" port: "in[3]" }
 }
net {
	name: "n10399"
	terminal	{ cell: "LUT__14368" port: "out" }
	terminal	{ cell: "LUT__14370" port: "in[2]" }
 }
net {
	name: "n10400"
	terminal	{ cell: "LUT__14369" port: "out" }
	terminal	{ cell: "LUT__14370" port: "in[3]" }
 }
net {
	name: "n10401"
	terminal	{ cell: "LUT__14370" port: "out" }
	terminal	{ cell: "LUT__14371" port: "in[0]" }
 }
net {
	name: "n10402"
	terminal	{ cell: "LUT__14372" port: "out" }
	terminal	{ cell: "LUT__14374" port: "in[2]" }
 }
net {
	name: "n10403"
	terminal	{ cell: "LUT__14373" port: "out" }
	terminal	{ cell: "LUT__14374" port: "in[3]" }
 }
net {
	name: "n10404"
	terminal	{ cell: "LUT__14374" port: "out" }
	terminal	{ cell: "LUT__14380" port: "in[1]" }
 }
net {
	name: "n10405"
	terminal	{ cell: "LUT__14375" port: "out" }
	terminal	{ cell: "LUT__14379" port: "in[0]" }
 }
net {
	name: "n10406"
	terminal	{ cell: "LUT__14376" port: "out" }
	terminal	{ cell: "LUT__14379" port: "in[1]" }
 }
net {
	name: "n10407"
	terminal	{ cell: "LUT__14377" port: "out" }
	terminal	{ cell: "LUT__14379" port: "in[2]" }
 }
net {
	name: "n10408"
	terminal	{ cell: "LUT__14378" port: "out" }
	terminal	{ cell: "LUT__14379" port: "in[3]" }
 }
net {
	name: "n10409"
	terminal	{ cell: "LUT__14379" port: "out" }
	terminal	{ cell: "LUT__14380" port: "in[0]" }
 }
net {
	name: "n10410"
	terminal	{ cell: "LUT__14381" port: "out" }
	terminal	{ cell: "LUT__14385" port: "in[0]" }
 }
net {
	name: "n10411"
	terminal	{ cell: "LUT__14382" port: "out" }
	terminal	{ cell: "LUT__14385" port: "in[1]" }
 }
net {
	name: "n10412"
	terminal	{ cell: "LUT__14383" port: "out" }
	terminal	{ cell: "LUT__14385" port: "in[2]" }
 }
net {
	name: "n10413"
	terminal	{ cell: "LUT__14384" port: "out" }
	terminal	{ cell: "LUT__14385" port: "in[3]" }
 }
net {
	name: "n10414"
	terminal	{ cell: "LUT__14385" port: "out" }
	terminal	{ cell: "LUT__14390" port: "in[2]" }
 }
net {
	name: "n10415"
	terminal	{ cell: "LUT__14386" port: "out" }
	terminal	{ cell: "LUT__14390" port: "in[0]" }
 }
net {
	name: "n10416"
	terminal	{ cell: "LUT__14387" port: "out" }
	terminal	{ cell: "LUT__14389" port: "in[3]" }
 }
net {
	name: "n10417"
	terminal	{ cell: "LUT__14388" port: "out" }
	terminal	{ cell: "LUT__14389" port: "in[0]" }
 }
net {
	name: "n10418"
	terminal	{ cell: "LUT__14389" port: "out" }
	terminal	{ cell: "LUT__14390" port: "in[1]" }
 }
net {
	name: "n10419"
	terminal	{ cell: "LUT__14391" port: "out" }
	terminal	{ cell: "LUT__14395" port: "in[0]" }
 }
net {
	name: "n10420"
	terminal	{ cell: "LUT__14392" port: "out" }
	terminal	{ cell: "LUT__14395" port: "in[1]" }
 }
net {
	name: "n10421"
	terminal	{ cell: "LUT__14393" port: "out" }
	terminal	{ cell: "LUT__14395" port: "in[2]" }
 }
net {
	name: "n10422"
	terminal	{ cell: "LUT__14394" port: "out" }
	terminal	{ cell: "LUT__14395" port: "in[3]" }
 }
net {
	name: "n10423"
	terminal	{ cell: "LUT__14395" port: "out" }
	terminal	{ cell: "LUT__14400" port: "in[2]" }
 }
net {
	name: "n10424"
	terminal	{ cell: "LUT__14396" port: "out" }
	terminal	{ cell: "LUT__14400" port: "in[0]" }
 }
net {
	name: "n10425"
	terminal	{ cell: "LUT__14397" port: "out" }
	terminal	{ cell: "LUT__14399" port: "in[3]" }
 }
net {
	name: "n10426"
	terminal	{ cell: "LUT__14398" port: "out" }
	terminal	{ cell: "LUT__14399" port: "in[0]" }
 }
net {
	name: "n10427"
	terminal	{ cell: "LUT__14399" port: "out" }
	terminal	{ cell: "LUT__14400" port: "in[1]" }
 }
net {
	name: "n10428"
	terminal	{ cell: "LUT__14401" port: "out" }
	terminal	{ cell: "LUT__14409" port: "in[1]" }
 }
net {
	name: "n10429"
	terminal	{ cell: "LUT__14402" port: "out" }
	terminal	{ cell: "LUT__14406" port: "in[0]" }
 }
net {
	name: "n10430"
	terminal	{ cell: "LUT__14403" port: "out" }
	terminal	{ cell: "LUT__14406" port: "in[1]" }
 }
net {
	name: "n10431"
	terminal	{ cell: "LUT__14404" port: "out" }
	terminal	{ cell: "LUT__14406" port: "in[2]" }
 }
net {
	name: "n10432"
	terminal	{ cell: "LUT__14405" port: "out" }
	terminal	{ cell: "LUT__14406" port: "in[3]" }
 }
net {
	name: "n10433"
	terminal	{ cell: "LUT__14406" port: "out" }
	terminal	{ cell: "LUT__14408" port: "in[2]" }
 }
net {
	name: "n10434"
	terminal	{ cell: "LUT__14407" port: "out" }
	terminal	{ cell: "LUT__14408" port: "in[3]" }
 }
net {
	name: "n10435"
	terminal	{ cell: "LUT__14408" port: "out" }
	terminal	{ cell: "LUT__14409" port: "in[0]" }
 }
net {
	name: "n10436"
	terminal	{ cell: "LUT__14410" port: "out" }
	terminal	{ cell: "LUT__14418" port: "in[1]" }
 }
net {
	name: "n10437"
	terminal	{ cell: "LUT__14411" port: "out" }
	terminal	{ cell: "LUT__14415" port: "in[0]" }
 }
net {
	name: "n10438"
	terminal	{ cell: "LUT__14412" port: "out" }
	terminal	{ cell: "LUT__14415" port: "in[1]" }
 }
net {
	name: "n10439"
	terminal	{ cell: "LUT__14413" port: "out" }
	terminal	{ cell: "LUT__14415" port: "in[2]" }
 }
net {
	name: "n10440"
	terminal	{ cell: "LUT__14414" port: "out" }
	terminal	{ cell: "LUT__14415" port: "in[3]" }
 }
net {
	name: "n10441"
	terminal	{ cell: "LUT__14415" port: "out" }
	terminal	{ cell: "LUT__14417" port: "in[2]" }
 }
net {
	name: "n10442"
	terminal	{ cell: "LUT__14416" port: "out" }
	terminal	{ cell: "LUT__14417" port: "in[3]" }
 }
net {
	name: "n10443"
	terminal	{ cell: "LUT__14417" port: "out" }
	terminal	{ cell: "LUT__14418" port: "in[0]" }
 }
net {
	name: "n10444"
	terminal	{ cell: "LUT__14421" port: "out" }
	terminal	{ cell: "LUT__14423" port: "in[0]" }
 }
net {
	name: "n10445"
	terminal	{ cell: "LUT__14422" port: "out" }
	terminal	{ cell: "LUT__14423" port: "in[1]" }
 }
net {
	name: "MipiDphyRx1_STOPSTATE_CLK"
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_CLK" port: "inpad" }
	terminal	{ cell: "la0_probe17~FF" port: "D" }
 }
net {
	name: "oTestPort[2]"
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN1" port: "in" }
	terminal	{ cell: "oTestPort[2]" port: "outpad" }
 }
net {
	name: "oTestPort[10]"
	terminal	{ cell: "MipiDphyRx1_RX_ACTIVE_HS_LAN0" port: "in" }
	terminal	{ cell: "oTestPort[10]" port: "outpad" }
	terminal	{ cell: "la0_probe7~FF" port: "D" }
 }
net {
	name: "oTestPort[7]"
	terminal	{ cell: "MipiDphyRx1_RX_CLK_ACTIVE_HS" port: "inpad" }
	terminal	{ cell: "oTestPort[7]" port: "outpad" }
	terminal	{ cell: "la0_probe11~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_CONTENTION_LP1"
	terminal	{ cell: "MipiDphyRx1_ERR_CONTENTION_LP1" port: "inpad" }
	terminal	{ cell: "la0_probe8~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_STOPSTATE_LAN0"
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN0" port: "in" }
	terminal	{ cell: "la0_probe15~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_CONTENTION_LP0"
	terminal	{ cell: "MipiDphyRx1_ERR_CONTENTION_LP0" port: "inpad" }
	terminal	{ cell: "la0_probe1~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_DIRECTION"
	terminal	{ cell: "MipiDphyRx1_DIRECTION" port: "inpad" }
	terminal	{ cell: "la0_probe4~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_TRIGGER_ESC[0]"
	terminal	{ cell: "MipiDphyRx1_RX_TRIGGER_ESC[0]" port: "inpad" }
	terminal	{ cell: "la0_probe16~FF" port: "D" }
 }
net {
	name: "oTestPort[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" port: "in" }
	terminal	{ cell: "oTestPort[4]" port: "outpad" }
	terminal	{ cell: "la0_probe5[0]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[1]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_ESC_LAN0"
	terminal	{ cell: "MipiDphyRx1_ERR_ESC_LAN0" port: "inpad" }
	terminal	{ cell: "la0_probe2~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[2]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[3]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[5]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[6]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[7]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "D" }
 }
net {
	name: "oTestPort[3]"
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" port: "in" }
	terminal	{ cell: "oTestPort[3]" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0" port: "in" }
	terminal	{ cell: "la0_probe13~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_SYNC_HS_LAN1"
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN1" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "D" }
	terminal	{ cell: "LUT__13848" port: "in[1]" }
 }
net {
	name: "oTestPort[0]"
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN0" port: "in" }
	terminal	{ cell: "oTestPort[0]" port: "outpad" }
	terminal	{ cell: "la0_probe18[0]~FF" port: "D" }
 }
net {
	name: "jtag_inst2_UPDATE"
	terminal	{ cell: "jtag_inst2_UPDATE" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__4345" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4361" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4363" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4367" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4370" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4727" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4732" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__4736" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5282" port: "in[1]" }
 }
net {
	name: "jtag_inst2_TDI"
	terminal	{ cell: "jtag_inst2_TDI" port: "inpad" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__4743" port: "in[0]" }
 }
net {
	name: "jtag_inst2_TCK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "jtag_inst2_TCK" port: "inpad" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "CLK" }
 }
net {
	name: "jtag_inst2_SHIFT"
	terminal	{ cell: "jtag_inst2_SHIFT" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__4437" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5283" port: "in[1]" }
 }
net {
	name: "jtag_inst2_SEL"
	terminal	{ cell: "jtag_inst2_SEL" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__5282" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5283" port: "in[0]" }
 }
net {
	name: "jtag_inst2_RESET"
	terminal	{ cell: "jtag_inst2_RESET" port: "inpad" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "SR" }
 }
net {
	name: "jtag_inst2_CAPTURE"
	terminal	{ cell: "jtag_inst2_CAPTURE" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__4364" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__4437" port: "in[1]" }
 }
net {
	name: "pll_inst2_LOCKED"
	terminal	{ cell: "pll_inst2_LOCKED" port: "inpad" }
	terminal	{ cell: "LUT__13845" port: "in[1]" }
 }
net {
	name: "iVCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iVCLK" port: "inpad" }
	terminal	{ cell: "rVRST~FF" port: "CLK" }
	terminal	{ cell: "rnVRST~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511De~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rORP[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rRA[12]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "iVCLK~CLKOUT~2~605" port: "outpad" }
	terminal	{ cell: "iVCLK~CLKOUT~333~329" port: "outpad" }
 }
net {
	name: "pll_inst1_LOCKED"
	terminal	{ cell: "pll_inst1_LOCKED" port: "inpad" }
	terminal	{ cell: "LUT__13845" port: "in[0]" }
	terminal	{ cell: "LUT__13991" port: "in[1]" }
 }
net {
	name: "iBCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iBCLK" port: "inpad" }
	terminal	{ cell: "rBRST~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RCLK" }
	terminal	{ cell: "iBCLK~CLKOUT~333~334" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~335" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~336" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~337" port: "out" }
 }
net {
	name: "iSCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iSCLK" port: "inpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "CLK" }
	terminal	{ cell: "oLed[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "CLK" }
	terminal	{ cell: "rSRST_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "wCdcFifoFull_2~FF" port: "CLK" }
	terminal	{ cell: "wVideoVd~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "wVideofull~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[5]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[1].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
 }
net {
	name: "iPushSw[0]"
	terminal	{ cell: "iPushSw[0]" port: "inpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N~FF" port: "SR" }
	terminal	{ cell: "rBRST~FF" port: "SR" }
	terminal	{ cell: "rVRST~FF" port: "SR" }
	terminal	{ cell: "rnVRST~FF" port: "SR" }
	terminal	{ cell: "rSRST_2~FF" port: "SR" }
 }
net {
	name: "iAdv7511Scl"
	terminal	{ cell: "iAdv7511Scl" port: "in" }
	terminal	{ cell: "LUT__14001" port: "in[1]" }
 }
net {
	name: "iAdv7511Sda"
	terminal	{ cell: "iAdv7511Sda" port: "in" }
	terminal	{ cell: "LUT__14010" port: "in[0]" }
	terminal	{ cell: "LUT__14018" port: "in[0]" }
	terminal	{ cell: "LUT__14022" port: "in[0]" }
	terminal	{ cell: "LUT__14024" port: "in[0]" }
	terminal	{ cell: "LUT__14140" port: "in[2]" }
	terminal	{ cell: "LUT__14144" port: "in[0]" }
	terminal	{ cell: "LUT__14147" port: "in[0]" }
 }
net {
	name: "oTestPort[1]"
	terminal	{ cell: "MipiDphyRx1_RX_CLK_ESC_LAN0" port: "inpad" }
	terminal	{ cell: "oTestPort[1]" port: "outpad" }
 }
net {
	name: "oTestPort[17]"
	type: GLOBAL_CLOCK
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS" port: "inpad" }
	terminal	{ cell: "oTestPort[17]" port: "outpad" }
	terminal	{ cell: "la0_probe18[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "CLK" }
	terminal	{ cell: "la0_probe15~FF" port: "CLK" }
	terminal	{ cell: "la0_probe2~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0~FF" port: "CLK" }
	terminal	{ cell: "la0_probe16~FF" port: "CLK" }
	terminal	{ cell: "la0_probe4~FF" port: "CLK" }
	terminal	{ cell: "la0_probe1~FF" port: "CLK" }
	terminal	{ cell: "la0_probe8~FF" port: "CLK" }
	terminal	{ cell: "la0_probe12~FF" port: "CLK" }
	terminal	{ cell: "la0_probe11~FF" port: "CLK" }
	terminal	{ cell: "la0_probe7~FF" port: "CLK" }
	terminal	{ cell: "la0_probe14~FF" port: "CLK" }
	terminal	{ cell: "la0_probe5[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe3~FF" port: "CLK" }
	terminal	{ cell: "la0_probe9~FF" port: "CLK" }
	terminal	{ cell: "la0_probe17~FF" port: "CLK" }
	terminal	{ cell: "wCddFifoFull~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[18].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$2" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$b12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo__D$c1" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i25_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i26_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H1" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RCLK" }
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" port: "out" }
 }
net {
	name: "oTestPort[25]"
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN1" port: "in" }
	terminal	{ cell: "oTestPort[25]" port: "outpad" }
	terminal	{ cell: "LUT__13848" port: "in[0]" }
 }
net {
	name: "oTestPort[24]"
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN0" port: "in" }
	terminal	{ cell: "oTestPort[24]" port: "outpad" }
	terminal	{ cell: "la0_probe14~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_CONTROL_LAN0"
	terminal	{ cell: "MipiDphyRx1_ERR_CONTROL_LAN0" port: "inpad" }
	terminal	{ cell: "la0_probe0~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN0" port: "in" }
	terminal	{ cell: "la0_probe9~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_ERR_SOT_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_HS_LAN0" port: "in" }
	terminal	{ cell: "la0_probe3~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[0]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" port: "in" }
	terminal	{ cell: "la0_probe6[0]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[1]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[2]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[3]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[5]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[6]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[7]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "D" }
 }
net {
	name: "iCfgCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iCfgCLK" port: "inpad" }
	terminal	{ cell: "iCfgCLK~CLKOUT~1~37" port: "outpad" }
 }
net {
	name: "iFBCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iFBCLK" port: "inpad" }
	terminal	{ cell: "iFBCLK~CLKOUT~102~1" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38_net"
	type: PERIPHERY
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" port: "OUT" }
	terminal	{ cell: "pt_input_flop_0" port: "CLK" }
	terminal	{ cell: "pt_input_flop_1" port: "CLK" }
	terminal	{ cell: "pt_input_flop_2" port: "CLK" }
	terminal	{ cell: "pt_input_flop_10" port: "CLK" }
	terminal	{ cell: "pt_input_flop_9" port: "CLK" }
	terminal	{ cell: "pt_input_flop_8" port: "CLK" }
	terminal	{ cell: "pt_input_flop_7" port: "CLK" }
	terminal	{ cell: "pt_input_flop_6" port: "CLK" }
	terminal	{ cell: "pt_input_flop_5" port: "CLK" }
	terminal	{ cell: "pt_input_flop_4" port: "CLK" }
	terminal	{ cell: "pt_input_flop_3" port: "CLK" }
	terminal	{ cell: "pt_input_flop_18" port: "CLK" }
	terminal	{ cell: "pt_input_flop_17" port: "CLK" }
	terminal	{ cell: "pt_input_flop_16" port: "CLK" }
	terminal	{ cell: "pt_input_flop_15" port: "CLK" }
	terminal	{ cell: "pt_input_flop_14" port: "CLK" }
	terminal	{ cell: "pt_input_flop_13" port: "CLK" }
	terminal	{ cell: "pt_input_flop_12" port: "CLK" }
	terminal	{ cell: "pt_input_flop_11" port: "CLK" }
	terminal	{ cell: "pt_input_flop_19" port: "CLK" }
	terminal	{ cell: "pt_input_flop_20" port: "CLK" }
	terminal	{ cell: "pt_input_flop_21" port: "CLK" }
	terminal	{ cell: "pt_input_flop_22" port: "CLK" }
	terminal	{ cell: "pt_input_flop_23" port: "CLK" }
	terminal	{ cell: "pt_input_flop_24" port: "CLK" }
	terminal	{ cell: "pt_input_flop_25" port: "CLK" }
	terminal	{ cell: "pt_input_flop_26" port: "CLK" }
	terminal	{ cell: "pt_output_flop_29" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~334_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~334" port: "OUT" }
	terminal	{ cell: "pt_input_flop_28" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~335_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~335" port: "OUT" }
	terminal	{ cell: "pt_input_flop_27" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~336_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~336" port: "OUT" }
	terminal	{ cell: "pt_output_flop_31" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~337_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~337" port: "OUT" }
	terminal	{ cell: "pt_output_flop_30" port: "CLK" }
 }
net {
	name: "pt_input_flop_0_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_0" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_1_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_1" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_SYNC_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_10_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_10" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" port: "IN" }
 }
net {
	name: "pt_input_flop_11_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_11" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" port: "IN" }
 }
net {
	name: "pt_input_flop_12_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_12" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" port: "IN" }
 }
net {
	name: "pt_input_flop_13_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_13" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" port: "IN" }
 }
net {
	name: "pt_input_flop_14_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_14" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" port: "IN" }
 }
net {
	name: "pt_input_flop_15_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_15" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" port: "IN" }
 }
net {
	name: "pt_input_flop_16_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_16" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" port: "IN" }
 }
net {
	name: "pt_input_flop_17_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_17" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" port: "IN" }
 }
net {
	name: "pt_input_flop_18_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_18" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" port: "IN" }
 }
net {
	name: "pt_input_flop_19_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_19" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_2_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_2" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_ACTIVE_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_20_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_20" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_21_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_21" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_22_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_22" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_23_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_23" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_24_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_24" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_25_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_25" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_26_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_26" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_27_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_27" port: "Q" }
	terminal	{ cell: "iAdv7511Scl" port: "IN" }
 }
net {
	name: "pt_input_flop_28_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_28" port: "Q" }
	terminal	{ cell: "iAdv7511Sda" port: "IN" }
 }
net {
	name: "pt_input_flop_3_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_3" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" port: "IN" }
 }
net {
	name: "pt_input_flop_4_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_4" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" port: "IN" }
 }
net {
	name: "pt_input_flop_5_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_5" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" port: "IN" }
 }
net {
	name: "pt_input_flop_6_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_6" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" port: "IN" }
 }
net {
	name: "pt_input_flop_7_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_7" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" port: "IN" }
 }
net {
	name: "pt_input_flop_8_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_8" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" port: "IN" }
 }
net {
	name: "pt_input_flop_9_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_9" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" port: "IN" }
 }
net {
	name: "MipiDphyRx1_RST0_N_net"
	type: PERIPHERY
	terminal	{ cell: "MipiDphyRx1_RST0_N" port: "OUT" }
	terminal	{ cell: "pt_output_flop_29" port: "D" }
 }
net {
	name: "oAdv7511SclOe_net"
	type: PERIPHERY
	terminal	{ cell: "oAdv7511SclOe" port: "OUT" }
	terminal	{ cell: "pt_output_flop_30" port: "D" }
 }
net {
	name: "oAdv7511SdaOe_net"
	type: PERIPHERY
	terminal	{ cell: "oAdv7511SdaOe" port: "OUT" }
	terminal	{ cell: "pt_output_flop_31" port: "D" }
 }
