

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 12:21:19 PST 2020

#=== Post-Implementation Resource usage ===
CLB:            800
LUT:           3575
FF:            3927
DSP:              0
BRAM:            44
SRL:             55
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.433
CP achieved post-implementation:    3.139
Timing met
