
#â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸
#THIS SEEMS 2 BE]ON BUT ITS DIFFERENT THAN THE ONES I "MADE FROM SCRATCH"
#its using the "independant "Q" states from the old ones i made, 
#maybe i could fix the new ones just buy using "INdependant "Q" states? 

#ğŸ“…ï¸ur better off trying 2 fix "THIS ONE" (organize wires) 
#than the other <3 
#ğŸ“…ï¸seems as if the result was diff cuz we used diff wires "not qstates"
#but just didn't smush wires up as much... look over this and 4 fut ref!

#ğŸ“…ï¸the wires could probably be a bit cleaner so u can understand this better
#(the pre latch's are in "11's"!(can u at least dial them back right behind starting? ) 

#ğŸ‘¨ğŸ½â€ğŸš€ï¸
#i made this so u can still detach and use latch (wire order wise) 
#since ur never gonna detatch and use "pre latch..." w/e but yea 

#u will do "BIT(mux)" like this or anything else that comes "Behind" 
#another chip 
#also . swapping chip yr numbers coulndt be easier if u tried <3 
#ğŸ‘¨ğŸ½â€ğŸš€ï¸
#â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸â—ï¸

#ğŸ”˜ï¸#ğŸ”˜ï¸#ğŸ”˜ï¸#ğŸ”˜ï¸#ğŸ”˜ï¸
#clock	= 16
0000 0111, 0000 0111, 0000 0011 0000 0011
#switch_0 = 17
0000 0101, 0000 0101,0000 0011 0000 0011
#
#switch_1 = 18
0000 0110, 0000 0110, 0000 0011 0000 0011

#we will always fill these by default or leave mt same diff
#ğŸ”˜ï¸#ğŸ”˜ï¸#ğŸ”˜ï¸#ğŸ”˜ï¸#ğŸ”˜ï¸
#CLI 3

0000 0011 0000 00110000 0011,0000 0101
0000 0011 0000 00110000 0011,0000 0110
0000 0011 0000 00110000 0011,0000 0111
########################################

#ğŸª£ï¸ 0001 0011 < 0001 0100
#ğŸ„ï¸
#MUX1 START


#/**
# * Multiplexor:
# * out = a if sel == 0
# *       b otherwise
# */

#CHIP Mux {
#    IN a, b, sel;
#    OUT out;

#####################
#(last number [dff])ğŸª£ï¸ = 0001 0111 #ğŸ¦¢ï¸(fresh swap)
#####################
#24ğŸª¡ï¸19 = a in 
0001 1000 #0001 0011 (24)
0000 0011
0000 0011
0000 0101
#25ğŸª¡ï¸20 = b in 
0001 1001 #0001 0100 
0000 0011
0000 0011 
0000 0110
#26ğŸª¡ï¸21 = sel in 
0001 1010  #0001 0101 
0000 0011
0000 0011 
0000 0111
#27ğŸª¡ï¸22 = out
#0001 1011 #0001 0110 ğŸ¦¢ï¸(fin in)
#0000 0011
#0000 0011 , #loop back up here
#???? #????
#    PARTS:
#####################


#    Not(in=sel, out=Notsel);
#27ğŸª¡ï¸23 = Notsel
0001 1011 #0001 0111  #ğŸ¦¢ï¸
0000 1000
0000 0011 ,
0001 1010  #0001 0101 #ğŸ¦¢ï¸finot

###################
#CLI STARTERS OUT

#0000 0011 0000 00110000 0011,0001 1000
#0000 0011 0000 00110000 0011,0001 1011
#0000 0011 0000 00110000 0011,	0001 1010
##################

 #################
   # And(a=a, b=Notsel, out=NotselAnda);
 #28(ğŸª¡ï¸24 = And1
0001 1100 #0001 1000,    #ğŸ¦¢ï¸ (tricky cuz same #set!)
 0000 1000, #

 0001 1011 #0001 0111  # < b ğŸ’±ï¸(reswaps)
 0001 1000 #0001 0011	# < a ğŸ’±ï¸
 
##########&10
 0001 1100 #0001 1000, #ğŸ¦¢ï¸
 0000 1000
 0000 0010 #!
 0001 1100 #0001 1000, #ğŸ¦¢ï¸
 
 #####&!!
  0001 1100 #0001 1000, #ğŸ¦¢ï¸
 0000 1000
 0000 0011 #&
0001 1100 #0001 1000, #ğŸ¦¢ï¸
 #######]}&=ON
 
 #a=a, b=Notsel[cli]ON
 #0000 0011 0000 00110000 0011,0001 1100  #]on2]3! #ğŸ¦¢ï¸
 ###########################################
 
 #&++
#|   a   |   b   |  out  |
#|   0   |   0   |   0   |
#|   0   |   1   |   0   |  # = high z out. 
#|   1   |   0   |   0   |  # = GOOD 
#|   1   |   1   |   1   |

###########################################ğŸ§¶ï¸unvinğŸ§¶ï¸
  #  And(a=b, b=sel, out=selAndb);
  
  ###################
#CLI STARTERS OUT

0000 0011 0000 00110000 0011,0001 1001 
0000 0011 0000 00110000 0011,0001 1010 
##################
   #################
 #29ğŸª¡ï¸25 = And2
0001 1101,  #0001 1001 #ğŸ¦¢ï¸29
 0000 1000, #ğŸª¢ï¸

 0001 1010   # < b
 0001 1001 	# < a
 
##########&z
0001 1101,  #0001 1001 #ğŸ¦¢ï¸
 0000 1000
 0000 0010 #!
 0001 1101, #0001 1001   #ğŸ¦¢ï¸
 
 #####&!
 0001 1101, #0001 1001
 0000 1000
 0000 0011 #&
0001 1101, #0001 1001
 #######]}&=OFF
  #And(a=b, b=sel[cli]OFF
 #0000 0011 0000 00110000 0011,0001 1101 #]on2],3?]ON
###################################################################
   # Or(a=NotselAnda, b=selAndb, out=out);
  
 # its 2nots and nand = 5 
 ###################################################################
 #30ğŸª¡ï¸26 = or.#ğŸ¦¢ï¸
 
 0000 0011 0000 00110000 0011,0001 1100 #nns
0000 0011 0000 00110000 0011,0001 1101 #snb
############################CLI
 #!a
 0001 1100,  0000 1000 0000 0011 , 0001 1100
 #!b
0001 1101  0000 1000 0000 0011 , 0001 1101 
 
 0000 0011 0000 00110000 0011, 0001 1100
0000 0011 0000 00110000 0011,0001 1101 
 #################@
0001 1101 #0001 1010  #30ğŸª¡ï¸26
 0000 1000, 

 0001 1100#0001 1001  # < b #ğŸ¦¢ï¸
0001 1101  #0001 1000	# < a #ğŸ¦¢ï¸
 
##########NOT(no not here for "OR"tx...weird...
 
0001 1101#0001 1010 #ğŸ¦¢ï¸
0000 1000, 
 0000 0010 #
0001 1101#0001 1010 #ğŸ¦¢ï¸
 ################@
#CLI out
0000 0011
0000 0011
0000 0011 

0001 1101
#

#mux
#|   a   |   b   |  sel  |  out  |
#|   0   |   0   |   0   |   0   |
#|   0   |   0   |   1   |   0   |
#|   0   |   1   |   0   |   0   |
#|   0   |   1   |   1   |   1   | #off?no(clk is last
#|   1   |   0   |   0   |   1   | 
#|   1   |   0   |   1   |   0   |
#|   1   |   1   |   0   |   1   |
#|   1   |   1   |   1   |   1   |

 #}MUX]NU]ON
 
 #o|++
#|   a   |   b   |  out  |
#|   0   |   0   |   0   |
#|   0   |   1   |   1   |  # = high z out. 
#|   1   |   0   |   1   |  # = GOOD 
#|   1   |   1   |   1   |
