

================================================================
== Vivado HLS Report for 'fast_atan'
================================================================
* Date:           Sat Dec 12 13:15:55 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        HLS
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.63|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   50|   50|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    563|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     14|    2767|   5552|
|Memory           |        1|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    322|
|Register         |        -|      -|     854|    275|
+-----------------+---------+-------+--------+-------+
|Total            |        1|     14|    3621|   6712|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      6|       3|     12|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |                    Instance                   |                   Module                   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |fast_atan_dcmp_64ns_64ns_1_3_U14               |fast_atan_dcmp_64ns_64ns_1_3                |        0|      0|  130|  469|
    |fast_atan_fadd_32ns_32ns_32_5_full_dsp_U2      |fast_atan_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|  205|  390|
    |fast_atan_faddfsub_32ns_32ns_32_5_full_dsp_U3  |fast_atan_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |fast_atan_fcmp_32ns_32ns_1_3_U9                |fast_atan_fcmp_32ns_32ns_1_3                |        0|      0|   66|  239|
    |fast_atan_fcmp_32ns_32ns_1_3_U10               |fast_atan_fcmp_32ns_32ns_1_3                |        0|      0|   66|  239|
    |fast_atan_fcmp_32ns_32ns_1_3_U11               |fast_atan_fcmp_32ns_32ns_1_3                |        0|      0|   66|  239|
    |fast_atan_fcmp_32ns_32ns_1_3_U12               |fast_atan_fcmp_32ns_32ns_1_3                |        0|      0|   66|  239|
    |fast_atan_fcmp_32ns_32ns_1_3_U13               |fast_atan_fcmp_32ns_32ns_1_3                |        0|      0|   66|  239|
    |fast_atan_fdiv_32ns_32ns_32_16_U6              |fast_atan_fdiv_32ns_32ns_32_16              |        0|      0|  761|  994|
    |fast_atan_fmul_32ns_32ns_32_4_max_dsp_U4       |fast_atan_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |fast_atan_fmul_32ns_32ns_32_4_max_dsp_U5       |fast_atan_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |fast_atan_fpext_32ns_64_3_U8                   |fast_atan_fpext_32ns_64_3                   |        0|      0|  100|  138|
    |fast_atan_fsub_32ns_32ns_32_5_full_dsp_U0      |fast_atan_fsub_32ns_32ns_32_5_full_dsp      |        0|      2|  205|  390|
    |fast_atan_fsub_32ns_32ns_32_5_full_dsp_U1      |fast_atan_fsub_32ns_32ns_32_5_full_dsp      |        0|      2|  205|  390|
    |fast_atan_sitofp_32ns_32_6_U7                  |fast_atan_sitofp_32ns_32_6                  |        0|      0|  340|  554|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |Total                                          |                                            |        0|     14| 2767| 5552|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +-------------------+---------------------------+---------+------+-----+------+-------------+
    |       Memory      |           Module          | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------------+---------+------+-----+------+-------------+
    |fast_atan_table_U  |fast_atan_fast_atan_table  |        1|   257|   32|     1|         8224|
    +-------------------+---------------------------+---------+------+-----+------+-------------+
    |Total              |                           |        1|   257|   32|     1|         8224|
    +-------------------+---------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |sh_assign_fu_310_p2     |     +    |      0|  0|    9|           9|           8|
    |tmp_s_fu_422_p2         |     +    |      0|  0|    9|           9|           1|
    |p_Val2_i_i_fu_395_p2    |     -    |      0|  0|   32|           1|          32|
    |tmp_17_i_i_fu_324_p2    |     -    |      0|  0|    8|           7|           8|
    |base_angle_4_fu_433_p3  |  Select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_378_p3      |  Select  |      0|  0|   78|           1|          78|
    |p_Val2_8_fu_401_p3      |  Select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_344_p3   |  Select  |      0|  0|    9|           1|           9|
    |ap_sig_bdd_1026         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_1047         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_1403         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_290          |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_394          |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_865          |    and   |      0|  0|    1|           1|           1|
    |tmp_19_i_i_fu_362_p2    |   lshr   |      0|  0|   63|          24|          24|
    |or_cond_fu_274_p2       |    or    |      0|  0|    1|           1|           1|
    |tmp_21_i_i_fu_372_p2    |    shl   |      0|  0|  239|          78|          78|
    |angle_3_neg_fu_443_p2   |    xor   |      0|  0|   45|          32|          33|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0|  563|         171|         342|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_reg_phiprechg_base_angle_reg_107pp0_it20  |  32|          2|   32|         64|
    |ap_reg_phiprechg_p_0_reg_117pp0_it46         |  32|          2|   32|         64|
    |ap_reg_phiprechg_p_0_reg_117pp0_it50         |  32|          2|   32|         64|
    |grp_fu_155_opcode                            |   2|          3|    2|          6|
    |grp_fu_155_p0                                |  32|          5|   32|        160|
    |grp_fu_155_p1                                |  32|          5|   32|        160|
    |grp_fu_175_p0                                |  32|          3|   32|         96|
    |grp_fu_175_p1                                |  32|          3|   32|         96|
    |grp_fu_200_p0                                |  32|          3|   32|         96|
    |grp_fu_205_p0                                |  32|          3|   32|         96|
    |p_0_phi_fu_121_p18                           |  32|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 322|         33|  322|        966|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |alpha_1_reg_510                              |  32|   0|   32|          0|
    |alpha_reg_593                                |  32|   0|   32|          0|
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_reg_phiprechg_base_angle_reg_107pp0_it20  |  32|   0|   32|          0|
    |ap_reg_phiprechg_p_0_reg_117pp0_it10         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it11         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it12         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it13         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it14         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it15         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it16         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it17         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it18         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it19         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it20         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it21         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it22         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it23         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it24         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it25         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it26         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it27         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it28         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it29         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it3          |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it30         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it31         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it32         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it33         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it34         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it35         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it36         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it37         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it38         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it39         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it4          |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it40         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it41         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it42         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it43         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it44         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it45         |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it46         |  32|   0|   32|          0|
    |ap_reg_phiprechg_p_0_reg_117pp0_it47         |  32|   0|   32|          0|
    |ap_reg_phiprechg_p_0_reg_117pp0_it48         |  32|   0|   32|          0|
    |ap_reg_phiprechg_p_0_reg_117pp0_it49         |  32|   0|   32|          0|
    |ap_reg_phiprechg_p_0_reg_117pp0_it5          |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it50         |  32|   0|   32|          0|
    |ap_reg_phiprechg_p_0_reg_117pp0_it6          |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it7          |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it8          |   1|   0|   32|         31|
    |ap_reg_phiprechg_p_0_reg_117pp0_it9          |   1|   0|   32|         31|
    |ap_reg_ppiten_pp0_it1                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it19                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it20                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it21                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it22                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it23                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it24                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it25                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it26                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it27                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it28                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it29                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it30                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it31                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it32                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it33                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it34                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it35                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it36                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it37                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it38                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it39                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it40                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it41                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it42                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it43                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it44                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it45                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it46                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it47                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it48                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it49                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it50                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                        |   1|   0|    1|          0|
    |ap_reg_ppstg_p_Result_2_reg_515_pp0_it24     |   1|   0|    1|          0|
    |base_angle_1_reg_582                         |  32|   0|   32|          0|
    |base_angle_4_reg_608                         |  32|   0|   32|          0|
    |base_angle_reg_107                           |  32|   0|   32|          0|
    |fast_atan_table_load_reg_588                 |  32|   0|   32|          0|
    |index_reg_556                                |   8|   0|    8|          0|
    |isNeg_reg_530                                |   1|   0|    1|          0|
    |loc_V_1_reg_520                              |  23|   0|   23|          0|
    |or_cond_reg_481                              |   1|   0|    1|          0|
    |p_Result_2_reg_515                           |   1|   0|    1|          0|
    |p_Val2_6_reg_546                             |  32|   0|   32|          0|
    |p_Val2_i_i_reg_551                           |  32|   0|   32|          0|
    |reg_222                                      |  32|   0|   32|          0|
    |sh_assign_reg_525                            |   9|   0|    9|          0|
    |tmp_16_reg_497                               |   1|   0|    1|          0|
    |tmp_17_i_i_reg_536                           |   8|   0|    8|          0|
    |tmp_17_reg_501                               |   1|   0|    1|          0|
    |tmp_18_reg_489                               |   1|   0|    1|          0|
    |tmp_19_reg_493                               |   1|   0|    1|          0|
    |tmp_2_reg_485                                |   1|   0|    1|          0|
    |tmp_4_reg_598                                |  32|   0|   32|          0|
    |tmp_6_reg_541                                |   1|   0|    1|          0|
    |tmp_7_reg_603                                |  32|   0|   32|          0|
    |tmp_8_reg_577                                |  32|   0|   32|          0|
    |x_abs_reg_473                                |  31|   0|   32|          1|
    |x_read_reg_459                               |  32|   0|   32|          0|
    |y_abs_reg_465                                |  31|   0|   32|          1|
    |y_read_reg_453                               |  32|   0|   32|          0|
    |alpha_1_reg_510                              |   0|  32|   32|          0|
    |base_angle_1_reg_582                         |   0|  32|   32|          0|
    |base_angle_4_reg_608                         |   0|  32|   32|          0|
    |base_angle_reg_107                           |   0|  32|   32|          0|
    |index_reg_556                                |   0|   8|    8|          0|
    |or_cond_reg_481                              |   0|   2|    1|          0|
    |tmp_16_reg_497                               |   0|   2|    1|          0|
    |tmp_17_reg_501                               |   0|   2|    1|          0|
    |tmp_18_reg_489                               |   0|   2|    1|          0|
    |tmp_19_reg_493                               |   0|   2|    1|          0|
    |tmp_2_reg_485                                |   0|   2|    1|          0|
    |tmp_6_reg_541                                |   0|   1|    1|          0|
    |x_abs_reg_473                                |   0|  31|   32|          1|
    |x_read_reg_459                               |   0|  32|   32|          0|
    |y_abs_reg_465                                |   0|  31|   32|          1|
    |y_read_reg_453                               |   0|  32|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 854| 275| 2460|       1337|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   fast_atan  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   fast_atan  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   fast_atan  | return value |
|ap_done    | out |    1| ap_ctrl_hs |   fast_atan  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   fast_atan  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   fast_atan  | return value |
|ap_return  | out |   32| ap_ctrl_hs |   fast_atan  | return value |
|x          |  in |   32|   ap_none  |       x      |    scalar    |
|y          |  in |   32|   ap_none  |       y      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

