{
 "Files" : [
  {
   "Path" : "D:/work/gowin/projects/riscv_soc/riscv_soc/src/Memory.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/work/gowin/projects/riscv_soc/riscv_soc/src/device_select.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/work/gowin/projects/riscv_soc/riscv_soc/src/femtorv32_quark.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/work/gowin/projects/riscv_soc/riscv_soc/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/work/gowin/projects/riscv_soc/riscv_soc/src/gpio_ip.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/work/gowin/projects/riscv_soc/riscv_soc/src/regs_uart.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/work/gowin/projects/riscv_soc/riscv_soc/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/work/gowin/projects/riscv_soc/riscv_soc/src/uart_ip.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/work/gowin/projects/riscv_soc/riscv_soc/src/uart_tx.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/work/gowin/projects/riscv_soc/riscv_soc/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}