Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 24 16:49:39 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: reset_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.214        0.000                      0                   61        0.172        0.000                      0                   61        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.214        0.000                      0                   61        0.172        0.000                      0                   61        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 u_SPI/sck_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InBits_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.766ns (27.446%)  route 2.025ns (72.554%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.713     5.315    u_SPI/clk_IBUF_BUFG
    SLICE_X88Y111        FDRE                                         r  u_SPI/sck_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.518     5.833 f  u_SPI/sck_p1_reg/Q
                         net (fo=6, routed)           1.132     6.965    u_SPI/sck_p1
    SLICE_X86Y109        LUT5 (Prop_lut5_I1_O)        0.124     7.089 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=9, routed)           0.893     7.982    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X84Y108        LUT6 (Prop_lut6_I4_O)        0.124     8.106 r  u_SPI/SPI_InBits[13]_i_1/O
                         net (fo=1, routed)           0.000     8.106    u_SPI/SPI_InBits[13]_i_1_n_0
    SLICE_X84Y108        FDRE                                         r  u_SPI/SPI_InBits_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.593    15.015    u_SPI/clk_IBUF_BUFG
    SLICE_X84Y108        FDRE                                         r  u_SPI/SPI_InBits_reg[13]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X84Y108        FDRE (Setup_fdre_C_D)        0.081    15.320    u_SPI/SPI_InBits_reg[13]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 u_SPI/sck_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InInstructionSixteenCounter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.642ns (28.010%)  route 1.650ns (71.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.713     5.315    u_SPI/clk_IBUF_BUFG
    SLICE_X88Y111        FDRE                                         r  u_SPI/sck_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.518     5.833 f  u_SPI/sck_p1_reg/Q
                         net (fo=6, routed)           1.271     7.104    u_SPI/sck_p1
    SLICE_X86Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.228 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_1/O
                         net (fo=4, routed)           0.379     7.607    u_SPI/SPI_InInstructionSixteenCounter
    SLICE_X86Y110        FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.594    15.016    u_SPI/clk_IBUF_BUFG
    SLICE_X86Y110        FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[0]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y110        FDSE (Setup_fdse_C_CE)      -0.205    15.051    u_SPI/SPI_InInstructionSixteenCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 u_SPI/sck_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InInstructionSixteenCounter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.642ns (28.010%)  route 1.650ns (71.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.713     5.315    u_SPI/clk_IBUF_BUFG
    SLICE_X88Y111        FDRE                                         r  u_SPI/sck_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.518     5.833 f  u_SPI/sck_p1_reg/Q
                         net (fo=6, routed)           1.271     7.104    u_SPI/sck_p1
    SLICE_X86Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.228 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_1/O
                         net (fo=4, routed)           0.379     7.607    u_SPI/SPI_InInstructionSixteenCounter
    SLICE_X86Y110        FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.594    15.016    u_SPI/clk_IBUF_BUFG
    SLICE_X86Y110        FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[1]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y110        FDSE (Setup_fdse_C_CE)      -0.205    15.051    u_SPI/SPI_InInstructionSixteenCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 u_SPI/sck_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InInstructionSixteenCounter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.642ns (28.010%)  route 1.650ns (71.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.713     5.315    u_SPI/clk_IBUF_BUFG
    SLICE_X88Y111        FDRE                                         r  u_SPI/sck_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.518     5.833 f  u_SPI/sck_p1_reg/Q
                         net (fo=6, routed)           1.271     7.104    u_SPI/sck_p1
    SLICE_X86Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.228 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_1/O
                         net (fo=4, routed)           0.379     7.607    u_SPI/SPI_InInstructionSixteenCounter
    SLICE_X86Y110        FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.594    15.016    u_SPI/clk_IBUF_BUFG
    SLICE_X86Y110        FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[2]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y110        FDSE (Setup_fdse_C_CE)      -0.205    15.051    u_SPI/SPI_InInstructionSixteenCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 u_SPI/sck_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InInstructionSixteenCounter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.642ns (28.010%)  route 1.650ns (71.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.713     5.315    u_SPI/clk_IBUF_BUFG
    SLICE_X88Y111        FDRE                                         r  u_SPI/sck_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.518     5.833 f  u_SPI/sck_p1_reg/Q
                         net (fo=6, routed)           1.271     7.104    u_SPI/sck_p1
    SLICE_X86Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.228 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_1/O
                         net (fo=4, routed)           0.379     7.607    u_SPI/SPI_InInstructionSixteenCounter
    SLICE_X86Y110        FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.594    15.016    u_SPI/clk_IBUF_BUFG
    SLICE_X86Y110        FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[3]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y110        FDSE (Setup_fdse_C_CE)      -0.205    15.051    u_SPI/SPI_InInstructionSixteenCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 u_SPI/sck_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/new_instruction_strobe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.766ns (30.751%)  route 1.725ns (69.249%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.713     5.315    u_SPI/clk_IBUF_BUFG
    SLICE_X88Y111        FDRE                                         r  u_SPI/sck_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.518     5.833 f  u_SPI/sck_p1_reg/Q
                         net (fo=6, routed)           1.132     6.965    u_SPI/sck_p1
    SLICE_X86Y109        LUT5 (Prop_lut5_I1_O)        0.124     7.089 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=9, routed)           0.593     7.682    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X85Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.806 r  u_SPI/new_instruction_strobe_i_1/O
                         net (fo=1, routed)           0.000     7.806    u_SPI/new_instruction_strobe6_out
    SLICE_X85Y108        FDRE                                         r  u_SPI/new_instruction_strobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.593    15.015    u_SPI/clk_IBUF_BUFG
    SLICE_X85Y108        FDRE                                         r  u_SPI/new_instruction_strobe_reg/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X85Y108        FDRE (Setup_fdre_C_D)        0.031    15.270    u_SPI/new_instruction_strobe_reg
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 u_SPI/sck_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InBits_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.766ns (30.482%)  route 1.747ns (69.518%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.713     5.315    u_SPI/clk_IBUF_BUFG
    SLICE_X88Y111        FDRE                                         r  u_SPI/sck_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.518     5.833 f  u_SPI/sck_p1_reg/Q
                         net (fo=6, routed)           1.132     6.965    u_SPI/sck_p1
    SLICE_X86Y109        LUT5 (Prop_lut5_I1_O)        0.124     7.089 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=9, routed)           0.615     7.704    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X84Y108        LUT6 (Prop_lut6_I4_O)        0.124     7.828 r  u_SPI/SPI_InBits[9]_i_1/O
                         net (fo=1, routed)           0.000     7.828    u_SPI/SPI_InBits[9]_i_1_n_0
    SLICE_X84Y108        FDRE                                         r  u_SPI/SPI_InBits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.593    15.015    u_SPI/clk_IBUF_BUFG
    SLICE_X84Y108        FDRE                                         r  u_SPI/SPI_InBits_reg[9]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X84Y108        FDRE (Setup_fdre_C_D)        0.079    15.318    u_SPI/SPI_InBits_reg[9]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 u_SPI/sck_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InBits_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.766ns (30.604%)  route 1.737ns (69.396%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.713     5.315    u_SPI/clk_IBUF_BUFG
    SLICE_X88Y111        FDRE                                         r  u_SPI/sck_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.518     5.833 f  u_SPI/sck_p1_reg/Q
                         net (fo=6, routed)           1.132     6.965    u_SPI/sck_p1
    SLICE_X86Y109        LUT5 (Prop_lut5_I1_O)        0.124     7.089 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=9, routed)           0.605     7.694    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X84Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.818 r  u_SPI/SPI_InBits[8]_i_1/O
                         net (fo=1, routed)           0.000     7.818    u_SPI/SPI_InBits[8]_i_1_n_0
    SLICE_X84Y108        FDRE                                         r  u_SPI/SPI_InBits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.593    15.015    u_SPI/clk_IBUF_BUFG
    SLICE_X84Y108        FDRE                                         r  u_SPI/SPI_InBits_reg[8]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X84Y108        FDRE (Setup_fdre_C_D)        0.079    15.318    u_SPI/SPI_InBits_reg[8]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 u_SPI/sck_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InBits_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.766ns (30.668%)  route 1.732ns (69.332%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.713     5.315    u_SPI/clk_IBUF_BUFG
    SLICE_X88Y111        FDRE                                         r  u_SPI/sck_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.518     5.833 f  u_SPI/sck_p1_reg/Q
                         net (fo=6, routed)           1.132     6.965    u_SPI/sck_p1
    SLICE_X86Y109        LUT5 (Prop_lut5_I1_O)        0.124     7.089 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=9, routed)           0.600     7.689    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X84Y108        LUT6 (Prop_lut6_I4_O)        0.124     7.813 r  u_SPI/SPI_InBits[11]_i_1/O
                         net (fo=1, routed)           0.000     7.813    u_SPI/SPI_InBits[11]_i_1_n_0
    SLICE_X84Y108        FDRE                                         r  u_SPI/SPI_InBits_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.593    15.015    u_SPI/clk_IBUF_BUFG
    SLICE_X84Y108        FDRE                                         r  u_SPI/SPI_InBits_reg[11]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X84Y108        FDRE (Setup_fdre_C_D)        0.077    15.316    u_SPI/SPI_InBits_reg[11]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 u_SPI/sck_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InBits_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.766ns (31.050%)  route 1.701ns (68.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.713     5.315    u_SPI/clk_IBUF_BUFG
    SLICE_X88Y111        FDRE                                         r  u_SPI/sck_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.518     5.833 f  u_SPI/sck_p1_reg/Q
                         net (fo=6, routed)           1.132     6.965    u_SPI/sck_p1
    SLICE_X86Y109        LUT5 (Prop_lut5_I1_O)        0.124     7.089 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=9, routed)           0.569     7.658    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X84Y109        LUT6 (Prop_lut6_I2_O)        0.124     7.782 r  u_SPI/SPI_InBits[12]_i_1/O
                         net (fo=1, routed)           0.000     7.782    u_SPI/SPI_InBits[12]_i_1_n_0
    SLICE_X84Y109        FDRE                                         r  u_SPI/SPI_InBits_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.592    15.014    u_SPI/clk_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  u_SPI/SPI_InBits_reg[12]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X84Y109        FDRE (Setup_fdre_C_D)        0.077    15.315    u_SPI/SPI_InBits_reg[12]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  7.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Params_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.181%)  route 0.140ns (49.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.599     1.518    u_SPI/clk_IBUF_BUFG
    SLICE_X85Y108        FDRE                                         r  u_SPI/SPI_InBits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  u_SPI/SPI_InBits_reg[10]/Q
                         net (fo=3, routed)           0.140     1.799    u_SPI/SPI_InBits_reg_n_0_[10]
    SLICE_X86Y108        FDRE                                         r  u_SPI/SPI_Params_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.871     2.037    u_SPI/clk_IBUF_BUFG
    SLICE_X86Y108        FDRE                                         r  u_SPI/SPI_Params_reg[2]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X86Y108        FDRE (Hold_fdre_C_D)         0.070     1.627    u_SPI/SPI_Params_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.181%)  route 0.140ns (49.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.599     1.518    u_SPI/clk_IBUF_BUFG
    SLICE_X85Y108        FDRE                                         r  u_SPI/SPI_InBits_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  u_SPI/SPI_InBits_reg[14]/Q
                         net (fo=3, routed)           0.140     1.799    u_SPI/SPI_InBits_reg_n_0_[14]
    SLICE_X87Y108        FDRE                                         r  u_SPI/SPI_Cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.871     2.037    u_SPI/clk_IBUF_BUFG
    SLICE_X87Y108        FDRE                                         r  u_SPI/SPI_Cmd_reg[1]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X87Y108        FDRE (Hold_fdre_C_D)         0.066     1.623    u_SPI/SPI_Cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_SPI/SPI_OutEightCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_OutEightCount_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.699%)  route 0.131ns (41.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.600     1.519    u_SPI/clk_IBUF_BUFG
    SLICE_X87Y109        FDSE                                         r  u_SPI/SPI_OutEightCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDSE (Prop_fdse_C_Q)         0.141     1.660 r  u_SPI/SPI_OutEightCount_reg[0]/Q
                         net (fo=5, routed)           0.131     1.791    u_SPI/SPI_OutEightCount_reg[0]_0
    SLICE_X88Y110        LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  u_SPI/SPI_OutEightCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    u_SPI/SPI_OutEightCount[2]_i_1_n_0
    SLICE_X88Y110        FDSE                                         r  u_SPI/SPI_OutEightCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.871     2.036    u_SPI/clk_IBUF_BUFG
    SLICE_X88Y110        FDSE                                         r  u_SPI/SPI_OutEightCount_reg[2]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X88Y110        FDSE (Hold_fdse_C_D)         0.121     1.655    u_SPI/SPI_OutEightCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_SPI/SPI_OutEightCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_OutEightCount_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.331%)  route 0.133ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.600     1.519    u_SPI/clk_IBUF_BUFG
    SLICE_X87Y109        FDSE                                         r  u_SPI/SPI_OutEightCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDSE (Prop_fdse_C_Q)         0.141     1.660 r  u_SPI/SPI_OutEightCount_reg[0]/Q
                         net (fo=5, routed)           0.133     1.793    u_SPI/SPI_OutEightCount_reg[0]_0
    SLICE_X88Y110        LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  u_SPI/SPI_OutEightCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    u_SPI/SPI_OutEightCount[1]_i_1_n_0
    SLICE_X88Y110        FDSE                                         r  u_SPI/SPI_OutEightCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.871     2.036    u_SPI/clk_IBUF_BUFG
    SLICE_X88Y110        FDSE                                         r  u_SPI/SPI_OutEightCount_reg[1]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X88Y110        FDSE (Hold_fdse_C_D)         0.120     1.654    u_SPI/SPI_OutEightCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Cmd_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.599     1.518    u_SPI/clk_IBUF_BUFG
    SLICE_X85Y108        FDRE                                         r  u_SPI/SPI_InBits_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  u_SPI/SPI_InBits_reg[14]/Q
                         net (fo=3, routed)           0.133     1.793    u_SPI/SPI_InBits_reg_n_0_[14]
    SLICE_X85Y107        FDRE                                         r  u_SPI/SPI_Cmd_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.871     2.036    u_SPI/clk_IBUF_BUFG
    SLICE_X85Y107        FDRE                                         r  u_SPI/SPI_Cmd_reg[1]_lopt_replica/C
                         clock pessimism             -0.501     1.534    
    SLICE_X85Y107        FDRE (Hold_fdre_C_D)         0.070     1.604    u_SPI/SPI_Cmd_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Cmd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.294%)  route 0.134ns (48.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.600     1.519    u_SPI/clk_IBUF_BUFG
    SLICE_X86Y109        FDRE                                         r  u_SPI/SPI_InBits_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  u_SPI/SPI_InBits_reg[15]/Q
                         net (fo=3, routed)           0.134     1.794    u_SPI/SPI_InBits_reg_n_0_[15]
    SLICE_X87Y108        FDRE                                         r  u_SPI/SPI_Cmd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.871     2.037    u_SPI/clk_IBUF_BUFG
    SLICE_X87Y108        FDRE                                         r  u_SPI/SPI_Cmd_reg[2]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X87Y108        FDRE (Hold_fdre_C_D)         0.070     1.605    u_SPI/SPI_Cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Cmd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.641%)  route 0.136ns (45.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.599     1.518    u_SPI/clk_IBUF_BUFG
    SLICE_X84Y108        FDRE                                         r  u_SPI/SPI_InBits_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_fdre_C_Q)         0.164     1.682 r  u_SPI/SPI_InBits_reg[13]/Q
                         net (fo=3, routed)           0.136     1.819    u_SPI/SPI_InBits_reg_n_0_[13]
    SLICE_X87Y108        FDRE                                         r  u_SPI/SPI_Cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.871     2.037    u_SPI/clk_IBUF_BUFG
    SLICE_X87Y108        FDRE                                         r  u_SPI/SPI_Cmd_reg[0]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X87Y108        FDRE (Hold_fdre_C_D)         0.070     1.627    u_SPI/SPI_Cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Params_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.595%)  route 0.142ns (46.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.599     1.518    u_SPI/clk_IBUF_BUFG
    SLICE_X84Y108        FDRE                                         r  u_SPI/SPI_InBits_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_fdre_C_Q)         0.164     1.682 r  u_SPI/SPI_InBits_reg[8]/Q
                         net (fo=3, routed)           0.142     1.824    u_SPI/SPI_InBits_reg_n_0_[8]
    SLICE_X86Y108        FDRE                                         r  u_SPI/SPI_Params_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.871     2.037    u_SPI/clk_IBUF_BUFG
    SLICE_X86Y108        FDRE                                         r  u_SPI/SPI_Params_reg[0]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X86Y108        FDRE (Hold_fdre_C_D)         0.070     1.627    u_SPI/SPI_Params_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Cmd_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.094%)  route 0.123ns (42.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.599     1.518    u_SPI/clk_IBUF_BUFG
    SLICE_X84Y108        FDRE                                         r  u_SPI/SPI_InBits_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_fdre_C_Q)         0.164     1.682 r  u_SPI/SPI_InBits_reg[13]/Q
                         net (fo=3, routed)           0.123     1.806    u_SPI/SPI_InBits_reg_n_0_[13]
    SLICE_X83Y108        FDRE                                         r  u_SPI/SPI_Cmd_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.871     2.036    u_SPI/clk_IBUF_BUFG
    SLICE_X83Y108        FDRE                                         r  u_SPI/SPI_Cmd_reg[0]_lopt_replica/C
                         clock pessimism             -0.501     1.534    
    SLICE_X83Y108        FDRE (Hold_fdre_C_D)         0.070     1.604    u_SPI/SPI_Cmd_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Params_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.599     1.518    u_SPI/clk_IBUF_BUFG
    SLICE_X85Y108        FDRE                                         r  u_SPI/SPI_InBits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  u_SPI/SPI_InBits_reg[10]/Q
                         net (fo=3, routed)           0.133     1.793    u_SPI/SPI_InBits_reg_n_0_[10]
    SLICE_X84Y107        FDRE                                         r  u_SPI/SPI_Params_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.871     2.036    u_SPI/clk_IBUF_BUFG
    SLICE_X84Y107        FDRE                                         r  u_SPI/SPI_Params_reg[2]_lopt_replica/C
                         clock pessimism             -0.501     1.534    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.052     1.586    u_SPI/SPI_Params_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y112   reset_p1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y112   reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y109   u_SPI/Buffer_RdEn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y109   u_SPI/MISO_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y111   u_SPI/MOSI_raw_p1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y111   u_SPI/MOSI_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y109   u_SPI/Reg_RdEn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y109   u_SPI/Reg_WrEn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y108   u_SPI/SPI_Cmd_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y112   reset_p1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y112   reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y108   u_SPI/SPI_Cmd_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y107   u_SPI/SPI_Cmd_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y107   u_SPI/SPI_Cmd_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y108   u_SPI/SPI_InBits_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y108   u_SPI/SPI_InBits_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y108   u_SPI/SPI_InBits_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y108   u_SPI/SPI_InBits_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y108   u_SPI/SPI_InBits_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y109   u_SPI/Buffer_RdEn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y109   u_SPI/MISO_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y111   u_SPI/MOSI_raw_p1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y111   u_SPI/MOSI_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y109   u_SPI/Reg_RdEn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y109   u_SPI/Reg_WrEn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y108   u_SPI/SPI_Cmd_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y108   u_SPI/SPI_Cmd_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y108   u_SPI/SPI_Cmd_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y109   u_SPI/SPI_InBits_reg[15]/C



