

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc3'
================================================================
* Date:           Tue Jun  1 15:08:04 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        background_loop
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.166 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       29|   314094|  0.295 us|  3.193 ms|   29|  314094|     none|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+------------------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |                                       |                                    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
        |                Instance               |               Module               |   min   |   max   |    min   |    max    | min | max |   Type   |
        +---------------------------------------+------------------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |dataflow_in_loop_right_height_loop_U0  |dataflow_in_loop_right_height_loop  |       26|     1304|  0.264 us|  13.256 us|   14|  653|  dataflow|
        +---------------------------------------+------------------------------------+---------+---------+----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- right_height_loop  |       28|   314093|  29 ~ 1307|          -|          -|  1 ~ 480|        no|
        +---------------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|     444|    108|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    0|    1429|   1113|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|      64|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    1937|   1239|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+------+------+-----+
    |dataflow_in_loop_right_height_loop_U0  |dataflow_in_loop_right_height_loop  |        4|   0|  1429|  1113|    0|
    +---------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                  |                                    |        4|   0|  1429|  1113|    0|
    +---------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+-----+----+------------+------------+
    |        Variable Name       | Operation| DSP|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  148|  36|          32|           1|
    |loop_dataflow_output_count  |         +|   0|  148|  36|          32|           1|
    |bound_minus_1               |         -|   0|  148|  36|          32|           1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |Total                       |          |   0|  444| 108|          96|           3|
    +----------------------------+----------+----+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   32|         64|
    |loop_dataflow_output_count  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  32|   0|   32|          0|
    |loop_dataflow_output_count  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------+-----+-----+------------+----------------------------+--------------+
|height                 |   in|   32|     ap_none|                      height|        scalar|
|width                  |   in|   32|     ap_none|                       width|        scalar|
|width_ap_vld           |   in|    1|     ap_none|                       width|        scalar|
|frame_size             |   in|   32|     ap_none|                  frame_size|        scalar|
|frame_size_ap_vld      |   in|    1|     ap_none|                  frame_size|        scalar|
|ddr_copy               |   in|   64|     ap_none|                    ddr_copy|        scalar|
|ddr_copy_ap_vld        |   in|    1|     ap_none|                    ddr_copy|        scalar|
|m_axi_copy_AWVALID     |  out|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_AWREADY     |   in|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_AWADDR      |  out|   64|       m_axi|                        copy|       pointer|
|m_axi_copy_AWID        |  out|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_AWLEN       |  out|   32|       m_axi|                        copy|       pointer|
|m_axi_copy_AWSIZE      |  out|    3|       m_axi|                        copy|       pointer|
|m_axi_copy_AWBURST     |  out|    2|       m_axi|                        copy|       pointer|
|m_axi_copy_AWLOCK      |  out|    2|       m_axi|                        copy|       pointer|
|m_axi_copy_AWCACHE     |  out|    4|       m_axi|                        copy|       pointer|
|m_axi_copy_AWPROT      |  out|    3|       m_axi|                        copy|       pointer|
|m_axi_copy_AWQOS       |  out|    4|       m_axi|                        copy|       pointer|
|m_axi_copy_AWREGION    |  out|    4|       m_axi|                        copy|       pointer|
|m_axi_copy_AWUSER      |  out|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_WVALID      |  out|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_WREADY      |   in|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_WDATA       |  out|   32|       m_axi|                        copy|       pointer|
|m_axi_copy_WSTRB       |  out|    4|       m_axi|                        copy|       pointer|
|m_axi_copy_WLAST       |  out|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_WID         |  out|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_WUSER       |  out|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_ARVALID     |  out|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_ARREADY     |   in|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_ARADDR      |  out|   64|       m_axi|                        copy|       pointer|
|m_axi_copy_ARID        |  out|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_ARLEN       |  out|   32|       m_axi|                        copy|       pointer|
|m_axi_copy_ARSIZE      |  out|    3|       m_axi|                        copy|       pointer|
|m_axi_copy_ARBURST     |  out|    2|       m_axi|                        copy|       pointer|
|m_axi_copy_ARLOCK      |  out|    2|       m_axi|                        copy|       pointer|
|m_axi_copy_ARCACHE     |  out|    4|       m_axi|                        copy|       pointer|
|m_axi_copy_ARPROT      |  out|    3|       m_axi|                        copy|       pointer|
|m_axi_copy_ARQOS       |  out|    4|       m_axi|                        copy|       pointer|
|m_axi_copy_ARREGION    |  out|    4|       m_axi|                        copy|       pointer|
|m_axi_copy_ARUSER      |  out|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_RVALID      |   in|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_RREADY      |  out|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_RDATA       |   in|   32|       m_axi|                        copy|       pointer|
|m_axi_copy_RLAST       |   in|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_RID         |   in|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_RUSER       |   in|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_RRESP       |   in|    2|       m_axi|                        copy|       pointer|
|m_axi_copy_BVALID      |   in|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_BREADY      |  out|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_BRESP       |   in|    2|       m_axi|                        copy|       pointer|
|m_axi_copy_BID         |   in|    1|       m_axi|                        copy|       pointer|
|m_axi_copy_BUSER       |   in|    1|       m_axi|                        copy|       pointer|
|ddr_update             |   in|   64|     ap_none|                  ddr_update|        scalar|
|ddr_update_ap_vld      |   in|    1|     ap_none|                  ddr_update|        scalar|
|m_axi_update_AWVALID   |  out|    1|       m_axi|                      update|       pointer|
|m_axi_update_AWREADY   |   in|    1|       m_axi|                      update|       pointer|
|m_axi_update_AWADDR    |  out|   64|       m_axi|                      update|       pointer|
|m_axi_update_AWID      |  out|    1|       m_axi|                      update|       pointer|
|m_axi_update_AWLEN     |  out|   32|       m_axi|                      update|       pointer|
|m_axi_update_AWSIZE    |  out|    3|       m_axi|                      update|       pointer|
|m_axi_update_AWBURST   |  out|    2|       m_axi|                      update|       pointer|
|m_axi_update_AWLOCK    |  out|    2|       m_axi|                      update|       pointer|
|m_axi_update_AWCACHE   |  out|    4|       m_axi|                      update|       pointer|
|m_axi_update_AWPROT    |  out|    3|       m_axi|                      update|       pointer|
|m_axi_update_AWQOS     |  out|    4|       m_axi|                      update|       pointer|
|m_axi_update_AWREGION  |  out|    4|       m_axi|                      update|       pointer|
|m_axi_update_AWUSER    |  out|    1|       m_axi|                      update|       pointer|
|m_axi_update_WVALID    |  out|    1|       m_axi|                      update|       pointer|
|m_axi_update_WREADY    |   in|    1|       m_axi|                      update|       pointer|
|m_axi_update_WDATA     |  out|   32|       m_axi|                      update|       pointer|
|m_axi_update_WSTRB     |  out|    4|       m_axi|                      update|       pointer|
|m_axi_update_WLAST     |  out|    1|       m_axi|                      update|       pointer|
|m_axi_update_WID       |  out|    1|       m_axi|                      update|       pointer|
|m_axi_update_WUSER     |  out|    1|       m_axi|                      update|       pointer|
|m_axi_update_ARVALID   |  out|    1|       m_axi|                      update|       pointer|
|m_axi_update_ARREADY   |   in|    1|       m_axi|                      update|       pointer|
|m_axi_update_ARADDR    |  out|   64|       m_axi|                      update|       pointer|
|m_axi_update_ARID      |  out|    1|       m_axi|                      update|       pointer|
|m_axi_update_ARLEN     |  out|   32|       m_axi|                      update|       pointer|
|m_axi_update_ARSIZE    |  out|    3|       m_axi|                      update|       pointer|
|m_axi_update_ARBURST   |  out|    2|       m_axi|                      update|       pointer|
|m_axi_update_ARLOCK    |  out|    2|       m_axi|                      update|       pointer|
|m_axi_update_ARCACHE   |  out|    4|       m_axi|                      update|       pointer|
|m_axi_update_ARPROT    |  out|    3|       m_axi|                      update|       pointer|
|m_axi_update_ARQOS     |  out|    4|       m_axi|                      update|       pointer|
|m_axi_update_ARREGION  |  out|    4|       m_axi|                      update|       pointer|
|m_axi_update_ARUSER    |  out|    1|       m_axi|                      update|       pointer|
|m_axi_update_RVALID    |   in|    1|       m_axi|                      update|       pointer|
|m_axi_update_RREADY    |  out|    1|       m_axi|                      update|       pointer|
|m_axi_update_RDATA     |   in|   32|       m_axi|                      update|       pointer|
|m_axi_update_RLAST     |   in|    1|       m_axi|                      update|       pointer|
|m_axi_update_RID       |   in|    1|       m_axi|                      update|       pointer|
|m_axi_update_RUSER     |   in|    1|       m_axi|                      update|       pointer|
|m_axi_update_RRESP     |   in|    2|       m_axi|                      update|       pointer|
|m_axi_update_BVALID    |   in|    1|       m_axi|                      update|       pointer|
|m_axi_update_BREADY    |  out|    1|       m_axi|                      update|       pointer|
|m_axi_update_BRESP     |   in|    2|       m_axi|                      update|       pointer|
|m_axi_update_BID       |   in|    1|       m_axi|                      update|       pointer|
|m_axi_update_BUSER     |   in|    1|       m_axi|                      update|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc3|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc3|  return value|
+-----------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %update, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 307200, void @empty_15, void @empty_7, void @empty_8, i32 16, i32 16, i32 16, i32 32, void @empty_8, void @empty_8"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %copy, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 307200, void @empty_14, void @empty_7, void @empty_8, i32 16, i32 16, i32 32, i32 16, void @empty_8, void @empty_8"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ddr_update_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_update"   --->   Operation 7 'read' 'ddr_update_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ddr_copy_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_copy"   --->   Operation 8 'read' 'ddr_copy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %frame_size"   --->   Operation 9 'read' 'frame_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width"   --->   Operation 10 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %height"   --->   Operation 11 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%y = phi i32 %add_ln34, void %.split196, i32 0, void %newFuncRoot" [background_loop.cpp:34]   --->   Operation 13 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.55ns)   --->   "%add_ln34 = add i32 %y, i32 1" [background_loop.cpp:34]   --->   Operation 14 'add' 'add_ln34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %y, i32 %height_read"   --->   Operation 15 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln34 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i32 %y, i32 %height" [background_loop.cpp:34]   --->   Operation 16 'specdataflowpipeline' 'specdataflowpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln878, void %.split196, void %.preheader.exitStub" [background_loop.cpp:34]   --->   Operation 17 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 19 [2/2] (6.91ns)   --->   "%call_ln34 = call void @dataflow_in_loop_right_height_loop, i32 %width_read, i32 %y, i32 %frame_size_read, i64 %ddr_copy_read, i32 %copy, i64 %ddr_update_read, i32 %update" [background_loop.cpp:34]   --->   Operation 19 'call' 'call_ln34' <Predicate = (!icmp_ln878)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 480, i64 480" [background_loop.cpp:37]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln37' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [background_loop.cpp:37]   --->   Operation 21 'specloopname' 'specloopname_ln37' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln34 = call void @dataflow_in_loop_right_height_loop, i32 %width_read, i32 %y, i32 %frame_size_read, i64 %ddr_copy_read, i32 %copy, i64 %ddr_update_read, i32 %update" [background_loop.cpp:34]   --->   Operation 22 'call' 'call_ln34' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln34 = br void %.preheader1" [background_loop.cpp:34]   --->   Operation 23 'br' 'br_ln34' <Predicate = (!icmp_ln878)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ddr_copy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ copy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr_update]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ update]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
ddr_update_read           (read                ) [ 00111]
ddr_copy_read             (read                ) [ 00111]
frame_size_read           (read                ) [ 00111]
width_read                (read                ) [ 00111]
height_read               (read                ) [ 00111]
br_ln0                    (br                  ) [ 01111]
y                         (phi                 ) [ 00111]
add_ln34                  (add                 ) [ 01111]
icmp_ln878                (icmp                ) [ 00111]
specdataflowpipeline_ln34 (specdataflowpipeline) [ 00000]
br_ln34                   (br                  ) [ 00000]
ret_ln0                   (ret                 ) [ 00000]
speclooptripcount_ln37    (speclooptripcount   ) [ 00000]
specloopname_ln37         (specloopname        ) [ 00000]
call_ln34                 (call                ) [ 00000]
br_ln34                   (br                  ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ddr_copy">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_copy"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="copy">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ddr_update">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_update"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="update">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_right_height_loop"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="ddr_update_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_update_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="ddr_copy_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_copy_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="frame_size_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="width_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="height_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="88" class="1005" name="y_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="y_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="1" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_dataflow_in_loop_right_height_loop_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2"/>
<pin id="103" dir="0" index="2" bw="32" slack="1"/>
<pin id="104" dir="0" index="3" bw="32" slack="2"/>
<pin id="105" dir="0" index="4" bw="64" slack="2"/>
<pin id="106" dir="0" index="5" bw="32" slack="0"/>
<pin id="107" dir="0" index="6" bw="64" slack="2"/>
<pin id="108" dir="0" index="7" bw="32" slack="0"/>
<pin id="109" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln34_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln878_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="ddr_update_read_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="2"/>
<pin id="127" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="ddr_update_read "/>
</bind>
</comp>

<comp id="130" class="1005" name="ddr_copy_read_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="2"/>
<pin id="132" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="ddr_copy_read "/>
</bind>
</comp>

<comp id="135" class="1005" name="frame_size_read_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2"/>
<pin id="137" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="frame_size_read "/>
</bind>
</comp>

<comp id="140" class="1005" name="width_read_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2"/>
<pin id="142" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="145" class="1005" name="height_read_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="150" class="1005" name="add_ln34_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="155" class="1005" name="icmp_ln878_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="34" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="34" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="36" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="99"><net_src comp="92" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="88" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="118"><net_src comp="92" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="92" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="58" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="100" pin=6"/></net>

<net id="133"><net_src comp="64" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="100" pin=4"/></net>

<net id="138"><net_src comp="70" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="100" pin=3"/></net>

<net id="143"><net_src comp="76" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="148"><net_src comp="82" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="153"><net_src comp="114" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="158"><net_src comp="120" pin="2"/><net_sink comp="155" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: copy | {}
	Port: update | {3 4 }
 - Input state : 
	Port: dataflow_parent_loop_proc3 : height | {1 }
	Port: dataflow_parent_loop_proc3 : width | {1 }
	Port: dataflow_parent_loop_proc3 : frame_size | {1 }
	Port: dataflow_parent_loop_proc3 : ddr_copy | {1 }
	Port: dataflow_parent_loop_proc3 : copy | {3 4 }
	Port: dataflow_parent_loop_proc3 : ddr_update | {1 }
	Port: dataflow_parent_loop_proc3 : update | {}
  - Chain level:
	State 1
	State 2
		add_ln34 : 1
		icmp_ln878 : 1
		specdataflowpipeline_ln34 : 1
		br_ln34 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_right_height_loop_fu_100 |    4    |    0    |  19.056 |   1610  |   590   |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                add_ln34_fu_114                |    0    |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |               icmp_ln878_fu_120               |    0    |    0    |    0    |    0    |    18   |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|          |           ddr_update_read_read_fu_58          |    0    |    0    |    0    |    0    |    0    |
|          |            ddr_copy_read_read_fu_64           |    0    |    0    |    0    |    0    |    0    |
|   read   |           frame_size_read_read_fu_70          |    0    |    0    |    0    |    0    |    0    |
|          |             width_read_read_fu_76             |    0    |    0    |    0    |    0    |    0    |
|          |             height_read_read_fu_82            |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                               |    4    |    0    |  19.056 |   1610  |   647   |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln34_reg_150   |   32   |
| ddr_copy_read_reg_130 |   64   |
|ddr_update_read_reg_125|   64   |
|frame_size_read_reg_135|   32   |
|  height_read_reg_145  |   32   |
|   icmp_ln878_reg_155  |    1   |
|   width_read_reg_140  |   32   |
|        y_reg_88       |   32   |
+-----------------------+--------+
|         Total         |   289  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------|------|------|------|--------||---------||---------|
|   Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------|------|------|------|--------||---------||---------|
| y_reg_88 |  p0  |   2  |  32  |   64   ||    9    |
|----------|------|------|------|--------||---------||---------|
|   Total  |      |      |      |   64   ||  1.588  ||    9    |
|----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |    0   |   19   |  1610  |   647  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   289  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   20   |  1899  |   656  |
+-----------+--------+--------+--------+--------+--------+
