
002LED_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000648c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  0800662c  0800662c  0000762c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080067b8  080067b8  00008014  2**0
                  CONTENTS
  4 .ARM          00000008  080067b8  080067b8  000077b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080067c0  080067c0  00008014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080067c0  080067c0  000077c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080067c4  080067c4  000077c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  080067c8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014484  20000014  080067dc  00008014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20014498  080067dc  00008498  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013624  00000000  00000000  00008044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f85  00000000  00000000  0001b668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001310  00000000  00000000  0001e5f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ea7  00000000  00000000  0001f900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a3a  00000000  00000000  000207a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001511d  00000000  00000000  000391e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a28c  00000000  00000000  0004e2fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e858a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fcc  00000000  00000000  000e85d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000ab  00000000  00000000  000ed59c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000014 	.word	0x20000014
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006614 	.word	0x08006614

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000018 	.word	0x20000018
 80001dc:	08006614 	.word	0x08006614

080001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001e0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001e2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001e6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000270 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001ea:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001ee:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001f2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001f4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001f6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001f8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001fa:	d332      	bcc.n	8000262 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001fc:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001fe:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000200:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000202:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000204:	d314      	bcc.n	8000230 <_CheckCase2>

08000206 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000206:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000208:	19d0      	adds	r0, r2, r7
 800020a:	bf00      	nop

0800020c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800020c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000210:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000214:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000216:	d005      	beq.n	8000224 <_CSDone>
        LDRB     R3,[R1], #+1
 8000218:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800021c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000220:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000222:	d1f3      	bne.n	800020c <_LoopCopyStraight>

08000224 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000224:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000228:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800022a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800022c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800022e:	4770      	bx	lr

08000230 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000230:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000232:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000234:	d319      	bcc.n	800026a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000236:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000238:	1b12      	subs	r2, r2, r4

0800023a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800023e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000242:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000246:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000248:	d005      	beq.n	8000256 <_No2ChunkNeeded>

0800024a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800024a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000252:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000254:	d1f9      	bne.n	800024a <_LoopCopyAfterWrapAround>

08000256 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000256:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800025a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800025c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000260:	4770      	bx	lr

08000262 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000262:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000264:	3801      	subs	r0, #1
        CMP      R0,R2
 8000266:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000268:	d2cd      	bcs.n	8000206 <_Case4>

0800026a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800026a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800026c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800026e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000270:	20012ec4 	.word	0x20012ec4

08000274 <__aeabi_uldivmod>:
 8000274:	b953      	cbnz	r3, 800028c <__aeabi_uldivmod+0x18>
 8000276:	b94a      	cbnz	r2, 800028c <__aeabi_uldivmod+0x18>
 8000278:	2900      	cmp	r1, #0
 800027a:	bf08      	it	eq
 800027c:	2800      	cmpeq	r0, #0
 800027e:	bf1c      	itt	ne
 8000280:	f04f 31ff 	movne.w	r1, #4294967295
 8000284:	f04f 30ff 	movne.w	r0, #4294967295
 8000288:	f000 b96a 	b.w	8000560 <__aeabi_idiv0>
 800028c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000290:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000294:	f000 f806 	bl	80002a4 <__udivmoddi4>
 8000298:	f8dd e004 	ldr.w	lr, [sp, #4]
 800029c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a0:	b004      	add	sp, #16
 80002a2:	4770      	bx	lr

080002a4 <__udivmoddi4>:
 80002a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a8:	9d08      	ldr	r5, [sp, #32]
 80002aa:	460c      	mov	r4, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14e      	bne.n	800034e <__udivmoddi4+0xaa>
 80002b0:	4694      	mov	ip, r2
 80002b2:	458c      	cmp	ip, r1
 80002b4:	4686      	mov	lr, r0
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	d962      	bls.n	8000382 <__udivmoddi4+0xde>
 80002bc:	b14a      	cbz	r2, 80002d2 <__udivmoddi4+0x2e>
 80002be:	f1c2 0320 	rsb	r3, r2, #32
 80002c2:	4091      	lsls	r1, r2
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	fa0c fc02 	lsl.w	ip, ip, r2
 80002cc:	4319      	orrs	r1, r3
 80002ce:	fa00 fe02 	lsl.w	lr, r0, r2
 80002d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d6:	fa1f f68c 	uxth.w	r6, ip
 80002da:	fbb1 f4f7 	udiv	r4, r1, r7
 80002de:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002e2:	fb07 1114 	mls	r1, r7, r4, r1
 80002e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ea:	fb04 f106 	mul.w	r1, r4, r6
 80002ee:	4299      	cmp	r1, r3
 80002f0:	d90a      	bls.n	8000308 <__udivmoddi4+0x64>
 80002f2:	eb1c 0303 	adds.w	r3, ip, r3
 80002f6:	f104 30ff 	add.w	r0, r4, #4294967295
 80002fa:	f080 8112 	bcs.w	8000522 <__udivmoddi4+0x27e>
 80002fe:	4299      	cmp	r1, r3
 8000300:	f240 810f 	bls.w	8000522 <__udivmoddi4+0x27e>
 8000304:	3c02      	subs	r4, #2
 8000306:	4463      	add	r3, ip
 8000308:	1a59      	subs	r1, r3, r1
 800030a:	fa1f f38e 	uxth.w	r3, lr
 800030e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000312:	fb07 1110 	mls	r1, r7, r0, r1
 8000316:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800031a:	fb00 f606 	mul.w	r6, r0, r6
 800031e:	429e      	cmp	r6, r3
 8000320:	d90a      	bls.n	8000338 <__udivmoddi4+0x94>
 8000322:	eb1c 0303 	adds.w	r3, ip, r3
 8000326:	f100 31ff 	add.w	r1, r0, #4294967295
 800032a:	f080 80fc 	bcs.w	8000526 <__udivmoddi4+0x282>
 800032e:	429e      	cmp	r6, r3
 8000330:	f240 80f9 	bls.w	8000526 <__udivmoddi4+0x282>
 8000334:	4463      	add	r3, ip
 8000336:	3802      	subs	r0, #2
 8000338:	1b9b      	subs	r3, r3, r6
 800033a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033e:	2100      	movs	r1, #0
 8000340:	b11d      	cbz	r5, 800034a <__udivmoddi4+0xa6>
 8000342:	40d3      	lsrs	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	e9c5 3200 	strd	r3, r2, [r5]
 800034a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034e:	428b      	cmp	r3, r1
 8000350:	d905      	bls.n	800035e <__udivmoddi4+0xba>
 8000352:	b10d      	cbz	r5, 8000358 <__udivmoddi4+0xb4>
 8000354:	e9c5 0100 	strd	r0, r1, [r5]
 8000358:	2100      	movs	r1, #0
 800035a:	4608      	mov	r0, r1
 800035c:	e7f5      	b.n	800034a <__udivmoddi4+0xa6>
 800035e:	fab3 f183 	clz	r1, r3
 8000362:	2900      	cmp	r1, #0
 8000364:	d146      	bne.n	80003f4 <__udivmoddi4+0x150>
 8000366:	42a3      	cmp	r3, r4
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xcc>
 800036a:	4290      	cmp	r0, r2
 800036c:	f0c0 80f0 	bcc.w	8000550 <__udivmoddi4+0x2ac>
 8000370:	1a86      	subs	r6, r0, r2
 8000372:	eb64 0303 	sbc.w	r3, r4, r3
 8000376:	2001      	movs	r0, #1
 8000378:	2d00      	cmp	r5, #0
 800037a:	d0e6      	beq.n	800034a <__udivmoddi4+0xa6>
 800037c:	e9c5 6300 	strd	r6, r3, [r5]
 8000380:	e7e3      	b.n	800034a <__udivmoddi4+0xa6>
 8000382:	2a00      	cmp	r2, #0
 8000384:	f040 8090 	bne.w	80004a8 <__udivmoddi4+0x204>
 8000388:	eba1 040c 	sub.w	r4, r1, ip
 800038c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000390:	fa1f f78c 	uxth.w	r7, ip
 8000394:	2101      	movs	r1, #1
 8000396:	fbb4 f6f8 	udiv	r6, r4, r8
 800039a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039e:	fb08 4416 	mls	r4, r8, r6, r4
 80003a2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a6:	fb07 f006 	mul.w	r0, r7, r6
 80003aa:	4298      	cmp	r0, r3
 80003ac:	d908      	bls.n	80003c0 <__udivmoddi4+0x11c>
 80003ae:	eb1c 0303 	adds.w	r3, ip, r3
 80003b2:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b6:	d202      	bcs.n	80003be <__udivmoddi4+0x11a>
 80003b8:	4298      	cmp	r0, r3
 80003ba:	f200 80cd 	bhi.w	8000558 <__udivmoddi4+0x2b4>
 80003be:	4626      	mov	r6, r4
 80003c0:	1a1c      	subs	r4, r3, r0
 80003c2:	fa1f f38e 	uxth.w	r3, lr
 80003c6:	fbb4 f0f8 	udiv	r0, r4, r8
 80003ca:	fb08 4410 	mls	r4, r8, r0, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb00 f707 	mul.w	r7, r0, r7
 80003d6:	429f      	cmp	r7, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x148>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f100 34ff 	add.w	r4, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x146>
 80003e4:	429f      	cmp	r7, r3
 80003e6:	f200 80b0 	bhi.w	800054a <__udivmoddi4+0x2a6>
 80003ea:	4620      	mov	r0, r4
 80003ec:	1bdb      	subs	r3, r3, r7
 80003ee:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0x9c>
 80003f4:	f1c1 0620 	rsb	r6, r1, #32
 80003f8:	408b      	lsls	r3, r1
 80003fa:	fa22 f706 	lsr.w	r7, r2, r6
 80003fe:	431f      	orrs	r7, r3
 8000400:	fa20 fc06 	lsr.w	ip, r0, r6
 8000404:	fa04 f301 	lsl.w	r3, r4, r1
 8000408:	ea43 030c 	orr.w	r3, r3, ip
 800040c:	40f4      	lsrs	r4, r6
 800040e:	fa00 f801 	lsl.w	r8, r0, r1
 8000412:	0c38      	lsrs	r0, r7, #16
 8000414:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000418:	fbb4 fef0 	udiv	lr, r4, r0
 800041c:	fa1f fc87 	uxth.w	ip, r7
 8000420:	fb00 441e 	mls	r4, r0, lr, r4
 8000424:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000428:	fb0e f90c 	mul.w	r9, lr, ip
 800042c:	45a1      	cmp	r9, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	d90a      	bls.n	800044a <__udivmoddi4+0x1a6>
 8000434:	193c      	adds	r4, r7, r4
 8000436:	f10e 3aff 	add.w	sl, lr, #4294967295
 800043a:	f080 8084 	bcs.w	8000546 <__udivmoddi4+0x2a2>
 800043e:	45a1      	cmp	r9, r4
 8000440:	f240 8081 	bls.w	8000546 <__udivmoddi4+0x2a2>
 8000444:	f1ae 0e02 	sub.w	lr, lr, #2
 8000448:	443c      	add	r4, r7
 800044a:	eba4 0409 	sub.w	r4, r4, r9
 800044e:	fa1f f983 	uxth.w	r9, r3
 8000452:	fbb4 f3f0 	udiv	r3, r4, r0
 8000456:	fb00 4413 	mls	r4, r0, r3, r4
 800045a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000462:	45a4      	cmp	ip, r4
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x1d2>
 8000466:	193c      	adds	r4, r7, r4
 8000468:	f103 30ff 	add.w	r0, r3, #4294967295
 800046c:	d267      	bcs.n	800053e <__udivmoddi4+0x29a>
 800046e:	45a4      	cmp	ip, r4
 8000470:	d965      	bls.n	800053e <__udivmoddi4+0x29a>
 8000472:	3b02      	subs	r3, #2
 8000474:	443c      	add	r4, r7
 8000476:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800047a:	fba0 9302 	umull	r9, r3, r0, r2
 800047e:	eba4 040c 	sub.w	r4, r4, ip
 8000482:	429c      	cmp	r4, r3
 8000484:	46ce      	mov	lr, r9
 8000486:	469c      	mov	ip, r3
 8000488:	d351      	bcc.n	800052e <__udivmoddi4+0x28a>
 800048a:	d04e      	beq.n	800052a <__udivmoddi4+0x286>
 800048c:	b155      	cbz	r5, 80004a4 <__udivmoddi4+0x200>
 800048e:	ebb8 030e 	subs.w	r3, r8, lr
 8000492:	eb64 040c 	sbc.w	r4, r4, ip
 8000496:	fa04 f606 	lsl.w	r6, r4, r6
 800049a:	40cb      	lsrs	r3, r1
 800049c:	431e      	orrs	r6, r3
 800049e:	40cc      	lsrs	r4, r1
 80004a0:	e9c5 6400 	strd	r6, r4, [r5]
 80004a4:	2100      	movs	r1, #0
 80004a6:	e750      	b.n	800034a <__udivmoddi4+0xa6>
 80004a8:	f1c2 0320 	rsb	r3, r2, #32
 80004ac:	fa20 f103 	lsr.w	r1, r0, r3
 80004b0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b4:	fa24 f303 	lsr.w	r3, r4, r3
 80004b8:	4094      	lsls	r4, r2
 80004ba:	430c      	orrs	r4, r1
 80004bc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004c0:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c4:	fa1f f78c 	uxth.w	r7, ip
 80004c8:	fbb3 f0f8 	udiv	r0, r3, r8
 80004cc:	fb08 3110 	mls	r1, r8, r0, r3
 80004d0:	0c23      	lsrs	r3, r4, #16
 80004d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d6:	fb00 f107 	mul.w	r1, r0, r7
 80004da:	4299      	cmp	r1, r3
 80004dc:	d908      	bls.n	80004f0 <__udivmoddi4+0x24c>
 80004de:	eb1c 0303 	adds.w	r3, ip, r3
 80004e2:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e6:	d22c      	bcs.n	8000542 <__udivmoddi4+0x29e>
 80004e8:	4299      	cmp	r1, r3
 80004ea:	d92a      	bls.n	8000542 <__udivmoddi4+0x29e>
 80004ec:	3802      	subs	r0, #2
 80004ee:	4463      	add	r3, ip
 80004f0:	1a5b      	subs	r3, r3, r1
 80004f2:	b2a4      	uxth	r4, r4
 80004f4:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f8:	fb08 3311 	mls	r3, r8, r1, r3
 80004fc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000500:	fb01 f307 	mul.w	r3, r1, r7
 8000504:	42a3      	cmp	r3, r4
 8000506:	d908      	bls.n	800051a <__udivmoddi4+0x276>
 8000508:	eb1c 0404 	adds.w	r4, ip, r4
 800050c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000510:	d213      	bcs.n	800053a <__udivmoddi4+0x296>
 8000512:	42a3      	cmp	r3, r4
 8000514:	d911      	bls.n	800053a <__udivmoddi4+0x296>
 8000516:	3902      	subs	r1, #2
 8000518:	4464      	add	r4, ip
 800051a:	1ae4      	subs	r4, r4, r3
 800051c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000520:	e739      	b.n	8000396 <__udivmoddi4+0xf2>
 8000522:	4604      	mov	r4, r0
 8000524:	e6f0      	b.n	8000308 <__udivmoddi4+0x64>
 8000526:	4608      	mov	r0, r1
 8000528:	e706      	b.n	8000338 <__udivmoddi4+0x94>
 800052a:	45c8      	cmp	r8, r9
 800052c:	d2ae      	bcs.n	800048c <__udivmoddi4+0x1e8>
 800052e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000532:	eb63 0c07 	sbc.w	ip, r3, r7
 8000536:	3801      	subs	r0, #1
 8000538:	e7a8      	b.n	800048c <__udivmoddi4+0x1e8>
 800053a:	4631      	mov	r1, r6
 800053c:	e7ed      	b.n	800051a <__udivmoddi4+0x276>
 800053e:	4603      	mov	r3, r0
 8000540:	e799      	b.n	8000476 <__udivmoddi4+0x1d2>
 8000542:	4630      	mov	r0, r6
 8000544:	e7d4      	b.n	80004f0 <__udivmoddi4+0x24c>
 8000546:	46d6      	mov	lr, sl
 8000548:	e77f      	b.n	800044a <__udivmoddi4+0x1a6>
 800054a:	4463      	add	r3, ip
 800054c:	3802      	subs	r0, #2
 800054e:	e74d      	b.n	80003ec <__udivmoddi4+0x148>
 8000550:	4606      	mov	r6, r0
 8000552:	4623      	mov	r3, r4
 8000554:	4608      	mov	r0, r1
 8000556:	e70f      	b.n	8000378 <__udivmoddi4+0xd4>
 8000558:	3e02      	subs	r6, #2
 800055a:	4463      	add	r3, ip
 800055c:	e730      	b.n	80003c0 <__udivmoddi4+0x11c>
 800055e:	bf00      	nop

08000560 <__aeabi_idiv0>:
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop

08000564 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b08a      	sub	sp, #40	@ 0x28
 8000568:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056a:	f000 fabb 	bl	8000ae4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800056e:	f000 f86f 	bl	8000650 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000572:	f000 f8d9 	bl	8000728 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  //Enable the CYCCNT counter
  DWT_CTRL |= (1 << 0);
 8000576:	4b2f      	ldr	r3, [pc, #188]	@ (8000634 <main+0xd0>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4a2e      	ldr	r2, [pc, #184]	@ (8000634 <main+0xd0>)
 800057c:	f043 0301 	orr.w	r3, r3, #1
 8000580:	6013      	str	r3, [r2, #0]

  SEGGER_SYSVIEW_Conf();
 8000582:	f003 ffb3 	bl	80044ec <SEGGER_SYSVIEW_Conf>

  SEGGER_SYSVIEW_Start();
 8000586:	f005 fa7b 	bl	8005a80 <SEGGER_SYSVIEW_Start>

  status = xTaskCreate(led_green_handler,"LED_green_task",200,NULL,2,&task1_handle);
 800058a:	f107 030c 	add.w	r3, r7, #12
 800058e:	9301      	str	r3, [sp, #4]
 8000590:	2302      	movs	r3, #2
 8000592:	9300      	str	r3, [sp, #0]
 8000594:	2300      	movs	r3, #0
 8000596:	22c8      	movs	r2, #200	@ 0xc8
 8000598:	4927      	ldr	r1, [pc, #156]	@ (8000638 <main+0xd4>)
 800059a:	4828      	ldr	r0, [pc, #160]	@ (800063c <main+0xd8>)
 800059c:	f002 f894 	bl	80026c8 <xTaskCreate>
 80005a0:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 80005a2:	69fb      	ldr	r3, [r7, #28]
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d00b      	beq.n	80005c0 <main+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005ac:	f383 8811 	msr	BASEPRI, r3
 80005b0:	f3bf 8f6f 	isb	sy
 80005b4:	f3bf 8f4f 	dsb	sy
 80005b8:	61bb      	str	r3, [r7, #24]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005ba:	bf00      	nop
 80005bc:	bf00      	nop
 80005be:	e7fd      	b.n	80005bc <main+0x58>

  status = xTaskCreate(led_red_handler,"LED_red_task",200,NULL,2,&task2_handle);
 80005c0:	f107 0308 	add.w	r3, r7, #8
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2302      	movs	r3, #2
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	2300      	movs	r3, #0
 80005cc:	22c8      	movs	r2, #200	@ 0xc8
 80005ce:	491c      	ldr	r1, [pc, #112]	@ (8000640 <main+0xdc>)
 80005d0:	481c      	ldr	r0, [pc, #112]	@ (8000644 <main+0xe0>)
 80005d2:	f002 f879 	bl	80026c8 <xTaskCreate>
 80005d6:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 80005d8:	69fb      	ldr	r3, [r7, #28]
 80005da:	2b01      	cmp	r3, #1
 80005dc:	d00b      	beq.n	80005f6 <main+0x92>
        __asm volatile
 80005de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005e2:	f383 8811 	msr	BASEPRI, r3
 80005e6:	f3bf 8f6f 	isb	sy
 80005ea:	f3bf 8f4f 	dsb	sy
 80005ee:	617b      	str	r3, [r7, #20]
    }
 80005f0:	bf00      	nop
 80005f2:	bf00      	nop
 80005f4:	e7fd      	b.n	80005f2 <main+0x8e>

  status = xTaskCreate(led_orange_handler,"LED_orange_task",200,NULL,2,&task3_handle);
 80005f6:	1d3b      	adds	r3, r7, #4
 80005f8:	9301      	str	r3, [sp, #4]
 80005fa:	2302      	movs	r3, #2
 80005fc:	9300      	str	r3, [sp, #0]
 80005fe:	2300      	movs	r3, #0
 8000600:	22c8      	movs	r2, #200	@ 0xc8
 8000602:	4911      	ldr	r1, [pc, #68]	@ (8000648 <main+0xe4>)
 8000604:	4811      	ldr	r0, [pc, #68]	@ (800064c <main+0xe8>)
 8000606:	f002 f85f 	bl	80026c8 <xTaskCreate>
 800060a:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 800060c:	69fb      	ldr	r3, [r7, #28]
 800060e:	2b01      	cmp	r3, #1
 8000610:	d00b      	beq.n	800062a <main+0xc6>
        __asm volatile
 8000612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000616:	f383 8811 	msr	BASEPRI, r3
 800061a:	f3bf 8f6f 	isb	sy
 800061e:	f3bf 8f4f 	dsb	sy
 8000622:	613b      	str	r3, [r7, #16]
    }
 8000624:	bf00      	nop
 8000626:	bf00      	nop
 8000628:	e7fd      	b.n	8000626 <main+0xc2>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 800062a:	f002 f9d7 	bl	80029dc <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800062e:	bf00      	nop
 8000630:	e7fd      	b.n	800062e <main+0xca>
 8000632:	bf00      	nop
 8000634:	e0001000 	.word	0xe0001000
 8000638:	0800662c 	.word	0x0800662c
 800063c:	08000825 	.word	0x08000825
 8000640:	0800663c 	.word	0x0800663c
 8000644:	0800087d 	.word	0x0800087d
 8000648:	0800664c 	.word	0x0800664c
 800064c:	08000851 	.word	0x08000851

08000650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b094      	sub	sp, #80	@ 0x50
 8000654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000656:	f107 0320 	add.w	r3, r7, #32
 800065a:	2230      	movs	r2, #48	@ 0x30
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f005 ff9e 	bl	80065a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000664:	f107 030c 	add.w	r3, r7, #12
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	605a      	str	r2, [r3, #4]
 800066e:	609a      	str	r2, [r3, #8]
 8000670:	60da      	str	r2, [r3, #12]
 8000672:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000674:	2300      	movs	r3, #0
 8000676:	60bb      	str	r3, [r7, #8]
 8000678:	4b29      	ldr	r3, [pc, #164]	@ (8000720 <SystemClock_Config+0xd0>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800067c:	4a28      	ldr	r2, [pc, #160]	@ (8000720 <SystemClock_Config+0xd0>)
 800067e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000682:	6413      	str	r3, [r2, #64]	@ 0x40
 8000684:	4b26      	ldr	r3, [pc, #152]	@ (8000720 <SystemClock_Config+0xd0>)
 8000686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000688:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800068c:	60bb      	str	r3, [r7, #8]
 800068e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000690:	2300      	movs	r3, #0
 8000692:	607b      	str	r3, [r7, #4]
 8000694:	4b23      	ldr	r3, [pc, #140]	@ (8000724 <SystemClock_Config+0xd4>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800069c:	4a21      	ldr	r2, [pc, #132]	@ (8000724 <SystemClock_Config+0xd4>)
 800069e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006a2:	6013      	str	r3, [r2, #0]
 80006a4:	4b1f      	ldr	r3, [pc, #124]	@ (8000724 <SystemClock_Config+0xd4>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006ac:	607b      	str	r3, [r7, #4]
 80006ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b0:	2302      	movs	r3, #2
 80006b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b4:	2301      	movs	r3, #1
 80006b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b8:	2310      	movs	r3, #16
 80006ba:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006bc:	2302      	movs	r3, #2
 80006be:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006c0:	2300      	movs	r3, #0
 80006c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006c4:	2310      	movs	r3, #16
 80006c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006c8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006ce:	2304      	movs	r3, #4
 80006d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006d2:	2307      	movs	r3, #7
 80006d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d6:	f107 0320 	add.w	r3, r7, #32
 80006da:	4618      	mov	r0, r3
 80006dc:	f000 fd02 	bl	80010e4 <HAL_RCC_OscConfig>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006e6:	f000 f8f1 	bl	80008cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ea:	230f      	movs	r3, #15
 80006ec:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ee:	2302      	movs	r3, #2
 80006f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f2:	2300      	movs	r3, #0
 80006f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000700:	f107 030c 	add.w	r3, r7, #12
 8000704:	2102      	movs	r1, #2
 8000706:	4618      	mov	r0, r3
 8000708:	f000 ff64 	bl	80015d4 <HAL_RCC_ClockConfig>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000712:	f000 f8db 	bl	80008cc <Error_Handler>
  }
}
 8000716:	bf00      	nop
 8000718:	3750      	adds	r7, #80	@ 0x50
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	40023800 	.word	0x40023800
 8000724:	40007000 	.word	0x40007000

08000728 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b08a      	sub	sp, #40	@ 0x28
 800072c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072e:	f107 0314 	add.w	r3, r7, #20
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	60da      	str	r2, [r3, #12]
 800073c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	613b      	str	r3, [r7, #16]
 8000742:	4b35      	ldr	r3, [pc, #212]	@ (8000818 <MX_GPIO_Init+0xf0>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	4a34      	ldr	r2, [pc, #208]	@ (8000818 <MX_GPIO_Init+0xf0>)
 8000748:	f043 0304 	orr.w	r3, r3, #4
 800074c:	6313      	str	r3, [r2, #48]	@ 0x30
 800074e:	4b32      	ldr	r3, [pc, #200]	@ (8000818 <MX_GPIO_Init+0xf0>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	f003 0304 	and.w	r3, r3, #4
 8000756:	613b      	str	r3, [r7, #16]
 8000758:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	60fb      	str	r3, [r7, #12]
 800075e:	4b2e      	ldr	r3, [pc, #184]	@ (8000818 <MX_GPIO_Init+0xf0>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000762:	4a2d      	ldr	r2, [pc, #180]	@ (8000818 <MX_GPIO_Init+0xf0>)
 8000764:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000768:	6313      	str	r3, [r2, #48]	@ 0x30
 800076a:	4b2b      	ldr	r3, [pc, #172]	@ (8000818 <MX_GPIO_Init+0xf0>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000772:	60fb      	str	r3, [r7, #12]
 8000774:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000776:	2300      	movs	r3, #0
 8000778:	60bb      	str	r3, [r7, #8]
 800077a:	4b27      	ldr	r3, [pc, #156]	@ (8000818 <MX_GPIO_Init+0xf0>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077e:	4a26      	ldr	r2, [pc, #152]	@ (8000818 <MX_GPIO_Init+0xf0>)
 8000780:	f043 0301 	orr.w	r3, r3, #1
 8000784:	6313      	str	r3, [r2, #48]	@ 0x30
 8000786:	4b24      	ldr	r3, [pc, #144]	@ (8000818 <MX_GPIO_Init+0xf0>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078a:	f003 0301 	and.w	r3, r3, #1
 800078e:	60bb      	str	r3, [r7, #8]
 8000790:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	607b      	str	r3, [r7, #4]
 8000796:	4b20      	ldr	r3, [pc, #128]	@ (8000818 <MX_GPIO_Init+0xf0>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	4a1f      	ldr	r2, [pc, #124]	@ (8000818 <MX_GPIO_Init+0xf0>)
 800079c:	f043 0302 	orr.w	r3, r3, #2
 80007a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000818 <MX_GPIO_Init+0xf0>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	f003 0302 	and.w	r3, r3, #2
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80007ae:	2200      	movs	r2, #0
 80007b0:	21e0      	movs	r1, #224	@ 0xe0
 80007b2:	481a      	ldr	r0, [pc, #104]	@ (800081c <MX_GPIO_Init+0xf4>)
 80007b4:	f000 fc62 	bl	800107c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007be:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007c8:	f107 0314 	add.w	r3, r7, #20
 80007cc:	4619      	mov	r1, r3
 80007ce:	4814      	ldr	r0, [pc, #80]	@ (8000820 <MX_GPIO_Init+0xf8>)
 80007d0:	f000 fad0 	bl	8000d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80007d4:	230c      	movs	r3, #12
 80007d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d8:	2302      	movs	r3, #2
 80007da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	2300      	movs	r3, #0
 80007de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e0:	2300      	movs	r3, #0
 80007e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80007e4:	2307      	movs	r3, #7
 80007e6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e8:	f107 0314 	add.w	r3, r7, #20
 80007ec:	4619      	mov	r1, r3
 80007ee:	480b      	ldr	r0, [pc, #44]	@ (800081c <MX_GPIO_Init+0xf4>)
 80007f0:	f000 fac0 	bl	8000d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD4_Pin;
 80007f4:	23e0      	movs	r3, #224	@ 0xe0
 80007f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f8:	2301      	movs	r3, #1
 80007fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fc:	2300      	movs	r3, #0
 80007fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000800:	2300      	movs	r3, #0
 8000802:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000804:	f107 0314 	add.w	r3, r7, #20
 8000808:	4619      	mov	r1, r3
 800080a:	4804      	ldr	r0, [pc, #16]	@ (800081c <MX_GPIO_Init+0xf4>)
 800080c:	f000 fab2 	bl	8000d74 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000810:	bf00      	nop
 8000812:	3728      	adds	r7, #40	@ 0x28
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	40023800 	.word	0x40023800
 800081c:	40020000 	.word	0x40020000
 8000820:	40020800 	.word	0x40020800

08000824 <led_green_handler>:

/* USER CODE BEGIN 4 */
static void led_green_handler(void* parameters)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling green LED");
 800082c:	4806      	ldr	r0, [pc, #24]	@ (8000848 <led_green_handler+0x24>)
 800082e:	f005 fe37 	bl	80064a0 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOA, LED_GREEN_PIN);
 8000832:	2120      	movs	r1, #32
 8000834:	4805      	ldr	r0, [pc, #20]	@ (800084c <led_green_handler+0x28>)
 8000836:	f000 fc3a 	bl	80010ae <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 800083a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800083e:	f000 f993 	bl	8000b68 <HAL_Delay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling green LED");
 8000842:	bf00      	nop
 8000844:	e7f2      	b.n	800082c <led_green_handler+0x8>
 8000846:	bf00      	nop
 8000848:	0800665c 	.word	0x0800665c
 800084c:	40020000 	.word	0x40020000

08000850 <led_orange_handler>:
		//vTaskDelay(pdMS_TO_TICKS(1000));
	}
}

static void led_orange_handler(void* parameters)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling orange LED");
 8000858:	4806      	ldr	r0, [pc, #24]	@ (8000874 <led_orange_handler+0x24>)
 800085a:	f005 fe21 	bl	80064a0 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOA, LED_ORANGE_PIN);
 800085e:	2180      	movs	r1, #128	@ 0x80
 8000860:	4805      	ldr	r0, [pc, #20]	@ (8000878 <led_orange_handler+0x28>)
 8000862:	f000 fc24 	bl	80010ae <HAL_GPIO_TogglePin>
		HAL_Delay(800);
 8000866:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800086a:	f000 f97d 	bl	8000b68 <HAL_Delay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling orange LED");
 800086e:	bf00      	nop
 8000870:	e7f2      	b.n	8000858 <led_orange_handler+0x8>
 8000872:	bf00      	nop
 8000874:	08006670 	.word	0x08006670
 8000878:	40020000 	.word	0x40020000

0800087c <led_red_handler>:
		//vTaskDelay(pdMS_TO_TICKS(800));
	}
}

static void led_red_handler(void* parameters)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling red LED");
 8000884:	4806      	ldr	r0, [pc, #24]	@ (80008a0 <led_red_handler+0x24>)
 8000886:	f005 fe0b 	bl	80064a0 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOA, LED_RED_PIN);
 800088a:	2140      	movs	r1, #64	@ 0x40
 800088c:	4805      	ldr	r0, [pc, #20]	@ (80008a4 <led_red_handler+0x28>)
 800088e:	f000 fc0e 	bl	80010ae <HAL_GPIO_TogglePin>
		HAL_Delay(400);
 8000892:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8000896:	f000 f967 	bl	8000b68 <HAL_Delay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling red LED");
 800089a:	bf00      	nop
 800089c:	e7f2      	b.n	8000884 <led_red_handler+0x8>
 800089e:	bf00      	nop
 80008a0:	08006684 	.word	0x08006684
 80008a4:	40020000 	.word	0x40020000

080008a8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a04      	ldr	r2, [pc, #16]	@ (80008c8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d101      	bne.n	80008be <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80008ba:	f000 f935 	bl	8000b28 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008be:	bf00      	nop
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40000c00 	.word	0x40000c00

080008cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d0:	b672      	cpsid	i
}
 80008d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <Error_Handler+0x8>

080008d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008de:	2300      	movs	r3, #0
 80008e0:	607b      	str	r3, [r7, #4]
 80008e2:	4b10      	ldr	r3, [pc, #64]	@ (8000924 <HAL_MspInit+0x4c>)
 80008e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000924 <HAL_MspInit+0x4c>)
 80008e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80008ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000924 <HAL_MspInit+0x4c>)
 80008f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008f6:	607b      	str	r3, [r7, #4]
 80008f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	603b      	str	r3, [r7, #0]
 80008fe:	4b09      	ldr	r3, [pc, #36]	@ (8000924 <HAL_MspInit+0x4c>)
 8000900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000902:	4a08      	ldr	r2, [pc, #32]	@ (8000924 <HAL_MspInit+0x4c>)
 8000904:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000908:	6413      	str	r3, [r2, #64]	@ 0x40
 800090a:	4b06      	ldr	r3, [pc, #24]	@ (8000924 <HAL_MspInit+0x4c>)
 800090c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800090e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000912:	603b      	str	r3, [r7, #0]
 8000914:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 8000916:	f003 fa59 	bl	8003dcc <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 800091a:	bf00      	nop
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	40023800 	.word	0x40023800

08000928 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b08e      	sub	sp, #56	@ 0x38
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000930:	2300      	movs	r3, #0
 8000932:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000934:	2300      	movs	r3, #0
 8000936:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8000938:	2300      	movs	r3, #0
 800093a:	60fb      	str	r3, [r7, #12]
 800093c:	4b33      	ldr	r3, [pc, #204]	@ (8000a0c <HAL_InitTick+0xe4>)
 800093e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000940:	4a32      	ldr	r2, [pc, #200]	@ (8000a0c <HAL_InitTick+0xe4>)
 8000942:	f043 0308 	orr.w	r3, r3, #8
 8000946:	6413      	str	r3, [r2, #64]	@ 0x40
 8000948:	4b30      	ldr	r3, [pc, #192]	@ (8000a0c <HAL_InitTick+0xe4>)
 800094a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800094c:	f003 0308 	and.w	r3, r3, #8
 8000950:	60fb      	str	r3, [r7, #12]
 8000952:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000954:	f107 0210 	add.w	r2, r7, #16
 8000958:	f107 0314 	add.w	r3, r7, #20
 800095c:	4611      	mov	r1, r2
 800095e:	4618      	mov	r0, r3
 8000960:	f001 f844 	bl	80019ec <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000964:	6a3b      	ldr	r3, [r7, #32]
 8000966:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800096a:	2b00      	cmp	r3, #0
 800096c:	d103      	bne.n	8000976 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800096e:	f001 f829 	bl	80019c4 <HAL_RCC_GetPCLK1Freq>
 8000972:	6378      	str	r0, [r7, #52]	@ 0x34
 8000974:	e004      	b.n	8000980 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000976:	f001 f825 	bl	80019c4 <HAL_RCC_GetPCLK1Freq>
 800097a:	4603      	mov	r3, r0
 800097c:	005b      	lsls	r3, r3, #1
 800097e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000980:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000982:	4a23      	ldr	r2, [pc, #140]	@ (8000a10 <HAL_InitTick+0xe8>)
 8000984:	fba2 2303 	umull	r2, r3, r2, r3
 8000988:	0c9b      	lsrs	r3, r3, #18
 800098a:	3b01      	subs	r3, #1
 800098c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 800098e:	4b21      	ldr	r3, [pc, #132]	@ (8000a14 <HAL_InitTick+0xec>)
 8000990:	4a21      	ldr	r2, [pc, #132]	@ (8000a18 <HAL_InitTick+0xf0>)
 8000992:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8000994:	4b1f      	ldr	r3, [pc, #124]	@ (8000a14 <HAL_InitTick+0xec>)
 8000996:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800099a:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 800099c:	4a1d      	ldr	r2, [pc, #116]	@ (8000a14 <HAL_InitTick+0xec>)
 800099e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009a0:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80009a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a14 <HAL_InitTick+0xec>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009a8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a14 <HAL_InitTick+0xec>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ae:	4b19      	ldr	r3, [pc, #100]	@ (8000a14 <HAL_InitTick+0xec>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 80009b4:	4817      	ldr	r0, [pc, #92]	@ (8000a14 <HAL_InitTick+0xec>)
 80009b6:	f001 f84b 	bl	8001a50 <HAL_TIM_Base_Init>
 80009ba:	4603      	mov	r3, r0
 80009bc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80009c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d11b      	bne.n	8000a00 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 80009c8:	4812      	ldr	r0, [pc, #72]	@ (8000a14 <HAL_InitTick+0xec>)
 80009ca:	f001 f89b 	bl	8001b04 <HAL_TIM_Base_Start_IT>
 80009ce:	4603      	mov	r3, r0
 80009d0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80009d4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d111      	bne.n	8000a00 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80009dc:	2032      	movs	r0, #50	@ 0x32
 80009de:	f000 f9bb 	bl	8000d58 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	2b0f      	cmp	r3, #15
 80009e6:	d808      	bhi.n	80009fa <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 80009e8:	2200      	movs	r2, #0
 80009ea:	6879      	ldr	r1, [r7, #4]
 80009ec:	2032      	movs	r0, #50	@ 0x32
 80009ee:	f000 f997 	bl	8000d20 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009f2:	4a0a      	ldr	r2, [pc, #40]	@ (8000a1c <HAL_InitTick+0xf4>)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	6013      	str	r3, [r2, #0]
 80009f8:	e002      	b.n	8000a00 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80009fa:	2301      	movs	r3, #1
 80009fc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000a00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	3738      	adds	r7, #56	@ 0x38
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	40023800 	.word	0x40023800
 8000a10:	431bde83 	.word	0x431bde83
 8000a14:	20000030 	.word	0x20000030
 8000a18:	40000c00 	.word	0x40000c00
 8000a1c:	20000004 	.word	0x20000004

08000a20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a24:	bf00      	nop
 8000a26:	e7fd      	b.n	8000a24 <NMI_Handler+0x4>

08000a28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a2c:	bf00      	nop
 8000a2e:	e7fd      	b.n	8000a2c <HardFault_Handler+0x4>

08000a30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a34:	bf00      	nop
 8000a36:	e7fd      	b.n	8000a34 <MemManage_Handler+0x4>

08000a38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <BusFault_Handler+0x4>

08000a40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a44:	bf00      	nop
 8000a46:	e7fd      	b.n	8000a44 <UsageFault_Handler+0x4>

08000a48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a4c:	bf00      	nop
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
	...

08000a58 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8000a5c:	4802      	ldr	r0, [pc, #8]	@ (8000a68 <TIM5_IRQHandler+0x10>)
 8000a5e:	f001 f8b3 	bl	8001bc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8000a62:	bf00      	nop
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	20000030 	.word	0x20000030

08000a6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a70:	4b06      	ldr	r3, [pc, #24]	@ (8000a8c <SystemInit+0x20>)
 8000a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a76:	4a05      	ldr	r2, [pc, #20]	@ (8000a8c <SystemInit+0x20>)
 8000a78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a80:	bf00      	nop
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	e000ed00 	.word	0xe000ed00

08000a90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ac8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000a94:	f7ff ffea 	bl	8000a6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a98:	480c      	ldr	r0, [pc, #48]	@ (8000acc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a9a:	490d      	ldr	r1, [pc, #52]	@ (8000ad0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ad4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aa0:	e002      	b.n	8000aa8 <LoopCopyDataInit>

08000aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aa6:	3304      	adds	r3, #4

08000aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aac:	d3f9      	bcc.n	8000aa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aae:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ab0:	4c0a      	ldr	r4, [pc, #40]	@ (8000adc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ab4:	e001      	b.n	8000aba <LoopFillZerobss>

08000ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ab8:	3204      	adds	r2, #4

08000aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000abc:	d3fb      	bcc.n	8000ab6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000abe:	f005 fd77 	bl	80065b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ac2:	f7ff fd4f 	bl	8000564 <main>
  bx  lr    
 8000ac6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ac8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000acc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ad0:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000ad4:	080067c8 	.word	0x080067c8
  ldr r2, =_sbss
 8000ad8:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000adc:	20014498 	.word	0x20014498

08000ae0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ae0:	e7fe      	b.n	8000ae0 <ADC_IRQHandler>
	...

08000ae4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8000b24 <HAL_Init+0x40>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a0d      	ldr	r2, [pc, #52]	@ (8000b24 <HAL_Init+0x40>)
 8000aee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000af2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000af4:	4b0b      	ldr	r3, [pc, #44]	@ (8000b24 <HAL_Init+0x40>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a0a      	ldr	r2, [pc, #40]	@ (8000b24 <HAL_Init+0x40>)
 8000afa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000afe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b00:	4b08      	ldr	r3, [pc, #32]	@ (8000b24 <HAL_Init+0x40>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a07      	ldr	r2, [pc, #28]	@ (8000b24 <HAL_Init+0x40>)
 8000b06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b0c:	2003      	movs	r0, #3
 8000b0e:	f000 f8fc 	bl	8000d0a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b12:	2000      	movs	r0, #0
 8000b14:	f7ff ff08 	bl	8000928 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b18:	f7ff fede 	bl	80008d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b1c:	2300      	movs	r3, #0
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40023c00 	.word	0x40023c00

08000b28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b2c:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <HAL_IncTick+0x20>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	461a      	mov	r2, r3
 8000b32:	4b06      	ldr	r3, [pc, #24]	@ (8000b4c <HAL_IncTick+0x24>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4413      	add	r3, r2
 8000b38:	4a04      	ldr	r2, [pc, #16]	@ (8000b4c <HAL_IncTick+0x24>)
 8000b3a:	6013      	str	r3, [r2, #0]
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	20000008 	.word	0x20000008
 8000b4c:	20000078 	.word	0x20000078

08000b50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  return uwTick;
 8000b54:	4b03      	ldr	r3, [pc, #12]	@ (8000b64 <HAL_GetTick+0x14>)
 8000b56:	681b      	ldr	r3, [r3, #0]
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	20000078 	.word	0x20000078

08000b68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b70:	f7ff ffee 	bl	8000b50 <HAL_GetTick>
 8000b74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b80:	d005      	beq.n	8000b8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b82:	4b0a      	ldr	r3, [pc, #40]	@ (8000bac <HAL_Delay+0x44>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	461a      	mov	r2, r3
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	4413      	add	r3, r2
 8000b8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b8e:	bf00      	nop
 8000b90:	f7ff ffde 	bl	8000b50 <HAL_GetTick>
 8000b94:	4602      	mov	r2, r0
 8000b96:	68bb      	ldr	r3, [r7, #8]
 8000b98:	1ad3      	subs	r3, r2, r3
 8000b9a:	68fa      	ldr	r2, [r7, #12]
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	d8f7      	bhi.n	8000b90 <HAL_Delay+0x28>
  {
  }
}
 8000ba0:	bf00      	nop
 8000ba2:	bf00      	nop
 8000ba4:	3710      	adds	r7, #16
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	20000008 	.word	0x20000008

08000bb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b085      	sub	sp, #20
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	f003 0307 	and.w	r3, r3, #7
 8000bbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bc2:	68db      	ldr	r3, [r3, #12]
 8000bc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bc6:	68ba      	ldr	r2, [r7, #8]
 8000bc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bcc:	4013      	ands	r3, r2
 8000bce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000be0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000be2:	4a04      	ldr	r2, [pc, #16]	@ (8000bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	60d3      	str	r3, [r2, #12]
}
 8000be8:	bf00      	nop
 8000bea:	3714      	adds	r7, #20
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	e000ed00 	.word	0xe000ed00

08000bf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bfc:	4b04      	ldr	r3, [pc, #16]	@ (8000c10 <__NVIC_GetPriorityGrouping+0x18>)
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	0a1b      	lsrs	r3, r3, #8
 8000c02:	f003 0307 	and.w	r3, r3, #7
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr
 8000c10:	e000ed00 	.word	0xe000ed00

08000c14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	db0b      	blt.n	8000c3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c26:	79fb      	ldrb	r3, [r7, #7]
 8000c28:	f003 021f 	and.w	r2, r3, #31
 8000c2c:	4907      	ldr	r1, [pc, #28]	@ (8000c4c <__NVIC_EnableIRQ+0x38>)
 8000c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c32:	095b      	lsrs	r3, r3, #5
 8000c34:	2001      	movs	r0, #1
 8000c36:	fa00 f202 	lsl.w	r2, r0, r2
 8000c3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c3e:	bf00      	nop
 8000c40:	370c      	adds	r7, #12
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	e000e100 	.word	0xe000e100

08000c50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	6039      	str	r1, [r7, #0]
 8000c5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	db0a      	blt.n	8000c7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	b2da      	uxtb	r2, r3
 8000c68:	490c      	ldr	r1, [pc, #48]	@ (8000c9c <__NVIC_SetPriority+0x4c>)
 8000c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6e:	0112      	lsls	r2, r2, #4
 8000c70:	b2d2      	uxtb	r2, r2
 8000c72:	440b      	add	r3, r1
 8000c74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c78:	e00a      	b.n	8000c90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	b2da      	uxtb	r2, r3
 8000c7e:	4908      	ldr	r1, [pc, #32]	@ (8000ca0 <__NVIC_SetPriority+0x50>)
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	f003 030f 	and.w	r3, r3, #15
 8000c86:	3b04      	subs	r3, #4
 8000c88:	0112      	lsls	r2, r2, #4
 8000c8a:	b2d2      	uxtb	r2, r2
 8000c8c:	440b      	add	r3, r1
 8000c8e:	761a      	strb	r2, [r3, #24]
}
 8000c90:	bf00      	nop
 8000c92:	370c      	adds	r7, #12
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr
 8000c9c:	e000e100 	.word	0xe000e100
 8000ca0:	e000ed00 	.word	0xe000ed00

08000ca4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b089      	sub	sp, #36	@ 0x24
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	60f8      	str	r0, [r7, #12]
 8000cac:	60b9      	str	r1, [r7, #8]
 8000cae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	f003 0307 	and.w	r3, r3, #7
 8000cb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cb8:	69fb      	ldr	r3, [r7, #28]
 8000cba:	f1c3 0307 	rsb	r3, r3, #7
 8000cbe:	2b04      	cmp	r3, #4
 8000cc0:	bf28      	it	cs
 8000cc2:	2304      	movcs	r3, #4
 8000cc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cc6:	69fb      	ldr	r3, [r7, #28]
 8000cc8:	3304      	adds	r3, #4
 8000cca:	2b06      	cmp	r3, #6
 8000ccc:	d902      	bls.n	8000cd4 <NVIC_EncodePriority+0x30>
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	3b03      	subs	r3, #3
 8000cd2:	e000      	b.n	8000cd6 <NVIC_EncodePriority+0x32>
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cdc:	69bb      	ldr	r3, [r7, #24]
 8000cde:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce2:	43da      	mvns	r2, r3
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	401a      	ands	r2, r3
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cec:	f04f 31ff 	mov.w	r1, #4294967295
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cf6:	43d9      	mvns	r1, r3
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cfc:	4313      	orrs	r3, r2
         );
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3724      	adds	r7, #36	@ 0x24
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr

08000d0a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	b082      	sub	sp, #8
 8000d0e:	af00      	add	r7, sp, #0
 8000d10:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f7ff ff4c 	bl	8000bb0 <__NVIC_SetPriorityGrouping>
}
 8000d18:	bf00      	nop
 8000d1a:	3708      	adds	r7, #8
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b086      	sub	sp, #24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	607a      	str	r2, [r7, #4]
 8000d2c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d32:	f7ff ff61 	bl	8000bf8 <__NVIC_GetPriorityGrouping>
 8000d36:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d38:	687a      	ldr	r2, [r7, #4]
 8000d3a:	68b9      	ldr	r1, [r7, #8]
 8000d3c:	6978      	ldr	r0, [r7, #20]
 8000d3e:	f7ff ffb1 	bl	8000ca4 <NVIC_EncodePriority>
 8000d42:	4602      	mov	r2, r0
 8000d44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d48:	4611      	mov	r1, r2
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f7ff ff80 	bl	8000c50 <__NVIC_SetPriority>
}
 8000d50:	bf00      	nop
 8000d52:	3718      	adds	r7, #24
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}

08000d58 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d66:	4618      	mov	r0, r3
 8000d68:	f7ff ff54 	bl	8000c14 <__NVIC_EnableIRQ>
}
 8000d6c:	bf00      	nop
 8000d6e:	3708      	adds	r7, #8
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b089      	sub	sp, #36	@ 0x24
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d82:	2300      	movs	r3, #0
 8000d84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d86:	2300      	movs	r3, #0
 8000d88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	61fb      	str	r3, [r7, #28]
 8000d8e:	e159      	b.n	8001044 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d90:	2201      	movs	r2, #1
 8000d92:	69fb      	ldr	r3, [r7, #28]
 8000d94:	fa02 f303 	lsl.w	r3, r2, r3
 8000d98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	697a      	ldr	r2, [r7, #20]
 8000da0:	4013      	ands	r3, r2
 8000da2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000da4:	693a      	ldr	r2, [r7, #16]
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	f040 8148 	bne.w	800103e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	f003 0303 	and.w	r3, r3, #3
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d005      	beq.n	8000dc6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d130      	bne.n	8000e28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000dcc:	69fb      	ldr	r3, [r7, #28]
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	2203      	movs	r2, #3
 8000dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd6:	43db      	mvns	r3, r3
 8000dd8:	69ba      	ldr	r2, [r7, #24]
 8000dda:	4013      	ands	r3, r2
 8000ddc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	68da      	ldr	r2, [r3, #12]
 8000de2:	69fb      	ldr	r3, [r7, #28]
 8000de4:	005b      	lsls	r3, r3, #1
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	69ba      	ldr	r2, [r7, #24]
 8000dec:	4313      	orrs	r3, r2
 8000dee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	69ba      	ldr	r2, [r7, #24]
 8000df4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	43db      	mvns	r3, r3
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	4013      	ands	r3, r2
 8000e0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	091b      	lsrs	r3, r3, #4
 8000e12:	f003 0201 	and.w	r2, r3, #1
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1c:	69ba      	ldr	r2, [r7, #24]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	69ba      	ldr	r2, [r7, #24]
 8000e26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	f003 0303 	and.w	r3, r3, #3
 8000e30:	2b03      	cmp	r3, #3
 8000e32:	d017      	beq.n	8000e64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	68db      	ldr	r3, [r3, #12]
 8000e38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	2203      	movs	r2, #3
 8000e40:	fa02 f303 	lsl.w	r3, r2, r3
 8000e44:	43db      	mvns	r3, r3
 8000e46:	69ba      	ldr	r2, [r7, #24]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	689a      	ldr	r2, [r3, #8]
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	69ba      	ldr	r2, [r7, #24]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	f003 0303 	and.w	r3, r3, #3
 8000e6c:	2b02      	cmp	r3, #2
 8000e6e:	d123      	bne.n	8000eb8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e70:	69fb      	ldr	r3, [r7, #28]
 8000e72:	08da      	lsrs	r2, r3, #3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	3208      	adds	r2, #8
 8000e78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	f003 0307 	and.w	r3, r3, #7
 8000e84:	009b      	lsls	r3, r3, #2
 8000e86:	220f      	movs	r2, #15
 8000e88:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8c:	43db      	mvns	r3, r3
 8000e8e:	69ba      	ldr	r2, [r7, #24]
 8000e90:	4013      	ands	r3, r2
 8000e92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	691a      	ldr	r2, [r3, #16]
 8000e98:	69fb      	ldr	r3, [r7, #28]
 8000e9a:	f003 0307 	and.w	r3, r3, #7
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea4:	69ba      	ldr	r2, [r7, #24]
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	08da      	lsrs	r2, r3, #3
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	3208      	adds	r2, #8
 8000eb2:	69b9      	ldr	r1, [r7, #24]
 8000eb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	005b      	lsls	r3, r3, #1
 8000ec2:	2203      	movs	r2, #3
 8000ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec8:	43db      	mvns	r3, r3
 8000eca:	69ba      	ldr	r2, [r7, #24]
 8000ecc:	4013      	ands	r3, r2
 8000ece:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f003 0203 	and.w	r2, r3, #3
 8000ed8:	69fb      	ldr	r3, [r7, #28]
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee0:	69ba      	ldr	r2, [r7, #24]
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	69ba      	ldr	r2, [r7, #24]
 8000eea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	f000 80a2 	beq.w	800103e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	60fb      	str	r3, [r7, #12]
 8000efe:	4b57      	ldr	r3, [pc, #348]	@ (800105c <HAL_GPIO_Init+0x2e8>)
 8000f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f02:	4a56      	ldr	r2, [pc, #344]	@ (800105c <HAL_GPIO_Init+0x2e8>)
 8000f04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f0a:	4b54      	ldr	r3, [pc, #336]	@ (800105c <HAL_GPIO_Init+0x2e8>)
 8000f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f16:	4a52      	ldr	r2, [pc, #328]	@ (8001060 <HAL_GPIO_Init+0x2ec>)
 8000f18:	69fb      	ldr	r3, [r7, #28]
 8000f1a:	089b      	lsrs	r3, r3, #2
 8000f1c:	3302      	adds	r3, #2
 8000f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	f003 0303 	and.w	r3, r3, #3
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	220f      	movs	r2, #15
 8000f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f32:	43db      	mvns	r3, r3
 8000f34:	69ba      	ldr	r2, [r7, #24]
 8000f36:	4013      	ands	r3, r2
 8000f38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4a49      	ldr	r2, [pc, #292]	@ (8001064 <HAL_GPIO_Init+0x2f0>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d019      	beq.n	8000f76 <HAL_GPIO_Init+0x202>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4a48      	ldr	r2, [pc, #288]	@ (8001068 <HAL_GPIO_Init+0x2f4>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d013      	beq.n	8000f72 <HAL_GPIO_Init+0x1fe>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4a47      	ldr	r2, [pc, #284]	@ (800106c <HAL_GPIO_Init+0x2f8>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d00d      	beq.n	8000f6e <HAL_GPIO_Init+0x1fa>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4a46      	ldr	r2, [pc, #280]	@ (8001070 <HAL_GPIO_Init+0x2fc>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d007      	beq.n	8000f6a <HAL_GPIO_Init+0x1f6>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a45      	ldr	r2, [pc, #276]	@ (8001074 <HAL_GPIO_Init+0x300>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d101      	bne.n	8000f66 <HAL_GPIO_Init+0x1f2>
 8000f62:	2304      	movs	r3, #4
 8000f64:	e008      	b.n	8000f78 <HAL_GPIO_Init+0x204>
 8000f66:	2307      	movs	r3, #7
 8000f68:	e006      	b.n	8000f78 <HAL_GPIO_Init+0x204>
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	e004      	b.n	8000f78 <HAL_GPIO_Init+0x204>
 8000f6e:	2302      	movs	r3, #2
 8000f70:	e002      	b.n	8000f78 <HAL_GPIO_Init+0x204>
 8000f72:	2301      	movs	r3, #1
 8000f74:	e000      	b.n	8000f78 <HAL_GPIO_Init+0x204>
 8000f76:	2300      	movs	r3, #0
 8000f78:	69fa      	ldr	r2, [r7, #28]
 8000f7a:	f002 0203 	and.w	r2, r2, #3
 8000f7e:	0092      	lsls	r2, r2, #2
 8000f80:	4093      	lsls	r3, r2
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f88:	4935      	ldr	r1, [pc, #212]	@ (8001060 <HAL_GPIO_Init+0x2ec>)
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	089b      	lsrs	r3, r3, #2
 8000f8e:	3302      	adds	r3, #2
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f96:	4b38      	ldr	r3, [pc, #224]	@ (8001078 <HAL_GPIO_Init+0x304>)
 8000f98:	689b      	ldr	r3, [r3, #8]
 8000f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	43db      	mvns	r3, r3
 8000fa0:	69ba      	ldr	r2, [r7, #24]
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d003      	beq.n	8000fba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fba:	4a2f      	ldr	r2, [pc, #188]	@ (8001078 <HAL_GPIO_Init+0x304>)
 8000fbc:	69bb      	ldr	r3, [r7, #24]
 8000fbe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fc0:	4b2d      	ldr	r3, [pc, #180]	@ (8001078 <HAL_GPIO_Init+0x304>)
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	43db      	mvns	r3, r3
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d003      	beq.n	8000fe4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000fe4:	4a24      	ldr	r2, [pc, #144]	@ (8001078 <HAL_GPIO_Init+0x304>)
 8000fe6:	69bb      	ldr	r3, [r7, #24]
 8000fe8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000fea:	4b23      	ldr	r3, [pc, #140]	@ (8001078 <HAL_GPIO_Init+0x304>)
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	43db      	mvns	r3, r3
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001002:	2b00      	cmp	r3, #0
 8001004:	d003      	beq.n	800100e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001006:	69ba      	ldr	r2, [r7, #24]
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	4313      	orrs	r3, r2
 800100c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800100e:	4a1a      	ldr	r2, [pc, #104]	@ (8001078 <HAL_GPIO_Init+0x304>)
 8001010:	69bb      	ldr	r3, [r7, #24]
 8001012:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001014:	4b18      	ldr	r3, [pc, #96]	@ (8001078 <HAL_GPIO_Init+0x304>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	43db      	mvns	r3, r3
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	4013      	ands	r3, r2
 8001022:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800102c:	2b00      	cmp	r3, #0
 800102e:	d003      	beq.n	8001038 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	4313      	orrs	r3, r2
 8001036:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001038:	4a0f      	ldr	r2, [pc, #60]	@ (8001078 <HAL_GPIO_Init+0x304>)
 800103a:	69bb      	ldr	r3, [r7, #24]
 800103c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	3301      	adds	r3, #1
 8001042:	61fb      	str	r3, [r7, #28]
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	2b0f      	cmp	r3, #15
 8001048:	f67f aea2 	bls.w	8000d90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800104c:	bf00      	nop
 800104e:	bf00      	nop
 8001050:	3724      	adds	r7, #36	@ 0x24
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	40023800 	.word	0x40023800
 8001060:	40013800 	.word	0x40013800
 8001064:	40020000 	.word	0x40020000
 8001068:	40020400 	.word	0x40020400
 800106c:	40020800 	.word	0x40020800
 8001070:	40020c00 	.word	0x40020c00
 8001074:	40021000 	.word	0x40021000
 8001078:	40013c00 	.word	0x40013c00

0800107c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	460b      	mov	r3, r1
 8001086:	807b      	strh	r3, [r7, #2]
 8001088:	4613      	mov	r3, r2
 800108a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800108c:	787b      	ldrb	r3, [r7, #1]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d003      	beq.n	800109a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001092:	887a      	ldrh	r2, [r7, #2]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001098:	e003      	b.n	80010a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800109a:	887b      	ldrh	r3, [r7, #2]
 800109c:	041a      	lsls	r2, r3, #16
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	619a      	str	r2, [r3, #24]
}
 80010a2:	bf00      	nop
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr

080010ae <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010ae:	b480      	push	{r7}
 80010b0:	b085      	sub	sp, #20
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
 80010b6:	460b      	mov	r3, r1
 80010b8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	695b      	ldr	r3, [r3, #20]
 80010be:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80010c0:	887a      	ldrh	r2, [r7, #2]
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	4013      	ands	r3, r2
 80010c6:	041a      	lsls	r2, r3, #16
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	43d9      	mvns	r1, r3
 80010cc:	887b      	ldrh	r3, [r7, #2]
 80010ce:	400b      	ands	r3, r1
 80010d0:	431a      	orrs	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	619a      	str	r2, [r3, #24]
}
 80010d6:	bf00      	nop
 80010d8:	3714      	adds	r7, #20
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
	...

080010e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d101      	bne.n	80010f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e267      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f003 0301 	and.w	r3, r3, #1
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d075      	beq.n	80011ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001102:	4b88      	ldr	r3, [pc, #544]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	f003 030c 	and.w	r3, r3, #12
 800110a:	2b04      	cmp	r3, #4
 800110c:	d00c      	beq.n	8001128 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800110e:	4b85      	ldr	r3, [pc, #532]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001116:	2b08      	cmp	r3, #8
 8001118:	d112      	bne.n	8001140 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800111a:	4b82      	ldr	r3, [pc, #520]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001122:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001126:	d10b      	bne.n	8001140 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001128:	4b7e      	ldr	r3, [pc, #504]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001130:	2b00      	cmp	r3, #0
 8001132:	d05b      	beq.n	80011ec <HAL_RCC_OscConfig+0x108>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d157      	bne.n	80011ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800113c:	2301      	movs	r3, #1
 800113e:	e242      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001148:	d106      	bne.n	8001158 <HAL_RCC_OscConfig+0x74>
 800114a:	4b76      	ldr	r3, [pc, #472]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a75      	ldr	r2, [pc, #468]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001150:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001154:	6013      	str	r3, [r2, #0]
 8001156:	e01d      	b.n	8001194 <HAL_RCC_OscConfig+0xb0>
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001160:	d10c      	bne.n	800117c <HAL_RCC_OscConfig+0x98>
 8001162:	4b70      	ldr	r3, [pc, #448]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a6f      	ldr	r2, [pc, #444]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001168:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800116c:	6013      	str	r3, [r2, #0]
 800116e:	4b6d      	ldr	r3, [pc, #436]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a6c      	ldr	r2, [pc, #432]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001174:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001178:	6013      	str	r3, [r2, #0]
 800117a:	e00b      	b.n	8001194 <HAL_RCC_OscConfig+0xb0>
 800117c:	4b69      	ldr	r3, [pc, #420]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a68      	ldr	r2, [pc, #416]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001182:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001186:	6013      	str	r3, [r2, #0]
 8001188:	4b66      	ldr	r3, [pc, #408]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a65      	ldr	r2, [pc, #404]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 800118e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001192:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d013      	beq.n	80011c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800119c:	f7ff fcd8 	bl	8000b50 <HAL_GetTick>
 80011a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a2:	e008      	b.n	80011b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011a4:	f7ff fcd4 	bl	8000b50 <HAL_GetTick>
 80011a8:	4602      	mov	r2, r0
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	2b64      	cmp	r3, #100	@ 0x64
 80011b0:	d901      	bls.n	80011b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80011b2:	2303      	movs	r3, #3
 80011b4:	e207      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011b6:	4b5b      	ldr	r3, [pc, #364]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d0f0      	beq.n	80011a4 <HAL_RCC_OscConfig+0xc0>
 80011c2:	e014      	b.n	80011ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c4:	f7ff fcc4 	bl	8000b50 <HAL_GetTick>
 80011c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011ca:	e008      	b.n	80011de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011cc:	f7ff fcc0 	bl	8000b50 <HAL_GetTick>
 80011d0:	4602      	mov	r2, r0
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	2b64      	cmp	r3, #100	@ 0x64
 80011d8:	d901      	bls.n	80011de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80011da:	2303      	movs	r3, #3
 80011dc:	e1f3      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011de:	4b51      	ldr	r3, [pc, #324]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d1f0      	bne.n	80011cc <HAL_RCC_OscConfig+0xe8>
 80011ea:	e000      	b.n	80011ee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 0302 	and.w	r3, r3, #2
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d063      	beq.n	80012c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80011fa:	4b4a      	ldr	r3, [pc, #296]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 80011fc:	689b      	ldr	r3, [r3, #8]
 80011fe:	f003 030c 	and.w	r3, r3, #12
 8001202:	2b00      	cmp	r3, #0
 8001204:	d00b      	beq.n	800121e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001206:	4b47      	ldr	r3, [pc, #284]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001208:	689b      	ldr	r3, [r3, #8]
 800120a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800120e:	2b08      	cmp	r3, #8
 8001210:	d11c      	bne.n	800124c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001212:	4b44      	ldr	r3, [pc, #272]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d116      	bne.n	800124c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800121e:	4b41      	ldr	r3, [pc, #260]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	2b00      	cmp	r3, #0
 8001228:	d005      	beq.n	8001236 <HAL_RCC_OscConfig+0x152>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	68db      	ldr	r3, [r3, #12]
 800122e:	2b01      	cmp	r3, #1
 8001230:	d001      	beq.n	8001236 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e1c7      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001236:	4b3b      	ldr	r3, [pc, #236]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	691b      	ldr	r3, [r3, #16]
 8001242:	00db      	lsls	r3, r3, #3
 8001244:	4937      	ldr	r1, [pc, #220]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001246:	4313      	orrs	r3, r2
 8001248:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800124a:	e03a      	b.n	80012c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d020      	beq.n	8001296 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001254:	4b34      	ldr	r3, [pc, #208]	@ (8001328 <HAL_RCC_OscConfig+0x244>)
 8001256:	2201      	movs	r2, #1
 8001258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800125a:	f7ff fc79 	bl	8000b50 <HAL_GetTick>
 800125e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001260:	e008      	b.n	8001274 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001262:	f7ff fc75 	bl	8000b50 <HAL_GetTick>
 8001266:	4602      	mov	r2, r0
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	2b02      	cmp	r3, #2
 800126e:	d901      	bls.n	8001274 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001270:	2303      	movs	r3, #3
 8001272:	e1a8      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001274:	4b2b      	ldr	r3, [pc, #172]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 0302 	and.w	r3, r3, #2
 800127c:	2b00      	cmp	r3, #0
 800127e:	d0f0      	beq.n	8001262 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001280:	4b28      	ldr	r3, [pc, #160]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	691b      	ldr	r3, [r3, #16]
 800128c:	00db      	lsls	r3, r3, #3
 800128e:	4925      	ldr	r1, [pc, #148]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 8001290:	4313      	orrs	r3, r2
 8001292:	600b      	str	r3, [r1, #0]
 8001294:	e015      	b.n	80012c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001296:	4b24      	ldr	r3, [pc, #144]	@ (8001328 <HAL_RCC_OscConfig+0x244>)
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800129c:	f7ff fc58 	bl	8000b50 <HAL_GetTick>
 80012a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012a2:	e008      	b.n	80012b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012a4:	f7ff fc54 	bl	8000b50 <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	2b02      	cmp	r3, #2
 80012b0:	d901      	bls.n	80012b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e187      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0302 	and.w	r3, r3, #2
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1f0      	bne.n	80012a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0308 	and.w	r3, r3, #8
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d036      	beq.n	800133c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d016      	beq.n	8001304 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012d6:	4b15      	ldr	r3, [pc, #84]	@ (800132c <HAL_RCC_OscConfig+0x248>)
 80012d8:	2201      	movs	r2, #1
 80012da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012dc:	f7ff fc38 	bl	8000b50 <HAL_GetTick>
 80012e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012e2:	e008      	b.n	80012f6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012e4:	f7ff fc34 	bl	8000b50 <HAL_GetTick>
 80012e8:	4602      	mov	r2, r0
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d901      	bls.n	80012f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e167      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001324 <HAL_RCC_OscConfig+0x240>)
 80012f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012fa:	f003 0302 	and.w	r3, r3, #2
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d0f0      	beq.n	80012e4 <HAL_RCC_OscConfig+0x200>
 8001302:	e01b      	b.n	800133c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001304:	4b09      	ldr	r3, [pc, #36]	@ (800132c <HAL_RCC_OscConfig+0x248>)
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800130a:	f7ff fc21 	bl	8000b50 <HAL_GetTick>
 800130e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001310:	e00e      	b.n	8001330 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001312:	f7ff fc1d 	bl	8000b50 <HAL_GetTick>
 8001316:	4602      	mov	r2, r0
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	1ad3      	subs	r3, r2, r3
 800131c:	2b02      	cmp	r3, #2
 800131e:	d907      	bls.n	8001330 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001320:	2303      	movs	r3, #3
 8001322:	e150      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
 8001324:	40023800 	.word	0x40023800
 8001328:	42470000 	.word	0x42470000
 800132c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001330:	4b88      	ldr	r3, [pc, #544]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 8001332:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001334:	f003 0302 	and.w	r3, r3, #2
 8001338:	2b00      	cmp	r3, #0
 800133a:	d1ea      	bne.n	8001312 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f003 0304 	and.w	r3, r3, #4
 8001344:	2b00      	cmp	r3, #0
 8001346:	f000 8097 	beq.w	8001478 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800134a:	2300      	movs	r3, #0
 800134c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800134e:	4b81      	ldr	r3, [pc, #516]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 8001350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001352:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d10f      	bne.n	800137a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	60bb      	str	r3, [r7, #8]
 800135e:	4b7d      	ldr	r3, [pc, #500]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 8001360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001362:	4a7c      	ldr	r2, [pc, #496]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 8001364:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001368:	6413      	str	r3, [r2, #64]	@ 0x40
 800136a:	4b7a      	ldr	r3, [pc, #488]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 800136c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800136e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001372:	60bb      	str	r3, [r7, #8]
 8001374:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001376:	2301      	movs	r3, #1
 8001378:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800137a:	4b77      	ldr	r3, [pc, #476]	@ (8001558 <HAL_RCC_OscConfig+0x474>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001382:	2b00      	cmp	r3, #0
 8001384:	d118      	bne.n	80013b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001386:	4b74      	ldr	r3, [pc, #464]	@ (8001558 <HAL_RCC_OscConfig+0x474>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a73      	ldr	r2, [pc, #460]	@ (8001558 <HAL_RCC_OscConfig+0x474>)
 800138c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001390:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001392:	f7ff fbdd 	bl	8000b50 <HAL_GetTick>
 8001396:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001398:	e008      	b.n	80013ac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800139a:	f7ff fbd9 	bl	8000b50 <HAL_GetTick>
 800139e:	4602      	mov	r2, r0
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d901      	bls.n	80013ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80013a8:	2303      	movs	r3, #3
 80013aa:	e10c      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ac:	4b6a      	ldr	r3, [pc, #424]	@ (8001558 <HAL_RCC_OscConfig+0x474>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d0f0      	beq.n	800139a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d106      	bne.n	80013ce <HAL_RCC_OscConfig+0x2ea>
 80013c0:	4b64      	ldr	r3, [pc, #400]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 80013c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013c4:	4a63      	ldr	r2, [pc, #396]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 80013c6:	f043 0301 	orr.w	r3, r3, #1
 80013ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80013cc:	e01c      	b.n	8001408 <HAL_RCC_OscConfig+0x324>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	2b05      	cmp	r3, #5
 80013d4:	d10c      	bne.n	80013f0 <HAL_RCC_OscConfig+0x30c>
 80013d6:	4b5f      	ldr	r3, [pc, #380]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 80013d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013da:	4a5e      	ldr	r2, [pc, #376]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 80013dc:	f043 0304 	orr.w	r3, r3, #4
 80013e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80013e2:	4b5c      	ldr	r3, [pc, #368]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 80013e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013e6:	4a5b      	ldr	r2, [pc, #364]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 80013e8:	f043 0301 	orr.w	r3, r3, #1
 80013ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80013ee:	e00b      	b.n	8001408 <HAL_RCC_OscConfig+0x324>
 80013f0:	4b58      	ldr	r3, [pc, #352]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 80013f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013f4:	4a57      	ldr	r2, [pc, #348]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 80013f6:	f023 0301 	bic.w	r3, r3, #1
 80013fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80013fc:	4b55      	ldr	r3, [pc, #340]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 80013fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001400:	4a54      	ldr	r2, [pc, #336]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 8001402:	f023 0304 	bic.w	r3, r3, #4
 8001406:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d015      	beq.n	800143c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001410:	f7ff fb9e 	bl	8000b50 <HAL_GetTick>
 8001414:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001416:	e00a      	b.n	800142e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001418:	f7ff fb9a 	bl	8000b50 <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001426:	4293      	cmp	r3, r2
 8001428:	d901      	bls.n	800142e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e0cb      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800142e:	4b49      	ldr	r3, [pc, #292]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 8001430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001432:	f003 0302 	and.w	r3, r3, #2
 8001436:	2b00      	cmp	r3, #0
 8001438:	d0ee      	beq.n	8001418 <HAL_RCC_OscConfig+0x334>
 800143a:	e014      	b.n	8001466 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800143c:	f7ff fb88 	bl	8000b50 <HAL_GetTick>
 8001440:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001442:	e00a      	b.n	800145a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001444:	f7ff fb84 	bl	8000b50 <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001452:	4293      	cmp	r3, r2
 8001454:	d901      	bls.n	800145a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001456:	2303      	movs	r3, #3
 8001458:	e0b5      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800145a:	4b3e      	ldr	r3, [pc, #248]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 800145c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800145e:	f003 0302 	and.w	r3, r3, #2
 8001462:	2b00      	cmp	r3, #0
 8001464:	d1ee      	bne.n	8001444 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001466:	7dfb      	ldrb	r3, [r7, #23]
 8001468:	2b01      	cmp	r3, #1
 800146a:	d105      	bne.n	8001478 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800146c:	4b39      	ldr	r3, [pc, #228]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 800146e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001470:	4a38      	ldr	r2, [pc, #224]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 8001472:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001476:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	699b      	ldr	r3, [r3, #24]
 800147c:	2b00      	cmp	r3, #0
 800147e:	f000 80a1 	beq.w	80015c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001482:	4b34      	ldr	r3, [pc, #208]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	f003 030c 	and.w	r3, r3, #12
 800148a:	2b08      	cmp	r3, #8
 800148c:	d05c      	beq.n	8001548 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	699b      	ldr	r3, [r3, #24]
 8001492:	2b02      	cmp	r3, #2
 8001494:	d141      	bne.n	800151a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001496:	4b31      	ldr	r3, [pc, #196]	@ (800155c <HAL_RCC_OscConfig+0x478>)
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800149c:	f7ff fb58 	bl	8000b50 <HAL_GetTick>
 80014a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014a2:	e008      	b.n	80014b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014a4:	f7ff fb54 	bl	8000b50 <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d901      	bls.n	80014b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e087      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014b6:	4b27      	ldr	r3, [pc, #156]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d1f0      	bne.n	80014a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	69da      	ldr	r2, [r3, #28]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6a1b      	ldr	r3, [r3, #32]
 80014ca:	431a      	orrs	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014d0:	019b      	lsls	r3, r3, #6
 80014d2:	431a      	orrs	r2, r3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014d8:	085b      	lsrs	r3, r3, #1
 80014da:	3b01      	subs	r3, #1
 80014dc:	041b      	lsls	r3, r3, #16
 80014de:	431a      	orrs	r2, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014e4:	061b      	lsls	r3, r3, #24
 80014e6:	491b      	ldr	r1, [pc, #108]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 80014e8:	4313      	orrs	r3, r2
 80014ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014ec:	4b1b      	ldr	r3, [pc, #108]	@ (800155c <HAL_RCC_OscConfig+0x478>)
 80014ee:	2201      	movs	r2, #1
 80014f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f2:	f7ff fb2d 	bl	8000b50 <HAL_GetTick>
 80014f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014f8:	e008      	b.n	800150c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014fa:	f7ff fb29 	bl	8000b50 <HAL_GetTick>
 80014fe:	4602      	mov	r2, r0
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	2b02      	cmp	r3, #2
 8001506:	d901      	bls.n	800150c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001508:	2303      	movs	r3, #3
 800150a:	e05c      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800150c:	4b11      	ldr	r3, [pc, #68]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001514:	2b00      	cmp	r3, #0
 8001516:	d0f0      	beq.n	80014fa <HAL_RCC_OscConfig+0x416>
 8001518:	e054      	b.n	80015c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800151a:	4b10      	ldr	r3, [pc, #64]	@ (800155c <HAL_RCC_OscConfig+0x478>)
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001520:	f7ff fb16 	bl	8000b50 <HAL_GetTick>
 8001524:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001526:	e008      	b.n	800153a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001528:	f7ff fb12 	bl	8000b50 <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	2b02      	cmp	r3, #2
 8001534:	d901      	bls.n	800153a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001536:	2303      	movs	r3, #3
 8001538:	e045      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800153a:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <HAL_RCC_OscConfig+0x470>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d1f0      	bne.n	8001528 <HAL_RCC_OscConfig+0x444>
 8001546:	e03d      	b.n	80015c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	2b01      	cmp	r3, #1
 800154e:	d107      	bne.n	8001560 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e038      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
 8001554:	40023800 	.word	0x40023800
 8001558:	40007000 	.word	0x40007000
 800155c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001560:	4b1b      	ldr	r3, [pc, #108]	@ (80015d0 <HAL_RCC_OscConfig+0x4ec>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	699b      	ldr	r3, [r3, #24]
 800156a:	2b01      	cmp	r3, #1
 800156c:	d028      	beq.n	80015c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001578:	429a      	cmp	r2, r3
 800157a:	d121      	bne.n	80015c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001586:	429a      	cmp	r2, r3
 8001588:	d11a      	bne.n	80015c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800158a:	68fa      	ldr	r2, [r7, #12]
 800158c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001590:	4013      	ands	r3, r2
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001596:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001598:	4293      	cmp	r3, r2
 800159a:	d111      	bne.n	80015c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015a6:	085b      	lsrs	r3, r3, #1
 80015a8:	3b01      	subs	r3, #1
 80015aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d107      	bne.n	80015c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80015bc:	429a      	cmp	r2, r3
 80015be:	d001      	beq.n	80015c4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80015c0:	2301      	movs	r3, #1
 80015c2:	e000      	b.n	80015c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3718      	adds	r7, #24
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	40023800 	.word	0x40023800

080015d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d101      	bne.n	80015e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e0cc      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015e8:	4b68      	ldr	r3, [pc, #416]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 0307 	and.w	r3, r3, #7
 80015f0:	683a      	ldr	r2, [r7, #0]
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d90c      	bls.n	8001610 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015f6:	4b65      	ldr	r3, [pc, #404]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 80015f8:	683a      	ldr	r2, [r7, #0]
 80015fa:	b2d2      	uxtb	r2, r2
 80015fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015fe:	4b63      	ldr	r3, [pc, #396]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0307 	and.w	r3, r3, #7
 8001606:	683a      	ldr	r2, [r7, #0]
 8001608:	429a      	cmp	r2, r3
 800160a:	d001      	beq.n	8001610 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800160c:	2301      	movs	r3, #1
 800160e:	e0b8      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d020      	beq.n	800165e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0304 	and.w	r3, r3, #4
 8001624:	2b00      	cmp	r3, #0
 8001626:	d005      	beq.n	8001634 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001628:	4b59      	ldr	r3, [pc, #356]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	4a58      	ldr	r2, [pc, #352]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800162e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001632:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0308 	and.w	r3, r3, #8
 800163c:	2b00      	cmp	r3, #0
 800163e:	d005      	beq.n	800164c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001640:	4b53      	ldr	r3, [pc, #332]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	4a52      	ldr	r2, [pc, #328]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001646:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800164a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800164c:	4b50      	ldr	r3, [pc, #320]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	494d      	ldr	r1, [pc, #308]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800165a:	4313      	orrs	r3, r2
 800165c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	2b00      	cmp	r3, #0
 8001668:	d044      	beq.n	80016f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d107      	bne.n	8001682 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001672:	4b47      	ldr	r3, [pc, #284]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d119      	bne.n	80016b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e07f      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2b02      	cmp	r3, #2
 8001688:	d003      	beq.n	8001692 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800168e:	2b03      	cmp	r3, #3
 8001690:	d107      	bne.n	80016a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001692:	4b3f      	ldr	r3, [pc, #252]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d109      	bne.n	80016b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e06f      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d101      	bne.n	80016b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e067      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016b2:	4b37      	ldr	r3, [pc, #220]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	f023 0203 	bic.w	r2, r3, #3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	4934      	ldr	r1, [pc, #208]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 80016c0:	4313      	orrs	r3, r2
 80016c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016c4:	f7ff fa44 	bl	8000b50 <HAL_GetTick>
 80016c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016ca:	e00a      	b.n	80016e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016cc:	f7ff fa40 	bl	8000b50 <HAL_GetTick>
 80016d0:	4602      	mov	r2, r0
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016da:	4293      	cmp	r3, r2
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e04f      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	f003 020c 	and.w	r2, r3, #12
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d1eb      	bne.n	80016cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016f4:	4b25      	ldr	r3, [pc, #148]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 0307 	and.w	r3, r3, #7
 80016fc:	683a      	ldr	r2, [r7, #0]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d20c      	bcs.n	800171c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001702:	4b22      	ldr	r3, [pc, #136]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 8001704:	683a      	ldr	r2, [r7, #0]
 8001706:	b2d2      	uxtb	r2, r2
 8001708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800170a:	4b20      	ldr	r3, [pc, #128]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 0307 	and.w	r3, r3, #7
 8001712:	683a      	ldr	r2, [r7, #0]
 8001714:	429a      	cmp	r2, r3
 8001716:	d001      	beq.n	800171c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001718:	2301      	movs	r3, #1
 800171a:	e032      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f003 0304 	and.w	r3, r3, #4
 8001724:	2b00      	cmp	r3, #0
 8001726:	d008      	beq.n	800173a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001728:	4b19      	ldr	r3, [pc, #100]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	68db      	ldr	r3, [r3, #12]
 8001734:	4916      	ldr	r1, [pc, #88]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001736:	4313      	orrs	r3, r2
 8001738:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 0308 	and.w	r3, r3, #8
 8001742:	2b00      	cmp	r3, #0
 8001744:	d009      	beq.n	800175a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001746:	4b12      	ldr	r3, [pc, #72]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	00db      	lsls	r3, r3, #3
 8001754:	490e      	ldr	r1, [pc, #56]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001756:	4313      	orrs	r3, r2
 8001758:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800175a:	f000 f821 	bl	80017a0 <HAL_RCC_GetSysClockFreq>
 800175e:	4602      	mov	r2, r0
 8001760:	4b0b      	ldr	r3, [pc, #44]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	091b      	lsrs	r3, r3, #4
 8001766:	f003 030f 	and.w	r3, r3, #15
 800176a:	490a      	ldr	r1, [pc, #40]	@ (8001794 <HAL_RCC_ClockConfig+0x1c0>)
 800176c:	5ccb      	ldrb	r3, [r1, r3]
 800176e:	fa22 f303 	lsr.w	r3, r2, r3
 8001772:	4a09      	ldr	r2, [pc, #36]	@ (8001798 <HAL_RCC_ClockConfig+0x1c4>)
 8001774:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001776:	4b09      	ldr	r3, [pc, #36]	@ (800179c <HAL_RCC_ClockConfig+0x1c8>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff f8d4 	bl	8000928 <HAL_InitTick>

  return HAL_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3710      	adds	r7, #16
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40023c00 	.word	0x40023c00
 8001790:	40023800 	.word	0x40023800
 8001794:	0800677c 	.word	0x0800677c
 8001798:	20000000 	.word	0x20000000
 800179c:	20000004 	.word	0x20000004

080017a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017a4:	b094      	sub	sp, #80	@ 0x50
 80017a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80017a8:	2300      	movs	r3, #0
 80017aa:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80017ac:	2300      	movs	r3, #0
 80017ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80017b0:	2300      	movs	r3, #0
 80017b2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80017b4:	2300      	movs	r3, #0
 80017b6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80017b8:	4b79      	ldr	r3, [pc, #484]	@ (80019a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	f003 030c 	and.w	r3, r3, #12
 80017c0:	2b08      	cmp	r3, #8
 80017c2:	d00d      	beq.n	80017e0 <HAL_RCC_GetSysClockFreq+0x40>
 80017c4:	2b08      	cmp	r3, #8
 80017c6:	f200 80e1 	bhi.w	800198c <HAL_RCC_GetSysClockFreq+0x1ec>
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d002      	beq.n	80017d4 <HAL_RCC_GetSysClockFreq+0x34>
 80017ce:	2b04      	cmp	r3, #4
 80017d0:	d003      	beq.n	80017da <HAL_RCC_GetSysClockFreq+0x3a>
 80017d2:	e0db      	b.n	800198c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80017d4:	4b73      	ldr	r3, [pc, #460]	@ (80019a4 <HAL_RCC_GetSysClockFreq+0x204>)
 80017d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80017d8:	e0db      	b.n	8001992 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80017da:	4b73      	ldr	r3, [pc, #460]	@ (80019a8 <HAL_RCC_GetSysClockFreq+0x208>)
 80017dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80017de:	e0d8      	b.n	8001992 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017e0:	4b6f      	ldr	r3, [pc, #444]	@ (80019a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80017e8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017ea:	4b6d      	ldr	r3, [pc, #436]	@ (80019a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d063      	beq.n	80018be <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017f6:	4b6a      	ldr	r3, [pc, #424]	@ (80019a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	099b      	lsrs	r3, r3, #6
 80017fc:	2200      	movs	r2, #0
 80017fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001800:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001804:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001808:	633b      	str	r3, [r7, #48]	@ 0x30
 800180a:	2300      	movs	r3, #0
 800180c:	637b      	str	r3, [r7, #52]	@ 0x34
 800180e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001812:	4622      	mov	r2, r4
 8001814:	462b      	mov	r3, r5
 8001816:	f04f 0000 	mov.w	r0, #0
 800181a:	f04f 0100 	mov.w	r1, #0
 800181e:	0159      	lsls	r1, r3, #5
 8001820:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001824:	0150      	lsls	r0, r2, #5
 8001826:	4602      	mov	r2, r0
 8001828:	460b      	mov	r3, r1
 800182a:	4621      	mov	r1, r4
 800182c:	1a51      	subs	r1, r2, r1
 800182e:	6139      	str	r1, [r7, #16]
 8001830:	4629      	mov	r1, r5
 8001832:	eb63 0301 	sbc.w	r3, r3, r1
 8001836:	617b      	str	r3, [r7, #20]
 8001838:	f04f 0200 	mov.w	r2, #0
 800183c:	f04f 0300 	mov.w	r3, #0
 8001840:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001844:	4659      	mov	r1, fp
 8001846:	018b      	lsls	r3, r1, #6
 8001848:	4651      	mov	r1, sl
 800184a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800184e:	4651      	mov	r1, sl
 8001850:	018a      	lsls	r2, r1, #6
 8001852:	4651      	mov	r1, sl
 8001854:	ebb2 0801 	subs.w	r8, r2, r1
 8001858:	4659      	mov	r1, fp
 800185a:	eb63 0901 	sbc.w	r9, r3, r1
 800185e:	f04f 0200 	mov.w	r2, #0
 8001862:	f04f 0300 	mov.w	r3, #0
 8001866:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800186a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800186e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001872:	4690      	mov	r8, r2
 8001874:	4699      	mov	r9, r3
 8001876:	4623      	mov	r3, r4
 8001878:	eb18 0303 	adds.w	r3, r8, r3
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	462b      	mov	r3, r5
 8001880:	eb49 0303 	adc.w	r3, r9, r3
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	f04f 0200 	mov.w	r2, #0
 800188a:	f04f 0300 	mov.w	r3, #0
 800188e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001892:	4629      	mov	r1, r5
 8001894:	024b      	lsls	r3, r1, #9
 8001896:	4621      	mov	r1, r4
 8001898:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800189c:	4621      	mov	r1, r4
 800189e:	024a      	lsls	r2, r1, #9
 80018a0:	4610      	mov	r0, r2
 80018a2:	4619      	mov	r1, r3
 80018a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018a6:	2200      	movs	r2, #0
 80018a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80018aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80018ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80018b0:	f7fe fce0 	bl	8000274 <__aeabi_uldivmod>
 80018b4:	4602      	mov	r2, r0
 80018b6:	460b      	mov	r3, r1
 80018b8:	4613      	mov	r3, r2
 80018ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80018bc:	e058      	b.n	8001970 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018be:	4b38      	ldr	r3, [pc, #224]	@ (80019a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	099b      	lsrs	r3, r3, #6
 80018c4:	2200      	movs	r2, #0
 80018c6:	4618      	mov	r0, r3
 80018c8:	4611      	mov	r1, r2
 80018ca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80018ce:	623b      	str	r3, [r7, #32]
 80018d0:	2300      	movs	r3, #0
 80018d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80018d4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80018d8:	4642      	mov	r2, r8
 80018da:	464b      	mov	r3, r9
 80018dc:	f04f 0000 	mov.w	r0, #0
 80018e0:	f04f 0100 	mov.w	r1, #0
 80018e4:	0159      	lsls	r1, r3, #5
 80018e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018ea:	0150      	lsls	r0, r2, #5
 80018ec:	4602      	mov	r2, r0
 80018ee:	460b      	mov	r3, r1
 80018f0:	4641      	mov	r1, r8
 80018f2:	ebb2 0a01 	subs.w	sl, r2, r1
 80018f6:	4649      	mov	r1, r9
 80018f8:	eb63 0b01 	sbc.w	fp, r3, r1
 80018fc:	f04f 0200 	mov.w	r2, #0
 8001900:	f04f 0300 	mov.w	r3, #0
 8001904:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001908:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800190c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001910:	ebb2 040a 	subs.w	r4, r2, sl
 8001914:	eb63 050b 	sbc.w	r5, r3, fp
 8001918:	f04f 0200 	mov.w	r2, #0
 800191c:	f04f 0300 	mov.w	r3, #0
 8001920:	00eb      	lsls	r3, r5, #3
 8001922:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001926:	00e2      	lsls	r2, r4, #3
 8001928:	4614      	mov	r4, r2
 800192a:	461d      	mov	r5, r3
 800192c:	4643      	mov	r3, r8
 800192e:	18e3      	adds	r3, r4, r3
 8001930:	603b      	str	r3, [r7, #0]
 8001932:	464b      	mov	r3, r9
 8001934:	eb45 0303 	adc.w	r3, r5, r3
 8001938:	607b      	str	r3, [r7, #4]
 800193a:	f04f 0200 	mov.w	r2, #0
 800193e:	f04f 0300 	mov.w	r3, #0
 8001942:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001946:	4629      	mov	r1, r5
 8001948:	028b      	lsls	r3, r1, #10
 800194a:	4621      	mov	r1, r4
 800194c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001950:	4621      	mov	r1, r4
 8001952:	028a      	lsls	r2, r1, #10
 8001954:	4610      	mov	r0, r2
 8001956:	4619      	mov	r1, r3
 8001958:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800195a:	2200      	movs	r2, #0
 800195c:	61bb      	str	r3, [r7, #24]
 800195e:	61fa      	str	r2, [r7, #28]
 8001960:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001964:	f7fe fc86 	bl	8000274 <__aeabi_uldivmod>
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
 800196c:	4613      	mov	r3, r2
 800196e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001970:	4b0b      	ldr	r3, [pc, #44]	@ (80019a0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	0c1b      	lsrs	r3, r3, #16
 8001976:	f003 0303 	and.w	r3, r3, #3
 800197a:	3301      	adds	r3, #1
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001980:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001984:	fbb2 f3f3 	udiv	r3, r2, r3
 8001988:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800198a:	e002      	b.n	8001992 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800198c:	4b05      	ldr	r3, [pc, #20]	@ (80019a4 <HAL_RCC_GetSysClockFreq+0x204>)
 800198e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001990:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001992:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001994:	4618      	mov	r0, r3
 8001996:	3750      	adds	r7, #80	@ 0x50
 8001998:	46bd      	mov	sp, r7
 800199a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800199e:	bf00      	nop
 80019a0:	40023800 	.word	0x40023800
 80019a4:	00f42400 	.word	0x00f42400
 80019a8:	007a1200 	.word	0x007a1200

080019ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019b0:	4b03      	ldr	r3, [pc, #12]	@ (80019c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80019b2:	681b      	ldr	r3, [r3, #0]
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	20000000 	.word	0x20000000

080019c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019c8:	f7ff fff0 	bl	80019ac <HAL_RCC_GetHCLKFreq>
 80019cc:	4602      	mov	r2, r0
 80019ce:	4b05      	ldr	r3, [pc, #20]	@ (80019e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	0a9b      	lsrs	r3, r3, #10
 80019d4:	f003 0307 	and.w	r3, r3, #7
 80019d8:	4903      	ldr	r1, [pc, #12]	@ (80019e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019da:	5ccb      	ldrb	r3, [r1, r3]
 80019dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40023800 	.word	0x40023800
 80019e8:	0800678c 	.word	0x0800678c

080019ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	220f      	movs	r2, #15
 80019fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80019fc:	4b12      	ldr	r3, [pc, #72]	@ (8001a48 <HAL_RCC_GetClockConfig+0x5c>)
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	f003 0203 	and.w	r2, r3, #3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001a08:	4b0f      	ldr	r3, [pc, #60]	@ (8001a48 <HAL_RCC_GetClockConfig+0x5c>)
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001a14:	4b0c      	ldr	r3, [pc, #48]	@ (8001a48 <HAL_RCC_GetClockConfig+0x5c>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001a20:	4b09      	ldr	r3, [pc, #36]	@ (8001a48 <HAL_RCC_GetClockConfig+0x5c>)
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	08db      	lsrs	r3, r3, #3
 8001a26:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001a2e:	4b07      	ldr	r3, [pc, #28]	@ (8001a4c <HAL_RCC_GetClockConfig+0x60>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0207 	and.w	r2, r3, #7
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	601a      	str	r2, [r3, #0]
}
 8001a3a:	bf00      	nop
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	40023c00 	.word	0x40023c00

08001a50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d101      	bne.n	8001a62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e041      	b.n	8001ae6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d106      	bne.n	8001a7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2200      	movs	r2, #0
 8001a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f000 f839 	bl	8001aee <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2202      	movs	r2, #2
 8001a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	3304      	adds	r3, #4
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4610      	mov	r0, r2
 8001a90:	f000 f9b2 	bl	8001df8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2201      	movs	r2, #1
 8001a98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2201      	movs	r2, #1
 8001ab0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2201      	movs	r2, #1
 8001ac0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2201      	movs	r2, #1
 8001ad0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2201      	movs	r2, #1
 8001ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001aee:	b480      	push	{r7}
 8001af0:	b083      	sub	sp, #12
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001af6:	bf00      	nop
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
	...

08001b04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d001      	beq.n	8001b1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e044      	b.n	8001ba6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2202      	movs	r2, #2
 8001b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	68da      	ldr	r2, [r3, #12]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f042 0201 	orr.w	r2, r2, #1
 8001b32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a1e      	ldr	r2, [pc, #120]	@ (8001bb4 <HAL_TIM_Base_Start_IT+0xb0>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d018      	beq.n	8001b70 <HAL_TIM_Base_Start_IT+0x6c>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b46:	d013      	beq.n	8001b70 <HAL_TIM_Base_Start_IT+0x6c>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a1a      	ldr	r2, [pc, #104]	@ (8001bb8 <HAL_TIM_Base_Start_IT+0xb4>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d00e      	beq.n	8001b70 <HAL_TIM_Base_Start_IT+0x6c>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a19      	ldr	r2, [pc, #100]	@ (8001bbc <HAL_TIM_Base_Start_IT+0xb8>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d009      	beq.n	8001b70 <HAL_TIM_Base_Start_IT+0x6c>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a17      	ldr	r2, [pc, #92]	@ (8001bc0 <HAL_TIM_Base_Start_IT+0xbc>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d004      	beq.n	8001b70 <HAL_TIM_Base_Start_IT+0x6c>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a16      	ldr	r2, [pc, #88]	@ (8001bc4 <HAL_TIM_Base_Start_IT+0xc0>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d111      	bne.n	8001b94 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2b06      	cmp	r3, #6
 8001b80:	d010      	beq.n	8001ba4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f042 0201 	orr.w	r2, r2, #1
 8001b90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b92:	e007      	b.n	8001ba4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f042 0201 	orr.w	r2, r2, #1
 8001ba2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3714      	adds	r7, #20
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	40010000 	.word	0x40010000
 8001bb8:	40000400 	.word	0x40000400
 8001bbc:	40000800 	.word	0x40000800
 8001bc0:	40000c00 	.word	0x40000c00
 8001bc4:	40014000 	.word	0x40014000

08001bc8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	68db      	ldr	r3, [r3, #12]
 8001bd6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	691b      	ldr	r3, [r3, #16]
 8001bde:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	f003 0302 	and.w	r3, r3, #2
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d020      	beq.n	8001c2c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d01b      	beq.n	8001c2c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f06f 0202 	mvn.w	r2, #2
 8001bfc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2201      	movs	r2, #1
 8001c02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	f003 0303 	and.w	r3, r3, #3
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d003      	beq.n	8001c1a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f000 f8d2 	bl	8001dbc <HAL_TIM_IC_CaptureCallback>
 8001c18:	e005      	b.n	8001c26 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f000 f8c4 	bl	8001da8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f000 f8d5 	bl	8001dd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	f003 0304 	and.w	r3, r3, #4
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d020      	beq.n	8001c78 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	f003 0304 	and.w	r3, r3, #4
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d01b      	beq.n	8001c78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f06f 0204 	mvn.w	r2, #4
 8001c48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2202      	movs	r2, #2
 8001c4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	699b      	ldr	r3, [r3, #24]
 8001c56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d003      	beq.n	8001c66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f000 f8ac 	bl	8001dbc <HAL_TIM_IC_CaptureCallback>
 8001c64:	e005      	b.n	8001c72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f000 f89e 	bl	8001da8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f000 f8af 	bl	8001dd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2200      	movs	r2, #0
 8001c76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	f003 0308 	and.w	r3, r3, #8
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d020      	beq.n	8001cc4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f003 0308 	and.w	r3, r3, #8
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d01b      	beq.n	8001cc4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f06f 0208 	mvn.w	r2, #8
 8001c94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2204      	movs	r2, #4
 8001c9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	69db      	ldr	r3, [r3, #28]
 8001ca2:	f003 0303 	and.w	r3, r3, #3
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d003      	beq.n	8001cb2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f000 f886 	bl	8001dbc <HAL_TIM_IC_CaptureCallback>
 8001cb0:	e005      	b.n	8001cbe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f000 f878 	bl	8001da8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f000 f889 	bl	8001dd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	f003 0310 	and.w	r3, r3, #16
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d020      	beq.n	8001d10 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	f003 0310 	and.w	r3, r3, #16
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d01b      	beq.n	8001d10 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f06f 0210 	mvn.w	r2, #16
 8001ce0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2208      	movs	r2, #8
 8001ce6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	69db      	ldr	r3, [r3, #28]
 8001cee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d003      	beq.n	8001cfe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f000 f860 	bl	8001dbc <HAL_TIM_IC_CaptureCallback>
 8001cfc:	e005      	b.n	8001d0a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f000 f852 	bl	8001da8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f000 f863 	bl	8001dd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d00c      	beq.n	8001d34 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f003 0301 	and.w	r3, r3, #1
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d007      	beq.n	8001d34 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f06f 0201 	mvn.w	r2, #1
 8001d2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f7fe fdba 	bl	80008a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d00c      	beq.n	8001d58 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d007      	beq.n	8001d58 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001d50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f000 f8e6 	bl	8001f24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d00c      	beq.n	8001d7c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d007      	beq.n	8001d7c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001d74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f000 f834 	bl	8001de4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	f003 0320 	and.w	r3, r3, #32
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d00c      	beq.n	8001da0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	f003 0320 	and.w	r3, r3, #32
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d007      	beq.n	8001da0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f06f 0220 	mvn.w	r2, #32
 8001d98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f000 f8b8 	bl	8001f10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001da0:	bf00      	nop
 8001da2:	3710      	adds	r7, #16
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001dd8:	bf00      	nop
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b085      	sub	sp, #20
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	4a3a      	ldr	r2, [pc, #232]	@ (8001ef4 <TIM_Base_SetConfig+0xfc>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d00f      	beq.n	8001e30 <TIM_Base_SetConfig+0x38>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e16:	d00b      	beq.n	8001e30 <TIM_Base_SetConfig+0x38>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	4a37      	ldr	r2, [pc, #220]	@ (8001ef8 <TIM_Base_SetConfig+0x100>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d007      	beq.n	8001e30 <TIM_Base_SetConfig+0x38>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	4a36      	ldr	r2, [pc, #216]	@ (8001efc <TIM_Base_SetConfig+0x104>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d003      	beq.n	8001e30 <TIM_Base_SetConfig+0x38>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	4a35      	ldr	r2, [pc, #212]	@ (8001f00 <TIM_Base_SetConfig+0x108>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d108      	bne.n	8001e42 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	68fa      	ldr	r2, [r7, #12]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a2b      	ldr	r2, [pc, #172]	@ (8001ef4 <TIM_Base_SetConfig+0xfc>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d01b      	beq.n	8001e82 <TIM_Base_SetConfig+0x8a>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e50:	d017      	beq.n	8001e82 <TIM_Base_SetConfig+0x8a>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a28      	ldr	r2, [pc, #160]	@ (8001ef8 <TIM_Base_SetConfig+0x100>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d013      	beq.n	8001e82 <TIM_Base_SetConfig+0x8a>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a27      	ldr	r2, [pc, #156]	@ (8001efc <TIM_Base_SetConfig+0x104>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d00f      	beq.n	8001e82 <TIM_Base_SetConfig+0x8a>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a26      	ldr	r2, [pc, #152]	@ (8001f00 <TIM_Base_SetConfig+0x108>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d00b      	beq.n	8001e82 <TIM_Base_SetConfig+0x8a>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a25      	ldr	r2, [pc, #148]	@ (8001f04 <TIM_Base_SetConfig+0x10c>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d007      	beq.n	8001e82 <TIM_Base_SetConfig+0x8a>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a24      	ldr	r2, [pc, #144]	@ (8001f08 <TIM_Base_SetConfig+0x110>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d003      	beq.n	8001e82 <TIM_Base_SetConfig+0x8a>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a23      	ldr	r2, [pc, #140]	@ (8001f0c <TIM_Base_SetConfig+0x114>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d108      	bne.n	8001e94 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	68fa      	ldr	r2, [r7, #12]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	695b      	ldr	r3, [r3, #20]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	68fa      	ldr	r2, [r7, #12]
 8001ea6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	689a      	ldr	r2, [r3, #8]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4a0e      	ldr	r2, [pc, #56]	@ (8001ef4 <TIM_Base_SetConfig+0xfc>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d103      	bne.n	8001ec8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	691a      	ldr	r2, [r3, #16]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	691b      	ldr	r3, [r3, #16]
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d105      	bne.n	8001ee6 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	f023 0201 	bic.w	r2, r3, #1
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	611a      	str	r2, [r3, #16]
  }
}
 8001ee6:	bf00      	nop
 8001ee8:	3714      	adds	r7, #20
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	40010000 	.word	0x40010000
 8001ef8:	40000400 	.word	0x40000400
 8001efc:	40000800 	.word	0x40000800
 8001f00:	40000c00 	.word	0x40000c00
 8001f04:	40014000 	.word	0x40014000
 8001f08:	40014400 	.word	0x40014400
 8001f0c:	40014800 	.word	0x40014800

08001f10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f18:	bf00      	nop
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f103 0208 	add.w	r2, r3, #8
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f50:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f103 0208 	add.w	r2, r3, #8
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f103 0208 	add.w	r2, r3, #8
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2200      	movs	r2, #0
 8001f84:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001f86:	bf00      	nop
 8001f88:	370c      	adds	r7, #12
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr

08001f92 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001f92:	b480      	push	{r7}
 8001f94:	b085      	sub	sp, #20
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
 8001f9a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fa8:	d103      	bne.n	8001fb2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	60fb      	str	r3, [r7, #12]
 8001fb0:	e00c      	b.n	8001fcc <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	3308      	adds	r3, #8
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	e002      	b.n	8001fc0 <vListInsert+0x2e>
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	60fb      	str	r3, [r7, #12]
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	68ba      	ldr	r2, [r7, #8]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d2f6      	bcs.n	8001fba <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	685a      	ldr	r2, [r3, #4]
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	683a      	ldr	r2, [r7, #0]
 8001fda:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	683a      	ldr	r2, [r7, #0]
 8001fe6:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	1c5a      	adds	r2, r3, #1
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	601a      	str	r2, [r3, #0]
}
 8001ff8:	bf00      	nop
 8001ffa:	3714      	adds	r7, #20
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002004:	b480      	push	{r7}
 8002006:	b085      	sub	sp, #20
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	691b      	ldr	r3, [r3, #16]
 8002010:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	6892      	ldr	r2, [r2, #8]
 800201a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	6852      	ldr	r2, [r2, #4]
 8002024:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	429a      	cmp	r2, r3
 800202e:	d103      	bne.n	8002038 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	689a      	ldr	r2, [r3, #8]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	1e5a      	subs	r2, r3, #1
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
}
 800204c:	4618      	mov	r0, r3
 800204e:	3714      	adds	r7, #20
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b086      	sub	sp, #24
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8002062:	2301      	movs	r3, #1
 8002064:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d10b      	bne.n	8002088 <xQueueGenericReset+0x30>
        __asm volatile
 8002070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002074:	f383 8811 	msr	BASEPRI, r3
 8002078:	f3bf 8f6f 	isb	sy
 800207c:	f3bf 8f4f 	dsb	sy
 8002080:	60fb      	str	r3, [r7, #12]
    }
 8002082:	bf00      	nop
 8002084:	bf00      	nop
 8002086:	e7fd      	b.n	8002084 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d05d      	beq.n	800214a <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8002092:	2b00      	cmp	r3, #0
 8002094:	d059      	beq.n	800214a <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800209e:	2100      	movs	r1, #0
 80020a0:	fba3 2302 	umull	r2, r3, r3, r2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d000      	beq.n	80020aa <xQueueGenericReset+0x52>
 80020a8:	2101      	movs	r1, #1
 80020aa:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d14c      	bne.n	800214a <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 80020b0:	f001 ff0c 	bl	8003ecc <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020bc:	6939      	ldr	r1, [r7, #16]
 80020be:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80020c0:	fb01 f303 	mul.w	r3, r1, r3
 80020c4:	441a      	add	r2, r3
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	2200      	movs	r2, #0
 80020ce:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020e0:	3b01      	subs	r3, #1
 80020e2:	6939      	ldr	r1, [r7, #16]
 80020e4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80020e6:	fb01 f303 	mul.w	r3, r1, r3
 80020ea:	441a      	add	r2, r3
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	22ff      	movs	r2, #255	@ 0xff
 80020f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	22ff      	movs	r2, #255	@ 0xff
 80020fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d114      	bne.n	8002130 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	691b      	ldr	r3, [r3, #16]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d01a      	beq.n	8002144 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	3310      	adds	r3, #16
 8002112:	4618      	mov	r0, r3
 8002114:	f000 ffea 	bl	80030ec <xTaskRemoveFromEventList>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d012      	beq.n	8002144 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800211e:	4b16      	ldr	r3, [pc, #88]	@ (8002178 <xQueueGenericReset+0x120>)
 8002120:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	f3bf 8f4f 	dsb	sy
 800212a:	f3bf 8f6f 	isb	sy
 800212e:	e009      	b.n	8002144 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	3310      	adds	r3, #16
 8002134:	4618      	mov	r0, r3
 8002136:	f7ff feff 	bl	8001f38 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	3324      	adds	r3, #36	@ 0x24
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff fefa 	bl	8001f38 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8002144:	f001 fef4 	bl	8003f30 <vPortExitCritical>
 8002148:	e001      	b.n	800214e <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 800214a:	2300      	movs	r3, #0
 800214c:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d10b      	bne.n	800216c <xQueueGenericReset+0x114>
        __asm volatile
 8002154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002158:	f383 8811 	msr	BASEPRI, r3
 800215c:	f3bf 8f6f 	isb	sy
 8002160:	f3bf 8f4f 	dsb	sy
 8002164:	60bb      	str	r3, [r7, #8]
    }
 8002166:	bf00      	nop
 8002168:	bf00      	nop
 800216a:	e7fd      	b.n	8002168 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 800216c:	697b      	ldr	r3, [r7, #20]
}
 800216e:	4618      	mov	r0, r3
 8002170:	3718      	adds	r7, #24
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	e000ed04 	.word	0xe000ed04

0800217c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800217c:	b580      	push	{r7, lr}
 800217e:	b08a      	sub	sp, #40	@ 0x28
 8002180:	af02      	add	r7, sp, #8
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	4613      	mov	r3, r2
 8002188:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 800218a:	2300      	movs	r3, #0
 800218c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d02e      	beq.n	80021f2 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002194:	2100      	movs	r1, #0
 8002196:	68ba      	ldr	r2, [r7, #8]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	fba3 2302 	umull	r2, r3, r3, r2
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d000      	beq.n	80021a4 <xQueueGenericCreate+0x28>
 80021a2:	2101      	movs	r1, #1
 80021a4:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d123      	bne.n	80021f2 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	68ba      	ldr	r2, [r7, #8]
 80021ae:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80021b2:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80021b6:	d81c      	bhi.n	80021f2 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	68ba      	ldr	r2, [r7, #8]
 80021bc:	fb02 f303 	mul.w	r3, r2, r3
 80021c0:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80021c2:	69bb      	ldr	r3, [r7, #24]
 80021c4:	3350      	adds	r3, #80	@ 0x50
 80021c6:	4618      	mov	r0, r3
 80021c8:	f001 ffb2 	bl	8004130 <pvPortMalloc>
 80021cc:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d01d      	beq.n	8002210 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	3350      	adds	r3, #80	@ 0x50
 80021dc:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80021de:	79fa      	ldrb	r2, [r7, #7]
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	9300      	str	r3, [sp, #0]
 80021e4:	4613      	mov	r3, r2
 80021e6:	697a      	ldr	r2, [r7, #20]
 80021e8:	68b9      	ldr	r1, [r7, #8]
 80021ea:	68f8      	ldr	r0, [r7, #12]
 80021ec:	f000 f815 	bl	800221a <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80021f0:	e00e      	b.n	8002210 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d10b      	bne.n	8002210 <xQueueGenericCreate+0x94>
        __asm volatile
 80021f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021fc:	f383 8811 	msr	BASEPRI, r3
 8002200:	f3bf 8f6f 	isb	sy
 8002204:	f3bf 8f4f 	dsb	sy
 8002208:	613b      	str	r3, [r7, #16]
    }
 800220a:	bf00      	nop
 800220c:	bf00      	nop
 800220e:	e7fd      	b.n	800220c <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002210:	69fb      	ldr	r3, [r7, #28]
    }
 8002212:	4618      	mov	r0, r3
 8002214:	3720      	adds	r7, #32
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b084      	sub	sp, #16
 800221e:	af00      	add	r7, sp, #0
 8002220:	60f8      	str	r0, [r7, #12]
 8002222:	60b9      	str	r1, [r7, #8]
 8002224:	607a      	str	r2, [r7, #4]
 8002226:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d103      	bne.n	8002236 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	601a      	str	r2, [r3, #0]
 8002234:	e002      	b.n	800223c <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	68fa      	ldr	r2, [r7, #12]
 8002240:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	68ba      	ldr	r2, [r7, #8]
 8002246:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002248:	2101      	movs	r1, #1
 800224a:	69b8      	ldr	r0, [r7, #24]
 800224c:	f7ff ff04 	bl	8002058 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	78fa      	ldrb	r2, [r7, #3]
 8002254:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    {
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8002258:	78fb      	ldrb	r3, [r7, #3]
 800225a:	68ba      	ldr	r2, [r7, #8]
 800225c:	68f9      	ldr	r1, [r7, #12]
 800225e:	2073      	movs	r0, #115	@ 0x73
 8002260:	f003 fb06 	bl	8005870 <SEGGER_SYSVIEW_RecordU32x3>
}
 8002264:	bf00      	nop
 8002266:	3710      	adds	r7, #16
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800226c:	b590      	push	{r4, r7, lr}
 800226e:	b08f      	sub	sp, #60	@ 0x3c
 8002270:	af02      	add	r7, sp, #8
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002278:	2300      	movs	r3, #0
 800227a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002282:	2b00      	cmp	r3, #0
 8002284:	d10b      	bne.n	800229e <xQueueReceive+0x32>
        __asm volatile
 8002286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800228a:	f383 8811 	msr	BASEPRI, r3
 800228e:	f3bf 8f6f 	isb	sy
 8002292:	f3bf 8f4f 	dsb	sy
 8002296:	623b      	str	r3, [r7, #32]
    }
 8002298:	bf00      	nop
 800229a:	bf00      	nop
 800229c:	e7fd      	b.n	800229a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d103      	bne.n	80022ac <xQueueReceive+0x40>
 80022a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d101      	bne.n	80022b0 <xQueueReceive+0x44>
 80022ac:	2301      	movs	r3, #1
 80022ae:	e000      	b.n	80022b2 <xQueueReceive+0x46>
 80022b0:	2300      	movs	r3, #0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d10b      	bne.n	80022ce <xQueueReceive+0x62>
        __asm volatile
 80022b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022ba:	f383 8811 	msr	BASEPRI, r3
 80022be:	f3bf 8f6f 	isb	sy
 80022c2:	f3bf 8f4f 	dsb	sy
 80022c6:	61fb      	str	r3, [r7, #28]
    }
 80022c8:	bf00      	nop
 80022ca:	bf00      	nop
 80022cc:	e7fd      	b.n	80022ca <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80022ce:	f001 f923 	bl	8003518 <xTaskGetSchedulerState>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d102      	bne.n	80022de <xQueueReceive+0x72>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d101      	bne.n	80022e2 <xQueueReceive+0x76>
 80022de:	2301      	movs	r3, #1
 80022e0:	e000      	b.n	80022e4 <xQueueReceive+0x78>
 80022e2:	2300      	movs	r3, #0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d10b      	bne.n	8002300 <xQueueReceive+0x94>
        __asm volatile
 80022e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022ec:	f383 8811 	msr	BASEPRI, r3
 80022f0:	f3bf 8f6f 	isb	sy
 80022f4:	f3bf 8f4f 	dsb	sy
 80022f8:	61bb      	str	r3, [r7, #24]
    }
 80022fa:	bf00      	nop
 80022fc:	bf00      	nop
 80022fe:	e7fd      	b.n	80022fc <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002300:	f001 fde4 	bl	8003ecc <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002308:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800230a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800230c:	2b00      	cmp	r3, #0
 800230e:	d02f      	beq.n	8002370 <xQueueReceive+0x104>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002310:	68b9      	ldr	r1, [r7, #8]
 8002312:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002314:	f000 f8be 	bl	8002494 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800231a:	4618      	mov	r0, r3
 800231c:	f003 ffd4 	bl	80062c8 <SEGGER_SYSVIEW_ShrinkId>
 8002320:	4604      	mov	r4, r0
 8002322:	2000      	movs	r0, #0
 8002324:	f003 ffd0 	bl	80062c8 <SEGGER_SYSVIEW_ShrinkId>
 8002328:	4602      	mov	r2, r0
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2101      	movs	r1, #1
 800232e:	9100      	str	r1, [sp, #0]
 8002330:	4621      	mov	r1, r4
 8002332:	205c      	movs	r0, #92	@ 0x5c
 8002334:	f003 fb12 	bl	800595c <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800233a:	1e5a      	subs	r2, r3, #1
 800233c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800233e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002342:	691b      	ldr	r3, [r3, #16]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d00f      	beq.n	8002368 <xQueueReceive+0xfc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800234a:	3310      	adds	r3, #16
 800234c:	4618      	mov	r0, r3
 800234e:	f000 fecd 	bl	80030ec <xTaskRemoveFromEventList>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d007      	beq.n	8002368 <xQueueReceive+0xfc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002358:	4b4d      	ldr	r3, [pc, #308]	@ (8002490 <xQueueReceive+0x224>)
 800235a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	f3bf 8f4f 	dsb	sy
 8002364:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002368:	f001 fde2 	bl	8003f30 <vPortExitCritical>
                return pdPASS;
 800236c:	2301      	movs	r3, #1
 800236e:	e08a      	b.n	8002486 <xQueueReceive+0x21a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d113      	bne.n	800239e <xQueueReceive+0x132>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002376:	f001 fddb 	bl	8003f30 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 800237a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800237c:	4618      	mov	r0, r3
 800237e:	f003 ffa3 	bl	80062c8 <SEGGER_SYSVIEW_ShrinkId>
 8002382:	4604      	mov	r4, r0
 8002384:	2000      	movs	r0, #0
 8002386:	f003 ff9f 	bl	80062c8 <SEGGER_SYSVIEW_ShrinkId>
 800238a:	4602      	mov	r2, r0
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2101      	movs	r1, #1
 8002390:	9100      	str	r1, [sp, #0]
 8002392:	4621      	mov	r1, r4
 8002394:	205c      	movs	r0, #92	@ 0x5c
 8002396:	f003 fae1 	bl	800595c <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 800239a:	2300      	movs	r3, #0
 800239c:	e073      	b.n	8002486 <xQueueReceive+0x21a>
                }
                else if( xEntryTimeSet == pdFALSE )
 800239e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d106      	bne.n	80023b2 <xQueueReceive+0x146>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80023a4:	f107 0310 	add.w	r3, r7, #16
 80023a8:	4618      	mov	r0, r3
 80023aa:	f000 ff79 	bl	80032a0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80023ae:	2301      	movs	r3, #1
 80023b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80023b2:	f001 fdbd 	bl	8003f30 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80023b6:	f000 fb73 	bl	8002aa0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80023ba:	f001 fd87 	bl	8003ecc <vPortEnterCritical>
 80023be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80023c4:	b25b      	sxtb	r3, r3
 80023c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023ca:	d103      	bne.n	80023d4 <xQueueReceive+0x168>
 80023cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80023d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80023da:	b25b      	sxtb	r3, r3
 80023dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e0:	d103      	bne.n	80023ea <xQueueReceive+0x17e>
 80023e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80023ea:	f001 fda1 	bl	8003f30 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80023ee:	1d3a      	adds	r2, r7, #4
 80023f0:	f107 0310 	add.w	r3, r7, #16
 80023f4:	4611      	mov	r1, r2
 80023f6:	4618      	mov	r0, r3
 80023f8:	f000 ff68 	bl	80032cc <xTaskCheckForTimeOut>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d124      	bne.n	800244c <xQueueReceive+0x1e0>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002402:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002404:	f000 f8be 	bl	8002584 <prvIsQueueEmpty>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d018      	beq.n	8002440 <xQueueReceive+0x1d4>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800240e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002410:	3324      	adds	r3, #36	@ 0x24
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	4611      	mov	r1, r2
 8002416:	4618      	mov	r0, r3
 8002418:	f000 fdf8 	bl	800300c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800241c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800241e:	f000 f85f 	bl	80024e0 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002422:	f000 fb4b 	bl	8002abc <xTaskResumeAll>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	f47f af69 	bne.w	8002300 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 800242e:	4b18      	ldr	r3, [pc, #96]	@ (8002490 <xQueueReceive+0x224>)
 8002430:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002434:	601a      	str	r2, [r3, #0]
 8002436:	f3bf 8f4f 	dsb	sy
 800243a:	f3bf 8f6f 	isb	sy
 800243e:	e75f      	b.n	8002300 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002440:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002442:	f000 f84d 	bl	80024e0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002446:	f000 fb39 	bl	8002abc <xTaskResumeAll>
 800244a:	e759      	b.n	8002300 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800244c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800244e:	f000 f847 	bl	80024e0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002452:	f000 fb33 	bl	8002abc <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002456:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002458:	f000 f894 	bl	8002584 <prvIsQueueEmpty>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	f43f af4e 	beq.w	8002300 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002466:	4618      	mov	r0, r3
 8002468:	f003 ff2e 	bl	80062c8 <SEGGER_SYSVIEW_ShrinkId>
 800246c:	4604      	mov	r4, r0
 800246e:	2000      	movs	r0, #0
 8002470:	f003 ff2a 	bl	80062c8 <SEGGER_SYSVIEW_ShrinkId>
 8002474:	4602      	mov	r2, r0
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2101      	movs	r1, #1
 800247a:	9100      	str	r1, [sp, #0]
 800247c:	4621      	mov	r1, r4
 800247e:	205c      	movs	r0, #92	@ 0x5c
 8002480:	f003 fa6c 	bl	800595c <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002484:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002486:	4618      	mov	r0, r3
 8002488:	3734      	adds	r7, #52	@ 0x34
 800248a:	46bd      	mov	sp, r7
 800248c:	bd90      	pop	{r4, r7, pc}
 800248e:	bf00      	nop
 8002490:	e000ed04 	.word	0xe000ed04

08002494 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d018      	beq.n	80024d8 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	68da      	ldr	r2, [r3, #12]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ae:	441a      	add	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	68da      	ldr	r2, [r3, #12]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d303      	bcc.n	80024c8 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	68d9      	ldr	r1, [r3, #12]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d0:	461a      	mov	r2, r3
 80024d2:	6838      	ldr	r0, [r7, #0]
 80024d4:	f004 f890 	bl	80065f8 <memcpy>
    }
}
 80024d8:	bf00      	nop
 80024da:	3708      	adds	r7, #8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80024e8:	f001 fcf0 	bl	8003ecc <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80024f2:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80024f4:	e011      	b.n	800251a <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d012      	beq.n	8002524 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	3324      	adds	r3, #36	@ 0x24
 8002502:	4618      	mov	r0, r3
 8002504:	f000 fdf2 	bl	80030ec <xTaskRemoveFromEventList>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d001      	beq.n	8002512 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800250e:	f000 ff45 	bl	800339c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002512:	7bfb      	ldrb	r3, [r7, #15]
 8002514:	3b01      	subs	r3, #1
 8002516:	b2db      	uxtb	r3, r3
 8002518:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800251a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800251e:	2b00      	cmp	r3, #0
 8002520:	dce9      	bgt.n	80024f6 <prvUnlockQueue+0x16>
 8002522:	e000      	b.n	8002526 <prvUnlockQueue+0x46>
                    break;
 8002524:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	22ff      	movs	r2, #255	@ 0xff
 800252a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800252e:	f001 fcff 	bl	8003f30 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002532:	f001 fccb 	bl	8003ecc <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800253c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800253e:	e011      	b.n	8002564 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d012      	beq.n	800256e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	3310      	adds	r3, #16
 800254c:	4618      	mov	r0, r3
 800254e:	f000 fdcd 	bl	80030ec <xTaskRemoveFromEventList>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002558:	f000 ff20 	bl	800339c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800255c:	7bbb      	ldrb	r3, [r7, #14]
 800255e:	3b01      	subs	r3, #1
 8002560:	b2db      	uxtb	r3, r3
 8002562:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002564:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002568:	2b00      	cmp	r3, #0
 800256a:	dce9      	bgt.n	8002540 <prvUnlockQueue+0x60>
 800256c:	e000      	b.n	8002570 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800256e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	22ff      	movs	r2, #255	@ 0xff
 8002574:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8002578:	f001 fcda 	bl	8003f30 <vPortExitCritical>
}
 800257c:	bf00      	nop
 800257e:	3710      	adds	r7, #16
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800258c:	f001 fc9e 	bl	8003ecc <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002594:	2b00      	cmp	r3, #0
 8002596:	d102      	bne.n	800259e <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002598:	2301      	movs	r3, #1
 800259a:	60fb      	str	r3, [r7, #12]
 800259c:	e001      	b.n	80025a2 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800259e:	2300      	movs	r3, #0
 80025a0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80025a2:	f001 fcc5 	bl	8003f30 <vPortExitCritical>

    return xReturn;
 80025a6:	68fb      	ldr	r3, [r7, #12]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3710      	adds	r7, #16
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b086      	sub	sp, #24
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80025ba:	2300      	movs	r3, #0
 80025bc:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d10b      	bne.n	80025dc <vQueueAddToRegistry+0x2c>
        __asm volatile
 80025c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025c8:	f383 8811 	msr	BASEPRI, r3
 80025cc:	f3bf 8f6f 	isb	sy
 80025d0:	f3bf 8f4f 	dsb	sy
 80025d4:	60fb      	str	r3, [r7, #12]
    }
 80025d6:	bf00      	nop
 80025d8:	bf00      	nop
 80025da:	e7fd      	b.n	80025d8 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d024      	beq.n	800262c <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80025e2:	2300      	movs	r3, #0
 80025e4:	617b      	str	r3, [r7, #20]
 80025e6:	e01e      	b.n	8002626 <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80025e8:	4a1c      	ldr	r2, [pc, #112]	@ (800265c <vQueueAddToRegistry+0xac>)
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	00db      	lsls	r3, r3, #3
 80025ee:	4413      	add	r3, r2
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d105      	bne.n	8002604 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	00db      	lsls	r3, r3, #3
 80025fc:	4a17      	ldr	r2, [pc, #92]	@ (800265c <vQueueAddToRegistry+0xac>)
 80025fe:	4413      	add	r3, r2
 8002600:	613b      	str	r3, [r7, #16]
                    break;
 8002602:	e013      	b.n	800262c <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d10a      	bne.n	8002620 <vQueueAddToRegistry+0x70>
 800260a:	4a14      	ldr	r2, [pc, #80]	@ (800265c <vQueueAddToRegistry+0xac>)
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d104      	bne.n	8002620 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	00db      	lsls	r3, r3, #3
 800261a:	4a10      	ldr	r2, [pc, #64]	@ (800265c <vQueueAddToRegistry+0xac>)
 800261c:	4413      	add	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	3301      	adds	r3, #1
 8002624:	617b      	str	r3, [r7, #20]
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	2b07      	cmp	r3, #7
 800262a:	d9dd      	bls.n	80025e8 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d00f      	beq.n	8002652 <vQueueAddToRegistry+0xa2>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	683a      	ldr	r2, [r7, #0]
 8002636:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4618      	mov	r0, r3
 8002642:	f003 fe41 	bl	80062c8 <SEGGER_SYSVIEW_ShrinkId>
 8002646:	4601      	mov	r1, r0
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	461a      	mov	r2, r3
 800264c:	2071      	movs	r0, #113	@ 0x71
 800264e:	f003 f8b5 	bl	80057bc <SEGGER_SYSVIEW_RecordU32x2>
        }
    }
 8002652:	bf00      	nop
 8002654:	3718      	adds	r7, #24
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	2000007c 	.word	0x2000007c

08002660 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002670:	f001 fc2c 	bl	8003ecc <vPortEnterCritical>
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800267a:	b25b      	sxtb	r3, r3
 800267c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002680:	d103      	bne.n	800268a <vQueueWaitForMessageRestricted+0x2a>
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002690:	b25b      	sxtb	r3, r3
 8002692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002696:	d103      	bne.n	80026a0 <vQueueWaitForMessageRestricted+0x40>
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80026a0:	f001 fc46 	bl	8003f30 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d106      	bne.n	80026ba <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	3324      	adds	r3, #36	@ 0x24
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	68b9      	ldr	r1, [r7, #8]
 80026b4:	4618      	mov	r0, r3
 80026b6:	f000 fccf 	bl	8003058 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80026ba:	6978      	ldr	r0, [r7, #20]
 80026bc:	f7ff ff10 	bl	80024e0 <prvUnlockQueue>
    }
 80026c0:	bf00      	nop
 80026c2:	3718      	adds	r7, #24
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b08c      	sub	sp, #48	@ 0x30
 80026cc:	af04      	add	r7, sp, #16
 80026ce:	60f8      	str	r0, [r7, #12]
 80026d0:	60b9      	str	r1, [r7, #8]
 80026d2:	603b      	str	r3, [r7, #0]
 80026d4:	4613      	mov	r3, r2
 80026d6:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80026d8:	88fb      	ldrh	r3, [r7, #6]
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	4618      	mov	r0, r3
 80026de:	f001 fd27 	bl	8004130 <pvPortMalloc>
 80026e2:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d013      	beq.n	8002712 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80026ea:	2058      	movs	r0, #88	@ 0x58
 80026ec:	f001 fd20 	bl	8004130 <pvPortMalloc>
 80026f0:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d008      	beq.n	800270a <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80026f8:	2258      	movs	r2, #88	@ 0x58
 80026fa:	2100      	movs	r1, #0
 80026fc:	69f8      	ldr	r0, [r7, #28]
 80026fe:	f003 ff4f 	bl	80065a0 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	697a      	ldr	r2, [r7, #20]
 8002706:	631a      	str	r2, [r3, #48]	@ 0x30
 8002708:	e005      	b.n	8002716 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800270a:	6978      	ldr	r0, [r7, #20]
 800270c:	f001 fdcc 	bl	80042a8 <vPortFree>
 8002710:	e001      	b.n	8002716 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8002712:	2300      	movs	r3, #0
 8002714:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d013      	beq.n	8002744 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800271c:	88fa      	ldrh	r2, [r7, #6]
 800271e:	2300      	movs	r3, #0
 8002720:	9303      	str	r3, [sp, #12]
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	9302      	str	r3, [sp, #8]
 8002726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002728:	9301      	str	r3, [sp, #4]
 800272a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	68b9      	ldr	r1, [r7, #8]
 8002732:	68f8      	ldr	r0, [r7, #12]
 8002734:	f000 f80e 	bl	8002754 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002738:	69f8      	ldr	r0, [r7, #28]
 800273a:	f000 f89b 	bl	8002874 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800273e:	2301      	movs	r3, #1
 8002740:	61bb      	str	r3, [r7, #24]
 8002742:	e002      	b.n	800274a <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002744:	f04f 33ff 	mov.w	r3, #4294967295
 8002748:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800274a:	69bb      	ldr	r3, [r7, #24]
    }
 800274c:	4618      	mov	r0, r3
 800274e:	3720      	adds	r7, #32
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b088      	sub	sp, #32
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
 8002760:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002764:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	461a      	mov	r2, r3
 800276c:	21a5      	movs	r1, #165	@ 0xa5
 800276e:	f003 ff17 	bl	80065a0 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002774:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800277c:	3b01      	subs	r3, #1
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	4413      	add	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	f023 0307 	bic.w	r3, r3, #7
 800278a:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	f003 0307 	and.w	r3, r3, #7
 8002792:	2b00      	cmp	r3, #0
 8002794:	d00b      	beq.n	80027ae <prvInitialiseNewTask+0x5a>
        __asm volatile
 8002796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800279a:	f383 8811 	msr	BASEPRI, r3
 800279e:	f3bf 8f6f 	isb	sy
 80027a2:	f3bf 8f4f 	dsb	sy
 80027a6:	617b      	str	r3, [r7, #20]
    }
 80027a8:	bf00      	nop
 80027aa:	bf00      	nop
 80027ac:	e7fd      	b.n	80027aa <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d01e      	beq.n	80027f2 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80027b4:	2300      	movs	r3, #0
 80027b6:	61fb      	str	r3, [r7, #28]
 80027b8:	e012      	b.n	80027e0 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80027ba:	68ba      	ldr	r2, [r7, #8]
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	4413      	add	r3, r2
 80027c0:	7819      	ldrb	r1, [r3, #0]
 80027c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	4413      	add	r3, r2
 80027c8:	3334      	adds	r3, #52	@ 0x34
 80027ca:	460a      	mov	r2, r1
 80027cc:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80027ce:	68ba      	ldr	r2, [r7, #8]
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	4413      	add	r3, r2
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d006      	beq.n	80027e8 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	3301      	adds	r3, #1
 80027de:	61fb      	str	r3, [r7, #28]
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	2b09      	cmp	r3, #9
 80027e4:	d9e9      	bls.n	80027ba <prvInitialiseNewTask+0x66>
 80027e6:	e000      	b.n	80027ea <prvInitialiseNewTask+0x96>
            {
                break;
 80027e8:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80027ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80027f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f4:	2b04      	cmp	r3, #4
 80027f6:	d90b      	bls.n	8002810 <prvInitialiseNewTask+0xbc>
        __asm volatile
 80027f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027fc:	f383 8811 	msr	BASEPRI, r3
 8002800:	f3bf 8f6f 	isb	sy
 8002804:	f3bf 8f4f 	dsb	sy
 8002808:	613b      	str	r3, [r7, #16]
    }
 800280a:	bf00      	nop
 800280c:	bf00      	nop
 800280e:	e7fd      	b.n	800280c <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002812:	2b04      	cmp	r3, #4
 8002814:	d901      	bls.n	800281a <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002816:	2304      	movs	r3, #4
 8002818:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800281a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800281c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800281e:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8002820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002822:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002824:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002828:	3304      	adds	r3, #4
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff fba4 	bl	8001f78 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002832:	3318      	adds	r3, #24
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff fb9f 	bl	8001f78 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800283a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800283c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800283e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002842:	f1c3 0205 	rsb	r2, r3, #5
 8002846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002848:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800284a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800284c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800284e:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002850:	683a      	ldr	r2, [r7, #0]
 8002852:	68f9      	ldr	r1, [r7, #12]
 8002854:	69b8      	ldr	r0, [r7, #24]
 8002856:	f001 f989 	bl	8003b6c <pxPortInitialiseStack>
 800285a:	4602      	mov	r2, r0
 800285c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800285e:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002862:	2b00      	cmp	r3, #0
 8002864:	d002      	beq.n	800286c <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002868:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800286a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800286c:	bf00      	nop
 800286e:	3720      	adds	r7, #32
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}

08002874 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002874:	b5b0      	push	{r4, r5, r7, lr}
 8002876:	b086      	sub	sp, #24
 8002878:	af02      	add	r7, sp, #8
 800287a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 800287c:	f001 fb26 	bl	8003ecc <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002880:	4b4f      	ldr	r3, [pc, #316]	@ (80029c0 <prvAddNewTaskToReadyList+0x14c>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	3301      	adds	r3, #1
 8002886:	4a4e      	ldr	r2, [pc, #312]	@ (80029c0 <prvAddNewTaskToReadyList+0x14c>)
 8002888:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800288a:	4b4e      	ldr	r3, [pc, #312]	@ (80029c4 <prvAddNewTaskToReadyList+0x150>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d109      	bne.n	80028a6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002892:	4a4c      	ldr	r2, [pc, #304]	@ (80029c4 <prvAddNewTaskToReadyList+0x150>)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002898:	4b49      	ldr	r3, [pc, #292]	@ (80029c0 <prvAddNewTaskToReadyList+0x14c>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b01      	cmp	r3, #1
 800289e:	d110      	bne.n	80028c2 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80028a0:	f000 fda0 	bl	80033e4 <prvInitialiseTaskLists>
 80028a4:	e00d      	b.n	80028c2 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80028a6:	4b48      	ldr	r3, [pc, #288]	@ (80029c8 <prvAddNewTaskToReadyList+0x154>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d109      	bne.n	80028c2 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80028ae:	4b45      	ldr	r3, [pc, #276]	@ (80029c4 <prvAddNewTaskToReadyList+0x150>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d802      	bhi.n	80028c2 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80028bc:	4a41      	ldr	r2, [pc, #260]	@ (80029c4 <prvAddNewTaskToReadyList+0x150>)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80028c2:	4b42      	ldr	r3, [pc, #264]	@ (80029cc <prvAddNewTaskToReadyList+0x158>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	3301      	adds	r3, #1
 80028c8:	4a40      	ldr	r2, [pc, #256]	@ (80029cc <prvAddNewTaskToReadyList+0x158>)
 80028ca:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80028cc:	4b3f      	ldr	r3, [pc, #252]	@ (80029cc <prvAddNewTaskToReadyList+0x158>)
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d016      	beq.n	8002908 <prvAddNewTaskToReadyList+0x94>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4618      	mov	r0, r3
 80028de:	f003 fc2d 	bl	800613c <SEGGER_SYSVIEW_OnTaskCreate>
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	461d      	mov	r5, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	461c      	mov	r4, r3
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fe:	1ae3      	subs	r3, r4, r3
 8002900:	9300      	str	r3, [sp, #0]
 8002902:	462b      	mov	r3, r5
 8002904:	f001 fe94 	bl	8004630 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4618      	mov	r0, r3
 800290c:	f003 fc9a 	bl	8006244 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002914:	2201      	movs	r2, #1
 8002916:	409a      	lsls	r2, r3
 8002918:	4b2d      	ldr	r3, [pc, #180]	@ (80029d0 <prvAddNewTaskToReadyList+0x15c>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4313      	orrs	r3, r2
 800291e:	4a2c      	ldr	r2, [pc, #176]	@ (80029d0 <prvAddNewTaskToReadyList+0x15c>)
 8002920:	6013      	str	r3, [r2, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002926:	492b      	ldr	r1, [pc, #172]	@ (80029d4 <prvAddNewTaskToReadyList+0x160>)
 8002928:	4613      	mov	r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	4413      	add	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	440b      	add	r3, r1
 8002932:	3304      	adds	r3, #4
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	60fb      	str	r3, [r7, #12]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	609a      	str	r2, [r3, #8]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	689a      	ldr	r2, [r3, #8]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	60da      	str	r2, [r3, #12]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	3204      	adds	r2, #4
 800294e:	605a      	str	r2, [r3, #4]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	1d1a      	adds	r2, r3, #4
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	609a      	str	r2, [r3, #8]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800295c:	4613      	mov	r3, r2
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	4413      	add	r3, r2
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	4a1b      	ldr	r2, [pc, #108]	@ (80029d4 <prvAddNewTaskToReadyList+0x160>)
 8002966:	441a      	add	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	615a      	str	r2, [r3, #20]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002970:	4918      	ldr	r1, [pc, #96]	@ (80029d4 <prvAddNewTaskToReadyList+0x160>)
 8002972:	4613      	mov	r3, r2
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	4413      	add	r3, r2
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	440b      	add	r3, r1
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	1c59      	adds	r1, r3, #1
 8002980:	4814      	ldr	r0, [pc, #80]	@ (80029d4 <prvAddNewTaskToReadyList+0x160>)
 8002982:	4613      	mov	r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	4413      	add	r3, r2
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	4403      	add	r3, r0
 800298c:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800298e:	f001 facf 	bl	8003f30 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002992:	4b0d      	ldr	r3, [pc, #52]	@ (80029c8 <prvAddNewTaskToReadyList+0x154>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d00e      	beq.n	80029b8 <prvAddNewTaskToReadyList+0x144>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800299a:	4b0a      	ldr	r3, [pc, #40]	@ (80029c4 <prvAddNewTaskToReadyList+0x150>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d207      	bcs.n	80029b8 <prvAddNewTaskToReadyList+0x144>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80029a8:	4b0b      	ldr	r3, [pc, #44]	@ (80029d8 <prvAddNewTaskToReadyList+0x164>)
 80029aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80029ae:	601a      	str	r2, [r3, #0]
 80029b0:	f3bf 8f4f 	dsb	sy
 80029b4:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80029b8:	bf00      	nop
 80029ba:	3710      	adds	r7, #16
 80029bc:	46bd      	mov	sp, r7
 80029be:	bdb0      	pop	{r4, r5, r7, pc}
 80029c0:	20000194 	.word	0x20000194
 80029c4:	200000bc 	.word	0x200000bc
 80029c8:	200001a0 	.word	0x200001a0
 80029cc:	200001b0 	.word	0x200001b0
 80029d0:	2000019c 	.word	0x2000019c
 80029d4:	200000c0 	.word	0x200000c0
 80029d8:	e000ed04 	.word	0xe000ed04

080029dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b086      	sub	sp, #24
 80029e0:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80029e2:	4b27      	ldr	r3, [pc, #156]	@ (8002a80 <vTaskStartScheduler+0xa4>)
 80029e4:	9301      	str	r3, [sp, #4]
 80029e6:	2300      	movs	r3, #0
 80029e8:	9300      	str	r3, [sp, #0]
 80029ea:	2300      	movs	r3, #0
 80029ec:	2282      	movs	r2, #130	@ 0x82
 80029ee:	4925      	ldr	r1, [pc, #148]	@ (8002a84 <vTaskStartScheduler+0xa8>)
 80029f0:	4825      	ldr	r0, [pc, #148]	@ (8002a88 <vTaskStartScheduler+0xac>)
 80029f2:	f7ff fe69 	bl	80026c8 <xTaskCreate>
 80029f6:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d102      	bne.n	8002a04 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 80029fe:	f000 fe29 	bl	8003654 <xTimerCreateTimerTask>
 8002a02:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d124      	bne.n	8002a54 <vTaskStartScheduler+0x78>
        __asm volatile
 8002a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a0e:	f383 8811 	msr	BASEPRI, r3
 8002a12:	f3bf 8f6f 	isb	sy
 8002a16:	f3bf 8f4f 	dsb	sy
 8002a1a:	60bb      	str	r3, [r7, #8]
    }
 8002a1c:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8002a1e:	4b1b      	ldr	r3, [pc, #108]	@ (8002a8c <vTaskStartScheduler+0xb0>)
 8002a20:	f04f 32ff 	mov.w	r2, #4294967295
 8002a24:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002a26:	4b1a      	ldr	r3, [pc, #104]	@ (8002a90 <vTaskStartScheduler+0xb4>)
 8002a28:	2201      	movs	r2, #1
 8002a2a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002a2c:	4b19      	ldr	r3, [pc, #100]	@ (8002a94 <vTaskStartScheduler+0xb8>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002a32:	4b19      	ldr	r3, [pc, #100]	@ (8002a98 <vTaskStartScheduler+0xbc>)
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	4b12      	ldr	r3, [pc, #72]	@ (8002a80 <vTaskStartScheduler+0xa4>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d102      	bne.n	8002a44 <vTaskStartScheduler+0x68>
 8002a3e:	f003 fb61 	bl	8006104 <SEGGER_SYSVIEW_OnIdle>
 8002a42:	e004      	b.n	8002a4e <vTaskStartScheduler+0x72>
 8002a44:	4b14      	ldr	r3, [pc, #80]	@ (8002a98 <vTaskStartScheduler+0xbc>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f003 fbb9 	bl	80061c0 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8002a4e:	f001 f919 	bl	8003c84 <xPortStartScheduler>
 8002a52:	e00f      	b.n	8002a74 <vTaskStartScheduler+0x98>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a5a:	d10b      	bne.n	8002a74 <vTaskStartScheduler+0x98>
        __asm volatile
 8002a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a60:	f383 8811 	msr	BASEPRI, r3
 8002a64:	f3bf 8f6f 	isb	sy
 8002a68:	f3bf 8f4f 	dsb	sy
 8002a6c:	607b      	str	r3, [r7, #4]
    }
 8002a6e:	bf00      	nop
 8002a70:	bf00      	nop
 8002a72:	e7fd      	b.n	8002a70 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002a74:	4b09      	ldr	r3, [pc, #36]	@ (8002a9c <vTaskStartScheduler+0xc0>)
 8002a76:	681b      	ldr	r3, [r3, #0]
}
 8002a78:	bf00      	nop
 8002a7a:	3710      	adds	r7, #16
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	200001b8 	.word	0x200001b8
 8002a84:	08006698 	.word	0x08006698
 8002a88:	080033b5 	.word	0x080033b5
 8002a8c:	200001b4 	.word	0x200001b4
 8002a90:	200001a0 	.word	0x200001a0
 8002a94:	20000198 	.word	0x20000198
 8002a98:	200000bc 	.word	0x200000bc
 8002a9c:	2000000c 	.word	0x2000000c

08002aa0 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002aa4:	4b04      	ldr	r3, [pc, #16]	@ (8002ab8 <vTaskSuspendAll+0x18>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	4a03      	ldr	r2, [pc, #12]	@ (8002ab8 <vTaskSuspendAll+0x18>)
 8002aac:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002aae:	bf00      	nop
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr
 8002ab8:	200001bc 	.word	0x200001bc

08002abc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b088      	sub	sp, #32
 8002ac0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002aca:	4b73      	ldr	r3, [pc, #460]	@ (8002c98 <xTaskResumeAll+0x1dc>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d10b      	bne.n	8002aea <xTaskResumeAll+0x2e>
        __asm volatile
 8002ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ad6:	f383 8811 	msr	BASEPRI, r3
 8002ada:	f3bf 8f6f 	isb	sy
 8002ade:	f3bf 8f4f 	dsb	sy
 8002ae2:	607b      	str	r3, [r7, #4]
    }
 8002ae4:	bf00      	nop
 8002ae6:	bf00      	nop
 8002ae8:	e7fd      	b.n	8002ae6 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002aea:	f001 f9ef 	bl	8003ecc <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002aee:	4b6a      	ldr	r3, [pc, #424]	@ (8002c98 <xTaskResumeAll+0x1dc>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	3b01      	subs	r3, #1
 8002af4:	4a68      	ldr	r2, [pc, #416]	@ (8002c98 <xTaskResumeAll+0x1dc>)
 8002af6:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002af8:	4b67      	ldr	r3, [pc, #412]	@ (8002c98 <xTaskResumeAll+0x1dc>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f040 80c4 	bne.w	8002c8a <xTaskResumeAll+0x1ce>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002b02:	4b66      	ldr	r3, [pc, #408]	@ (8002c9c <xTaskResumeAll+0x1e0>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f000 80bf 	beq.w	8002c8a <xTaskResumeAll+0x1ce>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002b0c:	e08e      	b.n	8002c2c <xTaskResumeAll+0x170>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b0e:	4b64      	ldr	r3, [pc, #400]	@ (8002ca0 <xTaskResumeAll+0x1e4>)
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b1a:	613b      	str	r3, [r7, #16]
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	69db      	ldr	r3, [r3, #28]
 8002b20:	69fa      	ldr	r2, [r7, #28]
 8002b22:	6a12      	ldr	r2, [r2, #32]
 8002b24:	609a      	str	r2, [r3, #8]
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	6a1b      	ldr	r3, [r3, #32]
 8002b2a:	69fa      	ldr	r2, [r7, #28]
 8002b2c:	69d2      	ldr	r2, [r2, #28]
 8002b2e:	605a      	str	r2, [r3, #4]
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	685a      	ldr	r2, [r3, #4]
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	3318      	adds	r3, #24
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d103      	bne.n	8002b44 <xTaskResumeAll+0x88>
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	6a1a      	ldr	r2, [r3, #32]
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	605a      	str	r2, [r3, #4]
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	2200      	movs	r2, #0
 8002b48:	629a      	str	r2, [r3, #40]	@ 0x28
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	1e5a      	subs	r2, r3, #1
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	695b      	ldr	r3, [r3, #20]
 8002b58:	60fb      	str	r3, [r7, #12]
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	69fa      	ldr	r2, [r7, #28]
 8002b60:	68d2      	ldr	r2, [r2, #12]
 8002b62:	609a      	str	r2, [r3, #8]
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	69fa      	ldr	r2, [r7, #28]
 8002b6a:	6892      	ldr	r2, [r2, #8]
 8002b6c:	605a      	str	r2, [r3, #4]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	685a      	ldr	r2, [r3, #4]
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	3304      	adds	r3, #4
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d103      	bne.n	8002b82 <xTaskResumeAll+0xc6>
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	68da      	ldr	r2, [r3, #12]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	605a      	str	r2, [r3, #4]
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	2200      	movs	r2, #0
 8002b86:	615a      	str	r2, [r3, #20]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	1e5a      	subs	r2, r3, #1
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f003 fb55 	bl	8006244 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	409a      	lsls	r2, r3
 8002ba2:	4b40      	ldr	r3, [pc, #256]	@ (8002ca4 <xTaskResumeAll+0x1e8>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	4a3e      	ldr	r2, [pc, #248]	@ (8002ca4 <xTaskResumeAll+0x1e8>)
 8002baa:	6013      	str	r3, [r2, #0]
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bb0:	493d      	ldr	r1, [pc, #244]	@ (8002ca8 <xTaskResumeAll+0x1ec>)
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	4413      	add	r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	440b      	add	r3, r1
 8002bbc:	3304      	adds	r3, #4
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	60bb      	str	r3, [r7, #8]
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	68ba      	ldr	r2, [r7, #8]
 8002bc6:	609a      	str	r2, [r3, #8]
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	689a      	ldr	r2, [r3, #8]
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	60da      	str	r2, [r3, #12]
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	69fa      	ldr	r2, [r7, #28]
 8002bd6:	3204      	adds	r2, #4
 8002bd8:	605a      	str	r2, [r3, #4]
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	1d1a      	adds	r2, r3, #4
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	609a      	str	r2, [r3, #8]
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002be6:	4613      	mov	r3, r2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	4413      	add	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4a2e      	ldr	r2, [pc, #184]	@ (8002ca8 <xTaskResumeAll+0x1ec>)
 8002bf0:	441a      	add	r2, r3
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	615a      	str	r2, [r3, #20]
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bfa:	492b      	ldr	r1, [pc, #172]	@ (8002ca8 <xTaskResumeAll+0x1ec>)
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	4413      	add	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	440b      	add	r3, r1
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	1c59      	adds	r1, r3, #1
 8002c0a:	4827      	ldr	r0, [pc, #156]	@ (8002ca8 <xTaskResumeAll+0x1ec>)
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	4413      	add	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	4403      	add	r3, r0
 8002c16:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c1c:	4b23      	ldr	r3, [pc, #140]	@ (8002cac <xTaskResumeAll+0x1f0>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d302      	bcc.n	8002c2c <xTaskResumeAll+0x170>
                    {
                        xYieldPending = pdTRUE;
 8002c26:	4b22      	ldr	r3, [pc, #136]	@ (8002cb0 <xTaskResumeAll+0x1f4>)
 8002c28:	2201      	movs	r2, #1
 8002c2a:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002c2c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ca0 <xTaskResumeAll+0x1e4>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	f47f af6c 	bne.w	8002b0e <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d001      	beq.n	8002c40 <xTaskResumeAll+0x184>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002c3c:	f000 fc50 	bl	80034e0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002c40:	4b1c      	ldr	r3, [pc, #112]	@ (8002cb4 <xTaskResumeAll+0x1f8>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d010      	beq.n	8002c6e <xTaskResumeAll+0x1b2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002c4c:	f000 f858 	bl	8002d00 <xTaskIncrementTick>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d002      	beq.n	8002c5c <xTaskResumeAll+0x1a0>
                            {
                                xYieldPending = pdTRUE;
 8002c56:	4b16      	ldr	r3, [pc, #88]	@ (8002cb0 <xTaskResumeAll+0x1f4>)
 8002c58:	2201      	movs	r2, #1
 8002c5a:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d1f1      	bne.n	8002c4c <xTaskResumeAll+0x190>

                        xPendedTicks = 0;
 8002c68:	4b12      	ldr	r3, [pc, #72]	@ (8002cb4 <xTaskResumeAll+0x1f8>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002c6e:	4b10      	ldr	r3, [pc, #64]	@ (8002cb0 <xTaskResumeAll+0x1f4>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d009      	beq.n	8002c8a <xTaskResumeAll+0x1ce>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8002c76:	2301      	movs	r3, #1
 8002c78:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb8 <xTaskResumeAll+0x1fc>)
 8002c7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c80:	601a      	str	r2, [r3, #0]
 8002c82:	f3bf 8f4f 	dsb	sy
 8002c86:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002c8a:	f001 f951 	bl	8003f30 <vPortExitCritical>

    return xAlreadyYielded;
 8002c8e:	69bb      	ldr	r3, [r7, #24]
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3720      	adds	r7, #32
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	200001bc 	.word	0x200001bc
 8002c9c:	20000194 	.word	0x20000194
 8002ca0:	20000154 	.word	0x20000154
 8002ca4:	2000019c 	.word	0x2000019c
 8002ca8:	200000c0 	.word	0x200000c0
 8002cac:	200000bc 	.word	0x200000bc
 8002cb0:	200001a8 	.word	0x200001a8
 8002cb4:	200001a4 	.word	0x200001a4
 8002cb8:	e000ed04 	.word	0xe000ed04

08002cbc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002cc2:	4b05      	ldr	r3, [pc, #20]	@ (8002cd8 <xTaskGetTickCount+0x1c>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002cc8:	687b      	ldr	r3, [r7, #4]
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	20000198 	.word	0x20000198

08002cdc <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002ce2:	f001 f9e3 	bl	80040ac <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8002cea:	4b04      	ldr	r3, [pc, #16]	@ (8002cfc <xTaskGetTickCountFromISR+0x20>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002cf0:	683b      	ldr	r3, [r7, #0]
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	20000198 	.word	0x20000198

08002d00 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b08a      	sub	sp, #40	@ 0x28
 8002d04:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002d06:	2300      	movs	r3, #0
 8002d08:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002d0a:	4b80      	ldr	r3, [pc, #512]	@ (8002f0c <xTaskIncrementTick+0x20c>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	f040 80f1 	bne.w	8002ef6 <xTaskIncrementTick+0x1f6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002d14:	4b7e      	ldr	r3, [pc, #504]	@ (8002f10 <xTaskIncrementTick+0x210>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	3301      	adds	r3, #1
 8002d1a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002d1c:	4a7c      	ldr	r2, [pc, #496]	@ (8002f10 <xTaskIncrementTick+0x210>)
 8002d1e:	6a3b      	ldr	r3, [r7, #32]
 8002d20:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002d22:	6a3b      	ldr	r3, [r7, #32]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d121      	bne.n	8002d6c <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8002d28:	4b7a      	ldr	r3, [pc, #488]	@ (8002f14 <xTaskIncrementTick+0x214>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d00b      	beq.n	8002d4a <xTaskIncrementTick+0x4a>
        __asm volatile
 8002d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d36:	f383 8811 	msr	BASEPRI, r3
 8002d3a:	f3bf 8f6f 	isb	sy
 8002d3e:	f3bf 8f4f 	dsb	sy
 8002d42:	607b      	str	r3, [r7, #4]
    }
 8002d44:	bf00      	nop
 8002d46:	bf00      	nop
 8002d48:	e7fd      	b.n	8002d46 <xTaskIncrementTick+0x46>
 8002d4a:	4b72      	ldr	r3, [pc, #456]	@ (8002f14 <xTaskIncrementTick+0x214>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	61fb      	str	r3, [r7, #28]
 8002d50:	4b71      	ldr	r3, [pc, #452]	@ (8002f18 <xTaskIncrementTick+0x218>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a6f      	ldr	r2, [pc, #444]	@ (8002f14 <xTaskIncrementTick+0x214>)
 8002d56:	6013      	str	r3, [r2, #0]
 8002d58:	4a6f      	ldr	r2, [pc, #444]	@ (8002f18 <xTaskIncrementTick+0x218>)
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	6013      	str	r3, [r2, #0]
 8002d5e:	4b6f      	ldr	r3, [pc, #444]	@ (8002f1c <xTaskIncrementTick+0x21c>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	3301      	adds	r3, #1
 8002d64:	4a6d      	ldr	r2, [pc, #436]	@ (8002f1c <xTaskIncrementTick+0x21c>)
 8002d66:	6013      	str	r3, [r2, #0]
 8002d68:	f000 fbba 	bl	80034e0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002d6c:	4b6c      	ldr	r3, [pc, #432]	@ (8002f20 <xTaskIncrementTick+0x220>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	6a3a      	ldr	r2, [r7, #32]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	f0c0 80aa 	bcc.w	8002ecc <xTaskIncrementTick+0x1cc>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d78:	4b66      	ldr	r3, [pc, #408]	@ (8002f14 <xTaskIncrementTick+0x214>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d104      	bne.n	8002d8c <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d82:	4b67      	ldr	r3, [pc, #412]	@ (8002f20 <xTaskIncrementTick+0x220>)
 8002d84:	f04f 32ff 	mov.w	r2, #4294967295
 8002d88:	601a      	str	r2, [r3, #0]
                    break;
 8002d8a:	e09f      	b.n	8002ecc <xTaskIncrementTick+0x1cc>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d8c:	4b61      	ldr	r3, [pc, #388]	@ (8002f14 <xTaskIncrementTick+0x214>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002d9c:	6a3a      	ldr	r2, [r7, #32]
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d203      	bcs.n	8002dac <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002da4:	4a5e      	ldr	r2, [pc, #376]	@ (8002f20 <xTaskIncrementTick+0x220>)
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8002daa:	e08f      	b.n	8002ecc <xTaskIncrementTick+0x1cc>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	695b      	ldr	r3, [r3, #20]
 8002db0:	613b      	str	r3, [r7, #16]
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	69ba      	ldr	r2, [r7, #24]
 8002db8:	68d2      	ldr	r2, [r2, #12]
 8002dba:	609a      	str	r2, [r3, #8]
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	6892      	ldr	r2, [r2, #8]
 8002dc4:	605a      	str	r2, [r3, #4]
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	685a      	ldr	r2, [r3, #4]
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	3304      	adds	r3, #4
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d103      	bne.n	8002dda <xTaskIncrementTick+0xda>
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	68da      	ldr	r2, [r3, #12]
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	605a      	str	r2, [r3, #4]
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	615a      	str	r2, [r3, #20]
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	1e5a      	subs	r2, r3, #1
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d01e      	beq.n	8002e30 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002df2:	69bb      	ldr	r3, [r7, #24]
 8002df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df6:	60fb      	str	r3, [r7, #12]
 8002df8:	69bb      	ldr	r3, [r7, #24]
 8002dfa:	69db      	ldr	r3, [r3, #28]
 8002dfc:	69ba      	ldr	r2, [r7, #24]
 8002dfe:	6a12      	ldr	r2, [r2, #32]
 8002e00:	609a      	str	r2, [r3, #8]
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	6a1b      	ldr	r3, [r3, #32]
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	69d2      	ldr	r2, [r2, #28]
 8002e0a:	605a      	str	r2, [r3, #4]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	3318      	adds	r3, #24
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d103      	bne.n	8002e20 <xTaskIncrementTick+0x120>
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	6a1a      	ldr	r2, [r3, #32]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	605a      	str	r2, [r3, #4]
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	2200      	movs	r2, #0
 8002e24:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	1e5a      	subs	r2, r3, #1
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	4618      	mov	r0, r3
 8002e34:	f003 fa06 	bl	8006244 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002e38:	69bb      	ldr	r3, [r7, #24]
 8002e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	409a      	lsls	r2, r3
 8002e40:	4b38      	ldr	r3, [pc, #224]	@ (8002f24 <xTaskIncrementTick+0x224>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	4a37      	ldr	r2, [pc, #220]	@ (8002f24 <xTaskIncrementTick+0x224>)
 8002e48:	6013      	str	r3, [r2, #0]
 8002e4a:	69bb      	ldr	r3, [r7, #24]
 8002e4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e4e:	4936      	ldr	r1, [pc, #216]	@ (8002f28 <xTaskIncrementTick+0x228>)
 8002e50:	4613      	mov	r3, r2
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	4413      	add	r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	440b      	add	r3, r1
 8002e5a:	3304      	adds	r3, #4
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	60bb      	str	r3, [r7, #8]
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	68ba      	ldr	r2, [r7, #8]
 8002e64:	609a      	str	r2, [r3, #8]
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	689a      	ldr	r2, [r3, #8]
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	60da      	str	r2, [r3, #12]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	3204      	adds	r2, #4
 8002e76:	605a      	str	r2, [r3, #4]
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	1d1a      	adds	r2, r3, #4
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	609a      	str	r2, [r3, #8]
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e84:	4613      	mov	r3, r2
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	4413      	add	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4a26      	ldr	r2, [pc, #152]	@ (8002f28 <xTaskIncrementTick+0x228>)
 8002e8e:	441a      	add	r2, r3
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	615a      	str	r2, [r3, #20]
 8002e94:	69bb      	ldr	r3, [r7, #24]
 8002e96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e98:	4923      	ldr	r1, [pc, #140]	@ (8002f28 <xTaskIncrementTick+0x228>)
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	4413      	add	r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	440b      	add	r3, r1
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	1c59      	adds	r1, r3, #1
 8002ea8:	481f      	ldr	r0, [pc, #124]	@ (8002f28 <xTaskIncrementTick+0x228>)
 8002eaa:	4613      	mov	r3, r2
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	4413      	add	r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	4403      	add	r3, r0
 8002eb4:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002eba:	4b1c      	ldr	r3, [pc, #112]	@ (8002f2c <xTaskIncrementTick+0x22c>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	f67f af59 	bls.w	8002d78 <xTaskIncrementTick+0x78>
                        {
                            xSwitchRequired = pdTRUE;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002eca:	e755      	b.n	8002d78 <xTaskIncrementTick+0x78>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002ecc:	4b17      	ldr	r3, [pc, #92]	@ (8002f2c <xTaskIncrementTick+0x22c>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ed2:	4915      	ldr	r1, [pc, #84]	@ (8002f28 <xTaskIncrementTick+0x228>)
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	4413      	add	r3, r2
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	440b      	add	r3, r1
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d901      	bls.n	8002ee8 <xTaskIncrementTick+0x1e8>
            {
                xSwitchRequired = pdTRUE;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8002ee8:	4b11      	ldr	r3, [pc, #68]	@ (8002f30 <xTaskIncrementTick+0x230>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d007      	beq.n	8002f00 <xTaskIncrementTick+0x200>
            {
                xSwitchRequired = pdTRUE;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ef4:	e004      	b.n	8002f00 <xTaskIncrementTick+0x200>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002ef6:	4b0f      	ldr	r3, [pc, #60]	@ (8002f34 <xTaskIncrementTick+0x234>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	3301      	adds	r3, #1
 8002efc:	4a0d      	ldr	r2, [pc, #52]	@ (8002f34 <xTaskIncrementTick+0x234>)
 8002efe:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8002f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3728      	adds	r7, #40	@ 0x28
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	200001bc 	.word	0x200001bc
 8002f10:	20000198 	.word	0x20000198
 8002f14:	2000014c 	.word	0x2000014c
 8002f18:	20000150 	.word	0x20000150
 8002f1c:	200001ac 	.word	0x200001ac
 8002f20:	200001b4 	.word	0x200001b4
 8002f24:	2000019c 	.word	0x2000019c
 8002f28:	200000c0 	.word	0x200000c0
 8002f2c:	200000bc 	.word	0x200000bc
 8002f30:	200001a8 	.word	0x200001a8
 8002f34:	200001a4 	.word	0x200001a4

08002f38 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b086      	sub	sp, #24
 8002f3c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002f3e:	4b2d      	ldr	r3, [pc, #180]	@ (8002ff4 <vTaskSwitchContext+0xbc>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d003      	beq.n	8002f4e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002f46:	4b2c      	ldr	r3, [pc, #176]	@ (8002ff8 <vTaskSwitchContext+0xc0>)
 8002f48:	2201      	movs	r2, #1
 8002f4a:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8002f4c:	e04e      	b.n	8002fec <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 8002f4e:	4b2a      	ldr	r3, [pc, #168]	@ (8002ff8 <vTaskSwitchContext+0xc0>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f54:	4b29      	ldr	r3, [pc, #164]	@ (8002ffc <vTaskSwitchContext+0xc4>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	fab3 f383 	clz	r3, r3
 8002f60:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002f62:	7afb      	ldrb	r3, [r7, #11]
 8002f64:	f1c3 031f 	rsb	r3, r3, #31
 8002f68:	617b      	str	r3, [r7, #20]
 8002f6a:	4925      	ldr	r1, [pc, #148]	@ (8003000 <vTaskSwitchContext+0xc8>)
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	4613      	mov	r3, r2
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	4413      	add	r3, r2
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	440b      	add	r3, r1
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d10b      	bne.n	8002f96 <vTaskSwitchContext+0x5e>
        __asm volatile
 8002f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f82:	f383 8811 	msr	BASEPRI, r3
 8002f86:	f3bf 8f6f 	isb	sy
 8002f8a:	f3bf 8f4f 	dsb	sy
 8002f8e:	607b      	str	r3, [r7, #4]
    }
 8002f90:	bf00      	nop
 8002f92:	bf00      	nop
 8002f94:	e7fd      	b.n	8002f92 <vTaskSwitchContext+0x5a>
 8002f96:	697a      	ldr	r2, [r7, #20]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	4413      	add	r3, r2
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	4a17      	ldr	r2, [pc, #92]	@ (8003000 <vTaskSwitchContext+0xc8>)
 8002fa2:	4413      	add	r3, r2
 8002fa4:	613b      	str	r3, [r7, #16]
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	685a      	ldr	r2, [r3, #4]
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	605a      	str	r2, [r3, #4]
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	685a      	ldr	r2, [r3, #4]
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	3308      	adds	r3, #8
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d104      	bne.n	8002fc6 <vTaskSwitchContext+0x8e>
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	685a      	ldr	r2, [r3, #4]
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	605a      	str	r2, [r3, #4]
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	4a0d      	ldr	r2, [pc, #52]	@ (8003004 <vTaskSwitchContext+0xcc>)
 8002fce:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8003004 <vTaskSwitchContext+0xcc>)
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8003008 <vTaskSwitchContext+0xd0>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d102      	bne.n	8002fe2 <vTaskSwitchContext+0xaa>
 8002fdc:	f003 f892 	bl	8006104 <SEGGER_SYSVIEW_OnIdle>
}
 8002fe0:	e004      	b.n	8002fec <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 8002fe2:	4b08      	ldr	r3, [pc, #32]	@ (8003004 <vTaskSwitchContext+0xcc>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f003 f8ea 	bl	80061c0 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8002fec:	bf00      	nop
 8002fee:	3718      	adds	r7, #24
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	200001bc 	.word	0x200001bc
 8002ff8:	200001a8 	.word	0x200001a8
 8002ffc:	2000019c 	.word	0x2000019c
 8003000:	200000c0 	.word	0x200000c0
 8003004:	200000bc 	.word	0x200000bc
 8003008:	200001b8 	.word	0x200001b8

0800300c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d10b      	bne.n	8003034 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 800301c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003020:	f383 8811 	msr	BASEPRI, r3
 8003024:	f3bf 8f6f 	isb	sy
 8003028:	f3bf 8f4f 	dsb	sy
 800302c:	60fb      	str	r3, [r7, #12]
    }
 800302e:	bf00      	nop
 8003030:	bf00      	nop
 8003032:	e7fd      	b.n	8003030 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003034:	4b07      	ldr	r3, [pc, #28]	@ (8003054 <vTaskPlaceOnEventList+0x48>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	3318      	adds	r3, #24
 800303a:	4619      	mov	r1, r3
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f7fe ffa8 	bl	8001f92 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003042:	2101      	movs	r1, #1
 8003044:	6838      	ldr	r0, [r7, #0]
 8003046:	f000 fa85 	bl	8003554 <prvAddCurrentTaskToDelayedList>
}
 800304a:	bf00      	nop
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	200000bc 	.word	0x200000bc

08003058 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003058:	b580      	push	{r7, lr}
 800305a:	b086      	sub	sp, #24
 800305c:	af00      	add	r7, sp, #0
 800305e:	60f8      	str	r0, [r7, #12]
 8003060:	60b9      	str	r1, [r7, #8]
 8003062:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d10b      	bne.n	8003082 <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 800306a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800306e:	f383 8811 	msr	BASEPRI, r3
 8003072:	f3bf 8f6f 	isb	sy
 8003076:	f3bf 8f4f 	dsb	sy
 800307a:	613b      	str	r3, [r7, #16]
    }
 800307c:	bf00      	nop
 800307e:	bf00      	nop
 8003080:	e7fd      	b.n	800307e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	617b      	str	r3, [r7, #20]
 8003088:	4b17      	ldr	r3, [pc, #92]	@ (80030e8 <vTaskPlaceOnEventListRestricted+0x90>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	697a      	ldr	r2, [r7, #20]
 800308e:	61da      	str	r2, [r3, #28]
 8003090:	4b15      	ldr	r3, [pc, #84]	@ (80030e8 <vTaskPlaceOnEventListRestricted+0x90>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	697a      	ldr	r2, [r7, #20]
 8003096:	6892      	ldr	r2, [r2, #8]
 8003098:	621a      	str	r2, [r3, #32]
 800309a:	4b13      	ldr	r3, [pc, #76]	@ (80030e8 <vTaskPlaceOnEventListRestricted+0x90>)
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	3218      	adds	r2, #24
 80030a4:	605a      	str	r2, [r3, #4]
 80030a6:	4b10      	ldr	r3, [pc, #64]	@ (80030e8 <vTaskPlaceOnEventListRestricted+0x90>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f103 0218 	add.w	r2, r3, #24
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	609a      	str	r2, [r3, #8]
 80030b2:	4b0d      	ldr	r3, [pc, #52]	@ (80030e8 <vTaskPlaceOnEventListRestricted+0x90>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	629a      	str	r2, [r3, #40]	@ 0x28
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	1c5a      	adds	r2, r3, #1
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d002      	beq.n	80030d0 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 80030ca:	f04f 33ff 	mov.w	r3, #4294967295
 80030ce:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 80030d0:	2024      	movs	r0, #36	@ 0x24
 80030d2:	f002 fb19 	bl	8005708 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80030d6:	6879      	ldr	r1, [r7, #4]
 80030d8:	68b8      	ldr	r0, [r7, #8]
 80030da:	f000 fa3b 	bl	8003554 <prvAddCurrentTaskToDelayedList>
    }
 80030de:	bf00      	nop
 80030e0:	3718      	adds	r7, #24
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	200000bc 	.word	0x200000bc

080030ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b08a      	sub	sp, #40	@ 0x28
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80030fc:	6a3b      	ldr	r3, [r7, #32]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10b      	bne.n	800311a <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 8003102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003106:	f383 8811 	msr	BASEPRI, r3
 800310a:	f3bf 8f6f 	isb	sy
 800310e:	f3bf 8f4f 	dsb	sy
 8003112:	60fb      	str	r3, [r7, #12]
    }
 8003114:	bf00      	nop
 8003116:	bf00      	nop
 8003118:	e7fd      	b.n	8003116 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800311a:	6a3b      	ldr	r3, [r7, #32]
 800311c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800311e:	61fb      	str	r3, [r7, #28]
 8003120:	6a3b      	ldr	r3, [r7, #32]
 8003122:	69db      	ldr	r3, [r3, #28]
 8003124:	6a3a      	ldr	r2, [r7, #32]
 8003126:	6a12      	ldr	r2, [r2, #32]
 8003128:	609a      	str	r2, [r3, #8]
 800312a:	6a3b      	ldr	r3, [r7, #32]
 800312c:	6a1b      	ldr	r3, [r3, #32]
 800312e:	6a3a      	ldr	r2, [r7, #32]
 8003130:	69d2      	ldr	r2, [r2, #28]
 8003132:	605a      	str	r2, [r3, #4]
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	685a      	ldr	r2, [r3, #4]
 8003138:	6a3b      	ldr	r3, [r7, #32]
 800313a:	3318      	adds	r3, #24
 800313c:	429a      	cmp	r2, r3
 800313e:	d103      	bne.n	8003148 <xTaskRemoveFromEventList+0x5c>
 8003140:	6a3b      	ldr	r3, [r7, #32]
 8003142:	6a1a      	ldr	r2, [r3, #32]
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	605a      	str	r2, [r3, #4]
 8003148:	6a3b      	ldr	r3, [r7, #32]
 800314a:	2200      	movs	r2, #0
 800314c:	629a      	str	r2, [r3, #40]	@ 0x28
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	1e5a      	subs	r2, r3, #1
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003158:	4b4b      	ldr	r3, [pc, #300]	@ (8003288 <xTaskRemoveFromEventList+0x19c>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d162      	bne.n	8003226 <xTaskRemoveFromEventList+0x13a>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8003160:	6a3b      	ldr	r3, [r7, #32]
 8003162:	695b      	ldr	r3, [r3, #20]
 8003164:	617b      	str	r3, [r7, #20]
 8003166:	6a3b      	ldr	r3, [r7, #32]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	6a3a      	ldr	r2, [r7, #32]
 800316c:	68d2      	ldr	r2, [r2, #12]
 800316e:	609a      	str	r2, [r3, #8]
 8003170:	6a3b      	ldr	r3, [r7, #32]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	6a3a      	ldr	r2, [r7, #32]
 8003176:	6892      	ldr	r2, [r2, #8]
 8003178:	605a      	str	r2, [r3, #4]
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	6a3b      	ldr	r3, [r7, #32]
 8003180:	3304      	adds	r3, #4
 8003182:	429a      	cmp	r2, r3
 8003184:	d103      	bne.n	800318e <xTaskRemoveFromEventList+0xa2>
 8003186:	6a3b      	ldr	r3, [r7, #32]
 8003188:	68da      	ldr	r2, [r3, #12]
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	605a      	str	r2, [r3, #4]
 800318e:	6a3b      	ldr	r3, [r7, #32]
 8003190:	2200      	movs	r2, #0
 8003192:	615a      	str	r2, [r3, #20]
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	1e5a      	subs	r2, r3, #1
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800319e:	6a3b      	ldr	r3, [r7, #32]
 80031a0:	4618      	mov	r0, r3
 80031a2:	f003 f84f 	bl	8006244 <SEGGER_SYSVIEW_OnTaskStartReady>
 80031a6:	6a3b      	ldr	r3, [r7, #32]
 80031a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031aa:	2201      	movs	r2, #1
 80031ac:	409a      	lsls	r2, r3
 80031ae:	4b37      	ldr	r3, [pc, #220]	@ (800328c <xTaskRemoveFromEventList+0x1a0>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	4a35      	ldr	r2, [pc, #212]	@ (800328c <xTaskRemoveFromEventList+0x1a0>)
 80031b6:	6013      	str	r3, [r2, #0]
 80031b8:	6a3b      	ldr	r3, [r7, #32]
 80031ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031bc:	4934      	ldr	r1, [pc, #208]	@ (8003290 <xTaskRemoveFromEventList+0x1a4>)
 80031be:	4613      	mov	r3, r2
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	4413      	add	r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	440b      	add	r3, r1
 80031c8:	3304      	adds	r3, #4
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	613b      	str	r3, [r7, #16]
 80031ce:	6a3b      	ldr	r3, [r7, #32]
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	609a      	str	r2, [r3, #8]
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	6a3b      	ldr	r3, [r7, #32]
 80031da:	60da      	str	r2, [r3, #12]
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	6a3a      	ldr	r2, [r7, #32]
 80031e2:	3204      	adds	r2, #4
 80031e4:	605a      	str	r2, [r3, #4]
 80031e6:	6a3b      	ldr	r3, [r7, #32]
 80031e8:	1d1a      	adds	r2, r3, #4
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	609a      	str	r2, [r3, #8]
 80031ee:	6a3b      	ldr	r3, [r7, #32]
 80031f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031f2:	4613      	mov	r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	4413      	add	r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	4a25      	ldr	r2, [pc, #148]	@ (8003290 <xTaskRemoveFromEventList+0x1a4>)
 80031fc:	441a      	add	r2, r3
 80031fe:	6a3b      	ldr	r3, [r7, #32]
 8003200:	615a      	str	r2, [r3, #20]
 8003202:	6a3b      	ldr	r3, [r7, #32]
 8003204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003206:	4922      	ldr	r1, [pc, #136]	@ (8003290 <xTaskRemoveFromEventList+0x1a4>)
 8003208:	4613      	mov	r3, r2
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	4413      	add	r3, r2
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	440b      	add	r3, r1
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	1c59      	adds	r1, r3, #1
 8003216:	481e      	ldr	r0, [pc, #120]	@ (8003290 <xTaskRemoveFromEventList+0x1a4>)
 8003218:	4613      	mov	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	4413      	add	r3, r2
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	4403      	add	r3, r0
 8003222:	6019      	str	r1, [r3, #0]
 8003224:	e01b      	b.n	800325e <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003226:	4b1b      	ldr	r3, [pc, #108]	@ (8003294 <xTaskRemoveFromEventList+0x1a8>)
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	61bb      	str	r3, [r7, #24]
 800322c:	6a3b      	ldr	r3, [r7, #32]
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	61da      	str	r2, [r3, #28]
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	689a      	ldr	r2, [r3, #8]
 8003236:	6a3b      	ldr	r3, [r7, #32]
 8003238:	621a      	str	r2, [r3, #32]
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	6a3a      	ldr	r2, [r7, #32]
 8003240:	3218      	adds	r2, #24
 8003242:	605a      	str	r2, [r3, #4]
 8003244:	6a3b      	ldr	r3, [r7, #32]
 8003246:	f103 0218 	add.w	r2, r3, #24
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	609a      	str	r2, [r3, #8]
 800324e:	6a3b      	ldr	r3, [r7, #32]
 8003250:	4a10      	ldr	r2, [pc, #64]	@ (8003294 <xTaskRemoveFromEventList+0x1a8>)
 8003252:	629a      	str	r2, [r3, #40]	@ 0x28
 8003254:	4b0f      	ldr	r3, [pc, #60]	@ (8003294 <xTaskRemoveFromEventList+0x1a8>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	3301      	adds	r3, #1
 800325a:	4a0e      	ldr	r2, [pc, #56]	@ (8003294 <xTaskRemoveFromEventList+0x1a8>)
 800325c:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800325e:	6a3b      	ldr	r3, [r7, #32]
 8003260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003262:	4b0d      	ldr	r3, [pc, #52]	@ (8003298 <xTaskRemoveFromEventList+0x1ac>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003268:	429a      	cmp	r2, r3
 800326a:	d905      	bls.n	8003278 <xTaskRemoveFromEventList+0x18c>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800326c:	2301      	movs	r3, #1
 800326e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003270:	4b0a      	ldr	r3, [pc, #40]	@ (800329c <xTaskRemoveFromEventList+0x1b0>)
 8003272:	2201      	movs	r2, #1
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	e001      	b.n	800327c <xTaskRemoveFromEventList+0x190>
    }
    else
    {
        xReturn = pdFALSE;
 8003278:	2300      	movs	r3, #0
 800327a:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 800327c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800327e:	4618      	mov	r0, r3
 8003280:	3728      	adds	r7, #40	@ 0x28
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	200001bc 	.word	0x200001bc
 800328c:	2000019c 	.word	0x2000019c
 8003290:	200000c0 	.word	0x200000c0
 8003294:	20000154 	.word	0x20000154
 8003298:	200000bc 	.word	0x200000bc
 800329c:	200001a8 	.word	0x200001a8

080032a0 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80032a8:	4b06      	ldr	r3, [pc, #24]	@ (80032c4 <vTaskInternalSetTimeOutState+0x24>)
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80032b0:	4b05      	ldr	r3, [pc, #20]	@ (80032c8 <vTaskInternalSetTimeOutState+0x28>)
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	605a      	str	r2, [r3, #4]
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr
 80032c4:	200001ac 	.word	0x200001ac
 80032c8:	20000198 	.word	0x20000198

080032cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b088      	sub	sp, #32
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d10b      	bne.n	80032f4 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 80032dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032e0:	f383 8811 	msr	BASEPRI, r3
 80032e4:	f3bf 8f6f 	isb	sy
 80032e8:	f3bf 8f4f 	dsb	sy
 80032ec:	613b      	str	r3, [r7, #16]
    }
 80032ee:	bf00      	nop
 80032f0:	bf00      	nop
 80032f2:	e7fd      	b.n	80032f0 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d10b      	bne.n	8003312 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 80032fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032fe:	f383 8811 	msr	BASEPRI, r3
 8003302:	f3bf 8f6f 	isb	sy
 8003306:	f3bf 8f4f 	dsb	sy
 800330a:	60fb      	str	r3, [r7, #12]
    }
 800330c:	bf00      	nop
 800330e:	bf00      	nop
 8003310:	e7fd      	b.n	800330e <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8003312:	f000 fddb 	bl	8003ecc <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003316:	4b1f      	ldr	r3, [pc, #124]	@ (8003394 <xTaskCheckForTimeOut+0xc8>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800332e:	d102      	bne.n	8003336 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003330:	2300      	movs	r3, #0
 8003332:	61fb      	str	r3, [r7, #28]
 8003334:	e026      	b.n	8003384 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	4b17      	ldr	r3, [pc, #92]	@ (8003398 <xTaskCheckForTimeOut+0xcc>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	429a      	cmp	r2, r3
 8003340:	d00a      	beq.n	8003358 <xTaskCheckForTimeOut+0x8c>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	429a      	cmp	r2, r3
 800334a:	d305      	bcc.n	8003358 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800334c:	2301      	movs	r3, #1
 800334e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	2200      	movs	r2, #0
 8003354:	601a      	str	r2, [r3, #0]
 8003356:	e015      	b.n	8003384 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	697a      	ldr	r2, [r7, #20]
 800335e:	429a      	cmp	r2, r3
 8003360:	d20b      	bcs.n	800337a <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	1ad2      	subs	r2, r2, r3
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f7ff ff96 	bl	80032a0 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003374:	2300      	movs	r3, #0
 8003376:	61fb      	str	r3, [r7, #28]
 8003378:	e004      	b.n	8003384 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	2200      	movs	r2, #0
 800337e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003380:	2301      	movs	r3, #1
 8003382:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003384:	f000 fdd4 	bl	8003f30 <vPortExitCritical>

    return xReturn;
 8003388:	69fb      	ldr	r3, [r7, #28]
}
 800338a:	4618      	mov	r0, r3
 800338c:	3720      	adds	r7, #32
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	20000198 	.word	0x20000198
 8003398:	200001ac 	.word	0x200001ac

0800339c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80033a0:	4b03      	ldr	r3, [pc, #12]	@ (80033b0 <vTaskMissedYield+0x14>)
 80033a2:	2201      	movs	r2, #1
 80033a4:	601a      	str	r2, [r3, #0]
}
 80033a6:	bf00      	nop
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr
 80033b0:	200001a8 	.word	0x200001a8

080033b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80033bc:	f000 f852 	bl	8003464 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80033c0:	4b06      	ldr	r3, [pc, #24]	@ (80033dc <prvIdleTask+0x28>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d9f9      	bls.n	80033bc <prvIdleTask+0x8>
            {
                taskYIELD();
 80033c8:	4b05      	ldr	r3, [pc, #20]	@ (80033e0 <prvIdleTask+0x2c>)
 80033ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80033ce:	601a      	str	r2, [r3, #0]
 80033d0:	f3bf 8f4f 	dsb	sy
 80033d4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80033d8:	e7f0      	b.n	80033bc <prvIdleTask+0x8>
 80033da:	bf00      	nop
 80033dc:	200000c0 	.word	0x200000c0
 80033e0:	e000ed04 	.word	0xe000ed04

080033e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80033ea:	2300      	movs	r3, #0
 80033ec:	607b      	str	r3, [r7, #4]
 80033ee:	e00c      	b.n	800340a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80033f0:	687a      	ldr	r2, [r7, #4]
 80033f2:	4613      	mov	r3, r2
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	4413      	add	r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	4a12      	ldr	r2, [pc, #72]	@ (8003444 <prvInitialiseTaskLists+0x60>)
 80033fc:	4413      	add	r3, r2
 80033fe:	4618      	mov	r0, r3
 8003400:	f7fe fd9a 	bl	8001f38 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	3301      	adds	r3, #1
 8003408:	607b      	str	r3, [r7, #4]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2b04      	cmp	r3, #4
 800340e:	d9ef      	bls.n	80033f0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003410:	480d      	ldr	r0, [pc, #52]	@ (8003448 <prvInitialiseTaskLists+0x64>)
 8003412:	f7fe fd91 	bl	8001f38 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003416:	480d      	ldr	r0, [pc, #52]	@ (800344c <prvInitialiseTaskLists+0x68>)
 8003418:	f7fe fd8e 	bl	8001f38 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800341c:	480c      	ldr	r0, [pc, #48]	@ (8003450 <prvInitialiseTaskLists+0x6c>)
 800341e:	f7fe fd8b 	bl	8001f38 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8003422:	480c      	ldr	r0, [pc, #48]	@ (8003454 <prvInitialiseTaskLists+0x70>)
 8003424:	f7fe fd88 	bl	8001f38 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8003428:	480b      	ldr	r0, [pc, #44]	@ (8003458 <prvInitialiseTaskLists+0x74>)
 800342a:	f7fe fd85 	bl	8001f38 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800342e:	4b0b      	ldr	r3, [pc, #44]	@ (800345c <prvInitialiseTaskLists+0x78>)
 8003430:	4a05      	ldr	r2, [pc, #20]	@ (8003448 <prvInitialiseTaskLists+0x64>)
 8003432:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003434:	4b0a      	ldr	r3, [pc, #40]	@ (8003460 <prvInitialiseTaskLists+0x7c>)
 8003436:	4a05      	ldr	r2, [pc, #20]	@ (800344c <prvInitialiseTaskLists+0x68>)
 8003438:	601a      	str	r2, [r3, #0]
}
 800343a:	bf00      	nop
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	200000c0 	.word	0x200000c0
 8003448:	20000124 	.word	0x20000124
 800344c:	20000138 	.word	0x20000138
 8003450:	20000154 	.word	0x20000154
 8003454:	20000168 	.word	0x20000168
 8003458:	20000180 	.word	0x20000180
 800345c:	2000014c 	.word	0x2000014c
 8003460:	20000150 	.word	0x20000150

08003464 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800346a:	e019      	b.n	80034a0 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 800346c:	f000 fd2e 	bl	8003ecc <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003470:	4b10      	ldr	r3, [pc, #64]	@ (80034b4 <prvCheckTasksWaitingTermination+0x50>)
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	3304      	adds	r3, #4
 800347c:	4618      	mov	r0, r3
 800347e:	f7fe fdc1 	bl	8002004 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8003482:	4b0d      	ldr	r3, [pc, #52]	@ (80034b8 <prvCheckTasksWaitingTermination+0x54>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	3b01      	subs	r3, #1
 8003488:	4a0b      	ldr	r2, [pc, #44]	@ (80034b8 <prvCheckTasksWaitingTermination+0x54>)
 800348a:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 800348c:	4b0b      	ldr	r3, [pc, #44]	@ (80034bc <prvCheckTasksWaitingTermination+0x58>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	3b01      	subs	r3, #1
 8003492:	4a0a      	ldr	r2, [pc, #40]	@ (80034bc <prvCheckTasksWaitingTermination+0x58>)
 8003494:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8003496:	f000 fd4b 	bl	8003f30 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 f810 	bl	80034c0 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80034a0:	4b06      	ldr	r3, [pc, #24]	@ (80034bc <prvCheckTasksWaitingTermination+0x58>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d1e1      	bne.n	800346c <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80034a8:	bf00      	nop
 80034aa:	bf00      	nop
 80034ac:	3708      	adds	r7, #8
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	20000168 	.word	0x20000168
 80034b8:	20000194 	.word	0x20000194
 80034bc:	2000017c 	.word	0x2000017c

080034c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034cc:	4618      	mov	r0, r3
 80034ce:	f000 feeb 	bl	80042a8 <vPortFree>
            vPortFree( pxTCB );
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f000 fee8 	bl	80042a8 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80034d8:	bf00      	nop
 80034da:	3708      	adds	r7, #8
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003510 <prvResetNextTaskUnblockTime+0x30>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d104      	bne.n	80034f8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80034ee:	4b09      	ldr	r3, [pc, #36]	@ (8003514 <prvResetNextTaskUnblockTime+0x34>)
 80034f0:	f04f 32ff 	mov.w	r2, #4294967295
 80034f4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80034f6:	e005      	b.n	8003504 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80034f8:	4b05      	ldr	r3, [pc, #20]	@ (8003510 <prvResetNextTaskUnblockTime+0x30>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a04      	ldr	r2, [pc, #16]	@ (8003514 <prvResetNextTaskUnblockTime+0x34>)
 8003502:	6013      	str	r3, [r2, #0]
}
 8003504:	bf00      	nop
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	2000014c 	.word	0x2000014c
 8003514:	200001b4 	.word	0x200001b4

08003518 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800351e:	4b0b      	ldr	r3, [pc, #44]	@ (800354c <xTaskGetSchedulerState+0x34>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d102      	bne.n	800352c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003526:	2301      	movs	r3, #1
 8003528:	607b      	str	r3, [r7, #4]
 800352a:	e008      	b.n	800353e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800352c:	4b08      	ldr	r3, [pc, #32]	@ (8003550 <xTaskGetSchedulerState+0x38>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d102      	bne.n	800353a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003534:	2302      	movs	r3, #2
 8003536:	607b      	str	r3, [r7, #4]
 8003538:	e001      	b.n	800353e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800353a:	2300      	movs	r3, #0
 800353c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800353e:	687b      	ldr	r3, [r7, #4]
    }
 8003540:	4618      	mov	r0, r3
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr
 800354c:	200001a0 	.word	0x200001a0
 8003550:	200001bc 	.word	0x200001bc

08003554 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800355e:	4b36      	ldr	r3, [pc, #216]	@ (8003638 <prvAddCurrentTaskToDelayedList+0xe4>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003564:	4b35      	ldr	r3, [pc, #212]	@ (800363c <prvAddCurrentTaskToDelayedList+0xe8>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	3304      	adds	r3, #4
 800356a:	4618      	mov	r0, r3
 800356c:	f7fe fd4a 	bl	8002004 <uxListRemove>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d10b      	bne.n	800358e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003576:	4b31      	ldr	r3, [pc, #196]	@ (800363c <prvAddCurrentTaskToDelayedList+0xe8>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800357c:	2201      	movs	r2, #1
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	43da      	mvns	r2, r3
 8003584:	4b2e      	ldr	r3, [pc, #184]	@ (8003640 <prvAddCurrentTaskToDelayedList+0xec>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4013      	ands	r3, r2
 800358a:	4a2d      	ldr	r2, [pc, #180]	@ (8003640 <prvAddCurrentTaskToDelayedList+0xec>)
 800358c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003594:	d124      	bne.n	80035e0 <prvAddCurrentTaskToDelayedList+0x8c>
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d021      	beq.n	80035e0 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800359c:	4b29      	ldr	r3, [pc, #164]	@ (8003644 <prvAddCurrentTaskToDelayedList+0xf0>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	613b      	str	r3, [r7, #16]
 80035a2:	4b26      	ldr	r3, [pc, #152]	@ (800363c <prvAddCurrentTaskToDelayedList+0xe8>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	693a      	ldr	r2, [r7, #16]
 80035a8:	609a      	str	r2, [r3, #8]
 80035aa:	4b24      	ldr	r3, [pc, #144]	@ (800363c <prvAddCurrentTaskToDelayedList+0xe8>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	693a      	ldr	r2, [r7, #16]
 80035b0:	6892      	ldr	r2, [r2, #8]
 80035b2:	60da      	str	r2, [r3, #12]
 80035b4:	4b21      	ldr	r3, [pc, #132]	@ (800363c <prvAddCurrentTaskToDelayedList+0xe8>)
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	3204      	adds	r2, #4
 80035be:	605a      	str	r2, [r3, #4]
 80035c0:	4b1e      	ldr	r3, [pc, #120]	@ (800363c <prvAddCurrentTaskToDelayedList+0xe8>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	1d1a      	adds	r2, r3, #4
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	609a      	str	r2, [r3, #8]
 80035ca:	4b1c      	ldr	r3, [pc, #112]	@ (800363c <prvAddCurrentTaskToDelayedList+0xe8>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a1d      	ldr	r2, [pc, #116]	@ (8003644 <prvAddCurrentTaskToDelayedList+0xf0>)
 80035d0:	615a      	str	r2, [r3, #20]
 80035d2:	4b1c      	ldr	r3, [pc, #112]	@ (8003644 <prvAddCurrentTaskToDelayedList+0xf0>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	3301      	adds	r3, #1
 80035d8:	4a1a      	ldr	r2, [pc, #104]	@ (8003644 <prvAddCurrentTaskToDelayedList+0xf0>)
 80035da:	6013      	str	r3, [r2, #0]
 80035dc:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80035de:	e026      	b.n	800362e <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80035e0:	697a      	ldr	r2, [r7, #20]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4413      	add	r3, r2
 80035e6:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80035e8:	4b14      	ldr	r3, [pc, #80]	@ (800363c <prvAddCurrentTaskToDelayedList+0xe8>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68fa      	ldr	r2, [r7, #12]
 80035ee:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80035f0:	68fa      	ldr	r2, [r7, #12]
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d209      	bcs.n	800360c <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80035f8:	4b13      	ldr	r3, [pc, #76]	@ (8003648 <prvAddCurrentTaskToDelayedList+0xf4>)
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	4b0f      	ldr	r3, [pc, #60]	@ (800363c <prvAddCurrentTaskToDelayedList+0xe8>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	3304      	adds	r3, #4
 8003602:	4619      	mov	r1, r3
 8003604:	4610      	mov	r0, r2
 8003606:	f7fe fcc4 	bl	8001f92 <vListInsert>
}
 800360a:	e010      	b.n	800362e <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800360c:	4b0f      	ldr	r3, [pc, #60]	@ (800364c <prvAddCurrentTaskToDelayedList+0xf8>)
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	4b0a      	ldr	r3, [pc, #40]	@ (800363c <prvAddCurrentTaskToDelayedList+0xe8>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	3304      	adds	r3, #4
 8003616:	4619      	mov	r1, r3
 8003618:	4610      	mov	r0, r2
 800361a:	f7fe fcba 	bl	8001f92 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800361e:	4b0c      	ldr	r3, [pc, #48]	@ (8003650 <prvAddCurrentTaskToDelayedList+0xfc>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	68fa      	ldr	r2, [r7, #12]
 8003624:	429a      	cmp	r2, r3
 8003626:	d202      	bcs.n	800362e <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8003628:	4a09      	ldr	r2, [pc, #36]	@ (8003650 <prvAddCurrentTaskToDelayedList+0xfc>)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6013      	str	r3, [r2, #0]
}
 800362e:	bf00      	nop
 8003630:	3718      	adds	r7, #24
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	20000198 	.word	0x20000198
 800363c:	200000bc 	.word	0x200000bc
 8003640:	2000019c 	.word	0x2000019c
 8003644:	20000180 	.word	0x20000180
 8003648:	20000150 	.word	0x20000150
 800364c:	2000014c 	.word	0x2000014c
 8003650:	200001b4 	.word	0x200001b4

08003654 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800365a:	2300      	movs	r3, #0
 800365c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800365e:	f000 fa4f 	bl	8003b00 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003662:	4b12      	ldr	r3, [pc, #72]	@ (80036ac <xTimerCreateTimerTask+0x58>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d00b      	beq.n	8003682 <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 800366a:	4b11      	ldr	r3, [pc, #68]	@ (80036b0 <xTimerCreateTimerTask+0x5c>)
 800366c:	9301      	str	r3, [sp, #4]
 800366e:	2302      	movs	r3, #2
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	2300      	movs	r3, #0
 8003674:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003678:	490e      	ldr	r1, [pc, #56]	@ (80036b4 <xTimerCreateTimerTask+0x60>)
 800367a:	480f      	ldr	r0, [pc, #60]	@ (80036b8 <xTimerCreateTimerTask+0x64>)
 800367c:	f7ff f824 	bl	80026c8 <xTaskCreate>
 8003680:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d10b      	bne.n	80036a0 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 8003688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800368c:	f383 8811 	msr	BASEPRI, r3
 8003690:	f3bf 8f6f 	isb	sy
 8003694:	f3bf 8f4f 	dsb	sy
 8003698:	603b      	str	r3, [r7, #0]
    }
 800369a:	bf00      	nop
 800369c:	bf00      	nop
 800369e:	e7fd      	b.n	800369c <xTimerCreateTimerTask+0x48>
        return xReturn;
 80036a0:	687b      	ldr	r3, [r7, #4]
    }
 80036a2:	4618      	mov	r0, r3
 80036a4:	3708      	adds	r7, #8
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	200001f0 	.word	0x200001f0
 80036b0:	200001f4 	.word	0x200001f4
 80036b4:	080066a0 	.word	0x080066a0
 80036b8:	08003761 	.word	0x08003761

080036bc <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	60b9      	str	r1, [r7, #8]
 80036c6:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80036c8:	e008      	b.n	80036dc <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	68ba      	ldr	r2, [r7, #8]
 80036d0:	4413      	add	r3, r2
 80036d2:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6a1b      	ldr	r3, [r3, #32]
 80036d8:	68f8      	ldr	r0, [r7, #12]
 80036da:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	699a      	ldr	r2, [r3, #24]
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	18d1      	adds	r1, r2, r3
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	68f8      	ldr	r0, [r7, #12]
 80036ea:	f000 f8df 	bl	80038ac <prvInsertTimerInActiveList>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d1ea      	bne.n	80036ca <prvReloadTimer+0xe>
        }
    }
 80036f4:	bf00      	nop
 80036f6:	bf00      	nop
 80036f8:	3710      	adds	r7, #16
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
	...

08003700 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800370a:	4b14      	ldr	r3, [pc, #80]	@ (800375c <prvProcessExpiredTimer+0x5c>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	3304      	adds	r3, #4
 8003718:	4618      	mov	r0, r3
 800371a:	f7fe fc73 	bl	8002004 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003724:	f003 0304 	and.w	r3, r3, #4
 8003728:	2b00      	cmp	r3, #0
 800372a:	d005      	beq.n	8003738 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 800372c:	683a      	ldr	r2, [r7, #0]
 800372e:	6879      	ldr	r1, [r7, #4]
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f7ff ffc3 	bl	80036bc <prvReloadTimer>
 8003736:	e008      	b.n	800374a <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800373e:	f023 0301 	bic.w	r3, r3, #1
 8003742:	b2da      	uxtb	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6a1b      	ldr	r3, [r3, #32]
 800374e:	68f8      	ldr	r0, [r7, #12]
 8003750:	4798      	blx	r3
    }
 8003752:	bf00      	nop
 8003754:	3710      	adds	r7, #16
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	200001e8 	.word	0x200001e8

08003760 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003768:	f107 0308 	add.w	r3, r7, #8
 800376c:	4618      	mov	r0, r3
 800376e:	f000 f859 	bl	8003824 <prvGetNextExpireTime>
 8003772:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	4619      	mov	r1, r3
 8003778:	68f8      	ldr	r0, [r7, #12]
 800377a:	f000 f805 	bl	8003788 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800377e:	f000 f8d7 	bl	8003930 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003782:	bf00      	nop
 8003784:	e7f0      	b.n	8003768 <prvTimerTask+0x8>
	...

08003788 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003792:	f7ff f985 	bl	8002aa0 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003796:	f107 0308 	add.w	r3, r7, #8
 800379a:	4618      	mov	r0, r3
 800379c:	f000 f866 	bl	800386c <prvSampleTimeNow>
 80037a0:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d130      	bne.n	800380a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d10a      	bne.n	80037c4 <prvProcessTimerOrBlockTask+0x3c>
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d806      	bhi.n	80037c4 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80037b6:	f7ff f981 	bl	8002abc <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80037ba:	68f9      	ldr	r1, [r7, #12]
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f7ff ff9f 	bl	8003700 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80037c2:	e024      	b.n	800380e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d008      	beq.n	80037dc <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80037ca:	4b13      	ldr	r3, [pc, #76]	@ (8003818 <prvProcessTimerOrBlockTask+0x90>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d101      	bne.n	80037d8 <prvProcessTimerOrBlockTask+0x50>
 80037d4:	2301      	movs	r3, #1
 80037d6:	e000      	b.n	80037da <prvProcessTimerOrBlockTask+0x52>
 80037d8:	2300      	movs	r3, #0
 80037da:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80037dc:	4b0f      	ldr	r3, [pc, #60]	@ (800381c <prvProcessTimerOrBlockTask+0x94>)
 80037de:	6818      	ldr	r0, [r3, #0]
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	683a      	ldr	r2, [r7, #0]
 80037e8:	4619      	mov	r1, r3
 80037ea:	f7fe ff39 	bl	8002660 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80037ee:	f7ff f965 	bl	8002abc <xTaskResumeAll>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d10a      	bne.n	800380e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80037f8:	4b09      	ldr	r3, [pc, #36]	@ (8003820 <prvProcessTimerOrBlockTask+0x98>)
 80037fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037fe:	601a      	str	r2, [r3, #0]
 8003800:	f3bf 8f4f 	dsb	sy
 8003804:	f3bf 8f6f 	isb	sy
    }
 8003808:	e001      	b.n	800380e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800380a:	f7ff f957 	bl	8002abc <xTaskResumeAll>
    }
 800380e:	bf00      	nop
 8003810:	3710      	adds	r7, #16
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	200001ec 	.word	0x200001ec
 800381c:	200001f0 	.word	0x200001f0
 8003820:	e000ed04 	.word	0xe000ed04

08003824 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800382c:	4b0e      	ldr	r3, [pc, #56]	@ (8003868 <prvGetNextExpireTime+0x44>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <prvGetNextExpireTime+0x16>
 8003836:	2201      	movs	r2, #1
 8003838:	e000      	b.n	800383c <prvGetNextExpireTime+0x18>
 800383a:	2200      	movs	r2, #0
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d105      	bne.n	8003854 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003848:	4b07      	ldr	r3, [pc, #28]	@ (8003868 <prvGetNextExpireTime+0x44>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	e001      	b.n	8003858 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003854:	2300      	movs	r3, #0
 8003856:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003858:	68fb      	ldr	r3, [r7, #12]
    }
 800385a:	4618      	mov	r0, r3
 800385c:	3714      	adds	r7, #20
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	200001e8 	.word	0x200001e8

0800386c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003874:	f7ff fa22 	bl	8002cbc <xTaskGetTickCount>
 8003878:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800387a:	4b0b      	ldr	r3, [pc, #44]	@ (80038a8 <prvSampleTimeNow+0x3c>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	429a      	cmp	r2, r3
 8003882:	d205      	bcs.n	8003890 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003884:	f000 f916 	bl	8003ab4 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	601a      	str	r2, [r3, #0]
 800388e:	e002      	b.n	8003896 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003896:	4a04      	ldr	r2, [pc, #16]	@ (80038a8 <prvSampleTimeNow+0x3c>)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800389c:	68fb      	ldr	r3, [r7, #12]
    }
 800389e:	4618      	mov	r0, r3
 80038a0:	3710      	adds	r7, #16
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	200001f8 	.word	0x200001f8

080038ac <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]
 80038b8:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80038ba:	2300      	movs	r3, #0
 80038bc:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	68ba      	ldr	r2, [r7, #8]
 80038c2:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	68fa      	ldr	r2, [r7, #12]
 80038c8:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80038ca:	68ba      	ldr	r2, [r7, #8]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d812      	bhi.n	80038f8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	1ad2      	subs	r2, r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	699b      	ldr	r3, [r3, #24]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d302      	bcc.n	80038e6 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80038e0:	2301      	movs	r3, #1
 80038e2:	617b      	str	r3, [r7, #20]
 80038e4:	e01b      	b.n	800391e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80038e6:	4b10      	ldr	r3, [pc, #64]	@ (8003928 <prvInsertTimerInActiveList+0x7c>)
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	3304      	adds	r3, #4
 80038ee:	4619      	mov	r1, r3
 80038f0:	4610      	mov	r0, r2
 80038f2:	f7fe fb4e 	bl	8001f92 <vListInsert>
 80038f6:	e012      	b.n	800391e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d206      	bcs.n	800390e <prvInsertTimerInActiveList+0x62>
 8003900:	68ba      	ldr	r2, [r7, #8]
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	429a      	cmp	r2, r3
 8003906:	d302      	bcc.n	800390e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003908:	2301      	movs	r3, #1
 800390a:	617b      	str	r3, [r7, #20]
 800390c:	e007      	b.n	800391e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800390e:	4b07      	ldr	r3, [pc, #28]	@ (800392c <prvInsertTimerInActiveList+0x80>)
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	3304      	adds	r3, #4
 8003916:	4619      	mov	r1, r3
 8003918:	4610      	mov	r0, r2
 800391a:	f7fe fb3a 	bl	8001f92 <vListInsert>
            }
        }

        return xProcessTimerNow;
 800391e:	697b      	ldr	r3, [r7, #20]
    }
 8003920:	4618      	mov	r0, r3
 8003922:	3718      	adds	r7, #24
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}
 8003928:	200001ec 	.word	0x200001ec
 800392c:	200001e8 	.word	0x200001e8

08003930 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003930:	b580      	push	{r7, lr}
 8003932:	b088      	sub	sp, #32
 8003934:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003936:	e0a9      	b.n	8003a8c <prvProcessReceivedCommands+0x15c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	2b00      	cmp	r3, #0
 800393c:	f2c0 80a6 	blt.w	8003a8c <prvProcessReceivedCommands+0x15c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d004      	beq.n	8003956 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	3304      	adds	r3, #4
 8003950:	4618      	mov	r0, r3
 8003952:	f7fe fb57 	bl	8002004 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003956:	1d3b      	adds	r3, r7, #4
 8003958:	4618      	mov	r0, r3
 800395a:	f7ff ff87 	bl	800386c <prvSampleTimeNow>
 800395e:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	3b01      	subs	r3, #1
 8003964:	2b08      	cmp	r3, #8
 8003966:	f200 808e 	bhi.w	8003a86 <prvProcessReceivedCommands+0x156>
 800396a:	a201      	add	r2, pc, #4	@ (adr r2, 8003970 <prvProcessReceivedCommands+0x40>)
 800396c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003970:	08003995 	.word	0x08003995
 8003974:	08003995 	.word	0x08003995
 8003978:	080039fd 	.word	0x080039fd
 800397c:	08003a11 	.word	0x08003a11
 8003980:	08003a5d 	.word	0x08003a5d
 8003984:	08003995 	.word	0x08003995
 8003988:	08003995 	.word	0x08003995
 800398c:	080039fd 	.word	0x080039fd
 8003990:	08003a11 	.word	0x08003a11
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800399a:	f043 0301 	orr.w	r3, r3, #1
 800399e:	b2da      	uxtb	r2, r3
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	18d1      	adds	r1, r2, r3
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	69ba      	ldr	r2, [r7, #24]
 80039b2:	69f8      	ldr	r0, [r7, #28]
 80039b4:	f7ff ff7a 	bl	80038ac <prvInsertTimerInActiveList>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d065      	beq.n	8003a8a <prvProcessReceivedCommands+0x15a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80039c4:	f003 0304 	and.w	r3, r3, #4
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d009      	beq.n	80039e0 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80039cc:	68fa      	ldr	r2, [r7, #12]
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	699b      	ldr	r3, [r3, #24]
 80039d2:	4413      	add	r3, r2
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	4619      	mov	r1, r3
 80039d8:	69f8      	ldr	r0, [r7, #28]
 80039da:	f7ff fe6f 	bl	80036bc <prvReloadTimer>
 80039de:	e008      	b.n	80039f2 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80039e6:	f023 0301 	bic.w	r3, r3, #1
 80039ea:	b2da      	uxtb	r2, r3
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	6a1b      	ldr	r3, [r3, #32]
 80039f6:	69f8      	ldr	r0, [r7, #28]
 80039f8:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80039fa:	e046      	b.n	8003a8a <prvProcessReceivedCommands+0x15a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003a02:	f023 0301 	bic.w	r3, r3, #1
 8003a06:	b2da      	uxtb	r2, r3
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8003a0e:	e03d      	b.n	8003a8c <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003a16:	f043 0301 	orr.w	r3, r3, #1
 8003a1a:	b2da      	uxtb	r2, r3
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003a22:	68fa      	ldr	r2, [r7, #12]
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	699b      	ldr	r3, [r3, #24]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d10b      	bne.n	8003a48 <prvProcessReceivedCommands+0x118>
        __asm volatile
 8003a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a34:	f383 8811 	msr	BASEPRI, r3
 8003a38:	f3bf 8f6f 	isb	sy
 8003a3c:	f3bf 8f4f 	dsb	sy
 8003a40:	617b      	str	r3, [r7, #20]
    }
 8003a42:	bf00      	nop
 8003a44:	bf00      	nop
 8003a46:	e7fd      	b.n	8003a44 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	699a      	ldr	r2, [r3, #24]
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	18d1      	adds	r1, r2, r3
 8003a50:	69bb      	ldr	r3, [r7, #24]
 8003a52:	69ba      	ldr	r2, [r7, #24]
 8003a54:	69f8      	ldr	r0, [r7, #28]
 8003a56:	f7ff ff29 	bl	80038ac <prvInsertTimerInActiveList>
                        break;
 8003a5a:	e017      	b.n	8003a8c <prvProcessReceivedCommands+0x15c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003a62:	f003 0302 	and.w	r3, r3, #2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d103      	bne.n	8003a72 <prvProcessReceivedCommands+0x142>
                            {
                                vPortFree( pxTimer );
 8003a6a:	69f8      	ldr	r0, [r7, #28]
 8003a6c:	f000 fc1c 	bl	80042a8 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003a70:	e00c      	b.n	8003a8c <prvProcessReceivedCommands+0x15c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003a78:	f023 0301 	bic.w	r3, r3, #1
 8003a7c:	b2da      	uxtb	r2, r3
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8003a84:	e002      	b.n	8003a8c <prvProcessReceivedCommands+0x15c>

                    default:
                        /* Don't expect to get here. */
                        break;
 8003a86:	bf00      	nop
 8003a88:	e000      	b.n	8003a8c <prvProcessReceivedCommands+0x15c>
                        break;
 8003a8a:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003a8c:	4b08      	ldr	r3, [pc, #32]	@ (8003ab0 <prvProcessReceivedCommands+0x180>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f107 0108 	add.w	r1, r7, #8
 8003a94:	2200      	movs	r2, #0
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7fe fbe8 	bl	800226c <xQueueReceive>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f47f af4a 	bne.w	8003938 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8003aa4:	bf00      	nop
 8003aa6:	bf00      	nop
 8003aa8:	3720      	adds	r7, #32
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	200001f0 	.word	0x200001f0

08003ab4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003aba:	e009      	b.n	8003ad0 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003abc:	4b0e      	ldr	r3, [pc, #56]	@ (8003af8 <prvSwitchTimerLists+0x44>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8003ac6:	f04f 31ff 	mov.w	r1, #4294967295
 8003aca:	6838      	ldr	r0, [r7, #0]
 8003acc:	f7ff fe18 	bl	8003700 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003ad0:	4b09      	ldr	r3, [pc, #36]	@ (8003af8 <prvSwitchTimerLists+0x44>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d1f0      	bne.n	8003abc <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8003ada:	4b07      	ldr	r3, [pc, #28]	@ (8003af8 <prvSwitchTimerLists+0x44>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8003ae0:	4b06      	ldr	r3, [pc, #24]	@ (8003afc <prvSwitchTimerLists+0x48>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a04      	ldr	r2, [pc, #16]	@ (8003af8 <prvSwitchTimerLists+0x44>)
 8003ae6:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003ae8:	4a04      	ldr	r2, [pc, #16]	@ (8003afc <prvSwitchTimerLists+0x48>)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6013      	str	r3, [r2, #0]
    }
 8003aee:	bf00      	nop
 8003af0:	3708      	adds	r7, #8
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	200001e8 	.word	0x200001e8
 8003afc:	200001ec 	.word	0x200001ec

08003b00 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003b00:	b580      	push	{r7, lr}
 8003b02:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003b04:	f000 f9e2 	bl	8003ecc <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003b08:	4b12      	ldr	r3, [pc, #72]	@ (8003b54 <prvCheckForValidListAndQueue+0x54>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d11d      	bne.n	8003b4c <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003b10:	4811      	ldr	r0, [pc, #68]	@ (8003b58 <prvCheckForValidListAndQueue+0x58>)
 8003b12:	f7fe fa11 	bl	8001f38 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003b16:	4811      	ldr	r0, [pc, #68]	@ (8003b5c <prvCheckForValidListAndQueue+0x5c>)
 8003b18:	f7fe fa0e 	bl	8001f38 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003b1c:	4b10      	ldr	r3, [pc, #64]	@ (8003b60 <prvCheckForValidListAndQueue+0x60>)
 8003b1e:	4a0e      	ldr	r2, [pc, #56]	@ (8003b58 <prvCheckForValidListAndQueue+0x58>)
 8003b20:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003b22:	4b10      	ldr	r3, [pc, #64]	@ (8003b64 <prvCheckForValidListAndQueue+0x64>)
 8003b24:	4a0d      	ldr	r2, [pc, #52]	@ (8003b5c <prvCheckForValidListAndQueue+0x5c>)
 8003b26:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003b28:	2200      	movs	r2, #0
 8003b2a:	210c      	movs	r1, #12
 8003b2c:	200a      	movs	r0, #10
 8003b2e:	f7fe fb25 	bl	800217c <xQueueGenericCreate>
 8003b32:	4603      	mov	r3, r0
 8003b34:	4a07      	ldr	r2, [pc, #28]	@ (8003b54 <prvCheckForValidListAndQueue+0x54>)
 8003b36:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8003b38:	4b06      	ldr	r3, [pc, #24]	@ (8003b54 <prvCheckForValidListAndQueue+0x54>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d005      	beq.n	8003b4c <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003b40:	4b04      	ldr	r3, [pc, #16]	@ (8003b54 <prvCheckForValidListAndQueue+0x54>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4908      	ldr	r1, [pc, #32]	@ (8003b68 <prvCheckForValidListAndQueue+0x68>)
 8003b46:	4618      	mov	r0, r3
 8003b48:	f7fe fd32 	bl	80025b0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003b4c:	f000 f9f0 	bl	8003f30 <vPortExitCritical>
    }
 8003b50:	bf00      	nop
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	200001f0 	.word	0x200001f0
 8003b58:	200001c0 	.word	0x200001c0
 8003b5c:	200001d4 	.word	0x200001d4
 8003b60:	200001e8 	.word	0x200001e8
 8003b64:	200001ec 	.word	0x200001ec
 8003b68:	080066a8 	.word	0x080066a8

08003b6c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b085      	sub	sp, #20
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	3b04      	subs	r3, #4
 8003b7c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003b84:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	3b04      	subs	r3, #4
 8003b8a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	f023 0201 	bic.w	r2, r3, #1
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	3b04      	subs	r3, #4
 8003b9a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003b9c:	4a0c      	ldr	r2, [pc, #48]	@ (8003bd0 <pxPortInitialiseStack+0x64>)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	3b14      	subs	r3, #20
 8003ba6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	3b04      	subs	r3, #4
 8003bb2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f06f 0202 	mvn.w	r2, #2
 8003bba:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	3b20      	subs	r3, #32
 8003bc0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3714      	adds	r7, #20
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr
 8003bd0:	08003bd5 	.word	0x08003bd5

08003bd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b085      	sub	sp, #20
 8003bd8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003bde:	4b13      	ldr	r3, [pc, #76]	@ (8003c2c <prvTaskExitError+0x58>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003be6:	d00b      	beq.n	8003c00 <prvTaskExitError+0x2c>
        __asm volatile
 8003be8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bec:	f383 8811 	msr	BASEPRI, r3
 8003bf0:	f3bf 8f6f 	isb	sy
 8003bf4:	f3bf 8f4f 	dsb	sy
 8003bf8:	60fb      	str	r3, [r7, #12]
    }
 8003bfa:	bf00      	nop
 8003bfc:	bf00      	nop
 8003bfe:	e7fd      	b.n	8003bfc <prvTaskExitError+0x28>
        __asm volatile
 8003c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c04:	f383 8811 	msr	BASEPRI, r3
 8003c08:	f3bf 8f6f 	isb	sy
 8003c0c:	f3bf 8f4f 	dsb	sy
 8003c10:	60bb      	str	r3, [r7, #8]
    }
 8003c12:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003c14:	bf00      	nop
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d0fc      	beq.n	8003c16 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003c1c:	bf00      	nop
 8003c1e:	bf00      	nop
 8003c20:	3714      	adds	r7, #20
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	20000010 	.word	0x20000010

08003c30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003c30:	4b07      	ldr	r3, [pc, #28]	@ (8003c50 <pxCurrentTCBConst2>)
 8003c32:	6819      	ldr	r1, [r3, #0]
 8003c34:	6808      	ldr	r0, [r1, #0]
 8003c36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c3a:	f380 8809 	msr	PSP, r0
 8003c3e:	f3bf 8f6f 	isb	sy
 8003c42:	f04f 0000 	mov.w	r0, #0
 8003c46:	f380 8811 	msr	BASEPRI, r0
 8003c4a:	4770      	bx	lr
 8003c4c:	f3af 8000 	nop.w

08003c50 <pxCurrentTCBConst2>:
 8003c50:	200000bc 	.word	0x200000bc
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003c54:	bf00      	nop
 8003c56:	bf00      	nop

08003c58 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003c58:	4808      	ldr	r0, [pc, #32]	@ (8003c7c <prvPortStartFirstTask+0x24>)
 8003c5a:	6800      	ldr	r0, [r0, #0]
 8003c5c:	6800      	ldr	r0, [r0, #0]
 8003c5e:	f380 8808 	msr	MSP, r0
 8003c62:	f04f 0000 	mov.w	r0, #0
 8003c66:	f380 8814 	msr	CONTROL, r0
 8003c6a:	b662      	cpsie	i
 8003c6c:	b661      	cpsie	f
 8003c6e:	f3bf 8f4f 	dsb	sy
 8003c72:	f3bf 8f6f 	isb	sy
 8003c76:	df00      	svc	0
 8003c78:	bf00      	nop
 8003c7a:	0000      	.short	0x0000
 8003c7c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003c80:	bf00      	nop
 8003c82:	bf00      	nop

08003c84 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b086      	sub	sp, #24
 8003c88:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003c8a:	4b47      	ldr	r3, [pc, #284]	@ (8003da8 <xPortStartScheduler+0x124>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a47      	ldr	r2, [pc, #284]	@ (8003dac <xPortStartScheduler+0x128>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d10b      	bne.n	8003cac <xPortStartScheduler+0x28>
        __asm volatile
 8003c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c98:	f383 8811 	msr	BASEPRI, r3
 8003c9c:	f3bf 8f6f 	isb	sy
 8003ca0:	f3bf 8f4f 	dsb	sy
 8003ca4:	613b      	str	r3, [r7, #16]
    }
 8003ca6:	bf00      	nop
 8003ca8:	bf00      	nop
 8003caa:	e7fd      	b.n	8003ca8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003cac:	4b3e      	ldr	r3, [pc, #248]	@ (8003da8 <xPortStartScheduler+0x124>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a3f      	ldr	r2, [pc, #252]	@ (8003db0 <xPortStartScheduler+0x12c>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d10b      	bne.n	8003cce <xPortStartScheduler+0x4a>
        __asm volatile
 8003cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cba:	f383 8811 	msr	BASEPRI, r3
 8003cbe:	f3bf 8f6f 	isb	sy
 8003cc2:	f3bf 8f4f 	dsb	sy
 8003cc6:	60fb      	str	r3, [r7, #12]
    }
 8003cc8:	bf00      	nop
 8003cca:	bf00      	nop
 8003ccc:	e7fd      	b.n	8003cca <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003cce:	4b39      	ldr	r3, [pc, #228]	@ (8003db4 <xPortStartScheduler+0x130>)
 8003cd0:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	22ff      	movs	r2, #255	@ 0xff
 8003cde:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003ce8:	78fb      	ldrb	r3, [r7, #3]
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003cf0:	b2da      	uxtb	r2, r3
 8003cf2:	4b31      	ldr	r3, [pc, #196]	@ (8003db8 <xPortStartScheduler+0x134>)
 8003cf4:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003cf6:	4b31      	ldr	r3, [pc, #196]	@ (8003dbc <xPortStartScheduler+0x138>)
 8003cf8:	2207      	movs	r2, #7
 8003cfa:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003cfc:	e009      	b.n	8003d12 <xPortStartScheduler+0x8e>
        {
            ulMaxPRIGROUPValue--;
 8003cfe:	4b2f      	ldr	r3, [pc, #188]	@ (8003dbc <xPortStartScheduler+0x138>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	3b01      	subs	r3, #1
 8003d04:	4a2d      	ldr	r2, [pc, #180]	@ (8003dbc <xPortStartScheduler+0x138>)
 8003d06:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003d08:	78fb      	ldrb	r3, [r7, #3]
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	005b      	lsls	r3, r3, #1
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d12:	78fb      	ldrb	r3, [r7, #3]
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d1a:	2b80      	cmp	r3, #128	@ 0x80
 8003d1c:	d0ef      	beq.n	8003cfe <xPortStartScheduler+0x7a>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003d1e:	4b27      	ldr	r3, [pc, #156]	@ (8003dbc <xPortStartScheduler+0x138>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f1c3 0307 	rsb	r3, r3, #7
 8003d26:	2b04      	cmp	r3, #4
 8003d28:	d00b      	beq.n	8003d42 <xPortStartScheduler+0xbe>
        __asm volatile
 8003d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d2e:	f383 8811 	msr	BASEPRI, r3
 8003d32:	f3bf 8f6f 	isb	sy
 8003d36:	f3bf 8f4f 	dsb	sy
 8003d3a:	60bb      	str	r3, [r7, #8]
    }
 8003d3c:	bf00      	nop
 8003d3e:	bf00      	nop
 8003d40:	e7fd      	b.n	8003d3e <xPortStartScheduler+0xba>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003d42:	4b1e      	ldr	r3, [pc, #120]	@ (8003dbc <xPortStartScheduler+0x138>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	021b      	lsls	r3, r3, #8
 8003d48:	4a1c      	ldr	r2, [pc, #112]	@ (8003dbc <xPortStartScheduler+0x138>)
 8003d4a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003d4c:	4b1b      	ldr	r3, [pc, #108]	@ (8003dbc <xPortStartScheduler+0x138>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003d54:	4a19      	ldr	r2, [pc, #100]	@ (8003dbc <xPortStartScheduler+0x138>)
 8003d56:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	b2da      	uxtb	r2, r3
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003d60:	4b17      	ldr	r3, [pc, #92]	@ (8003dc0 <xPortStartScheduler+0x13c>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a16      	ldr	r2, [pc, #88]	@ (8003dc0 <xPortStartScheduler+0x13c>)
 8003d66:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003d6a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003d6c:	4b14      	ldr	r3, [pc, #80]	@ (8003dc0 <xPortStartScheduler+0x13c>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a13      	ldr	r2, [pc, #76]	@ (8003dc0 <xPortStartScheduler+0x13c>)
 8003d72:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003d76:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003d78:	f000 f968 	bl	800404c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003d7c:	4b11      	ldr	r3, [pc, #68]	@ (8003dc4 <xPortStartScheduler+0x140>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8003d82:	f000 f987 	bl	8004094 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003d86:	4b10      	ldr	r3, [pc, #64]	@ (8003dc8 <xPortStartScheduler+0x144>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a0f      	ldr	r2, [pc, #60]	@ (8003dc8 <xPortStartScheduler+0x144>)
 8003d8c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003d90:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8003d92:	f7ff ff61 	bl	8003c58 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003d96:	f7ff f8cf 	bl	8002f38 <vTaskSwitchContext>
    prvTaskExitError();
 8003d9a:	f7ff ff1b 	bl	8003bd4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003d9e:	2300      	movs	r3, #0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3718      	adds	r7, #24
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	e000ed00 	.word	0xe000ed00
 8003dac:	410fc271 	.word	0x410fc271
 8003db0:	410fc270 	.word	0x410fc270
 8003db4:	e000e400 	.word	0xe000e400
 8003db8:	200001fc 	.word	0x200001fc
 8003dbc:	20000200 	.word	0x20000200
 8003dc0:	e000ed20 	.word	0xe000ed20
 8003dc4:	20000010 	.word	0x20000010
 8003dc8:	e000ef34 	.word	0xe000ef34

08003dcc <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b087      	sub	sp, #28
 8003dd0:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003dd2:	4b38      	ldr	r3, [pc, #224]	@ (8003eb4 <vInitPrioGroupValue+0xe8>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a38      	ldr	r2, [pc, #224]	@ (8003eb8 <vInitPrioGroupValue+0xec>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d10b      	bne.n	8003df4 <vInitPrioGroupValue+0x28>
        __asm volatile
 8003ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003de0:	f383 8811 	msr	BASEPRI, r3
 8003de4:	f3bf 8f6f 	isb	sy
 8003de8:	f3bf 8f4f 	dsb	sy
 8003dec:	613b      	str	r3, [r7, #16]
    }
 8003dee:	bf00      	nop
 8003df0:	bf00      	nop
 8003df2:	e7fd      	b.n	8003df0 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003df4:	4b2f      	ldr	r3, [pc, #188]	@ (8003eb4 <vInitPrioGroupValue+0xe8>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a30      	ldr	r2, [pc, #192]	@ (8003ebc <vInitPrioGroupValue+0xf0>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d10b      	bne.n	8003e16 <vInitPrioGroupValue+0x4a>
        __asm volatile
 8003dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e02:	f383 8811 	msr	BASEPRI, r3
 8003e06:	f3bf 8f6f 	isb	sy
 8003e0a:	f3bf 8f4f 	dsb	sy
 8003e0e:	60fb      	str	r3, [r7, #12]
    }
 8003e10:	bf00      	nop
 8003e12:	bf00      	nop
 8003e14:	e7fd      	b.n	8003e12 <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003e16:	4b2a      	ldr	r3, [pc, #168]	@ (8003ec0 <vInitPrioGroupValue+0xf4>)
 8003e18:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	22ff      	movs	r2, #255	@ 0xff
 8003e26:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003e30:	78fb      	ldrb	r3, [r7, #3]
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003e38:	b2da      	uxtb	r2, r3
 8003e3a:	4b22      	ldr	r3, [pc, #136]	@ (8003ec4 <vInitPrioGroupValue+0xf8>)
 8003e3c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003e3e:	4b22      	ldr	r3, [pc, #136]	@ (8003ec8 <vInitPrioGroupValue+0xfc>)
 8003e40:	2207      	movs	r2, #7
 8003e42:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003e44:	e009      	b.n	8003e5a <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8003e46:	4b20      	ldr	r3, [pc, #128]	@ (8003ec8 <vInitPrioGroupValue+0xfc>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	3b01      	subs	r3, #1
 8003e4c:	4a1e      	ldr	r2, [pc, #120]	@ (8003ec8 <vInitPrioGroupValue+0xfc>)
 8003e4e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003e50:	78fb      	ldrb	r3, [r7, #3]
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	005b      	lsls	r3, r3, #1
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003e5a:	78fb      	ldrb	r3, [r7, #3]
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e62:	2b80      	cmp	r3, #128	@ 0x80
 8003e64:	d0ef      	beq.n	8003e46 <vInitPrioGroupValue+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003e66:	4b18      	ldr	r3, [pc, #96]	@ (8003ec8 <vInitPrioGroupValue+0xfc>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f1c3 0307 	rsb	r3, r3, #7
 8003e6e:	2b04      	cmp	r3, #4
 8003e70:	d00b      	beq.n	8003e8a <vInitPrioGroupValue+0xbe>
        __asm volatile
 8003e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e76:	f383 8811 	msr	BASEPRI, r3
 8003e7a:	f3bf 8f6f 	isb	sy
 8003e7e:	f3bf 8f4f 	dsb	sy
 8003e82:	60bb      	str	r3, [r7, #8]
    }
 8003e84:	bf00      	nop
 8003e86:	bf00      	nop
 8003e88:	e7fd      	b.n	8003e86 <vInitPrioGroupValue+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8003ec8 <vInitPrioGroupValue+0xfc>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	021b      	lsls	r3, r3, #8
 8003e90:	4a0d      	ldr	r2, [pc, #52]	@ (8003ec8 <vInitPrioGroupValue+0xfc>)
 8003e92:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003e94:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec8 <vInitPrioGroupValue+0xfc>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8003ec8 <vInitPrioGroupValue+0xfc>)
 8003e9e:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	b2da      	uxtb	r2, r3
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8003ea8:	bf00      	nop
 8003eaa:	371c      	adds	r7, #28
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr
 8003eb4:	e000ed00 	.word	0xe000ed00
 8003eb8:	410fc271 	.word	0x410fc271
 8003ebc:	410fc270 	.word	0x410fc270
 8003ec0:	e000e400 	.word	0xe000e400
 8003ec4:	200001fc 	.word	0x200001fc
 8003ec8:	20000200 	.word	0x20000200

08003ecc <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
        __asm volatile
 8003ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ed6:	f383 8811 	msr	BASEPRI, r3
 8003eda:	f3bf 8f6f 	isb	sy
 8003ede:	f3bf 8f4f 	dsb	sy
 8003ee2:	607b      	str	r3, [r7, #4]
    }
 8003ee4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003ee6:	4b10      	ldr	r3, [pc, #64]	@ (8003f28 <vPortEnterCritical+0x5c>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	3301      	adds	r3, #1
 8003eec:	4a0e      	ldr	r2, [pc, #56]	@ (8003f28 <vPortEnterCritical+0x5c>)
 8003eee:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003ef0:	4b0d      	ldr	r3, [pc, #52]	@ (8003f28 <vPortEnterCritical+0x5c>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d110      	bne.n	8003f1a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8003f2c <vPortEnterCritical+0x60>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00b      	beq.n	8003f1a <vPortEnterCritical+0x4e>
        __asm volatile
 8003f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f06:	f383 8811 	msr	BASEPRI, r3
 8003f0a:	f3bf 8f6f 	isb	sy
 8003f0e:	f3bf 8f4f 	dsb	sy
 8003f12:	603b      	str	r3, [r7, #0]
    }
 8003f14:	bf00      	nop
 8003f16:	bf00      	nop
 8003f18:	e7fd      	b.n	8003f16 <vPortEnterCritical+0x4a>
    }
}
 8003f1a:	bf00      	nop
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
 8003f26:	bf00      	nop
 8003f28:	20000010 	.word	0x20000010
 8003f2c:	e000ed04 	.word	0xe000ed04

08003f30 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003f30:	b480      	push	{r7}
 8003f32:	b083      	sub	sp, #12
 8003f34:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8003f36:	4b12      	ldr	r3, [pc, #72]	@ (8003f80 <vPortExitCritical+0x50>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10b      	bne.n	8003f56 <vPortExitCritical+0x26>
        __asm volatile
 8003f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f42:	f383 8811 	msr	BASEPRI, r3
 8003f46:	f3bf 8f6f 	isb	sy
 8003f4a:	f3bf 8f4f 	dsb	sy
 8003f4e:	607b      	str	r3, [r7, #4]
    }
 8003f50:	bf00      	nop
 8003f52:	bf00      	nop
 8003f54:	e7fd      	b.n	8003f52 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003f56:	4b0a      	ldr	r3, [pc, #40]	@ (8003f80 <vPortExitCritical+0x50>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	4a08      	ldr	r2, [pc, #32]	@ (8003f80 <vPortExitCritical+0x50>)
 8003f5e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003f60:	4b07      	ldr	r3, [pc, #28]	@ (8003f80 <vPortExitCritical+0x50>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d105      	bne.n	8003f74 <vPortExitCritical+0x44>
 8003f68:	2300      	movs	r3, #0
 8003f6a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003f72:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003f74:	bf00      	nop
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr
 8003f80:	20000010 	.word	0x20000010
	...

08003f90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003f90:	f3ef 8009 	mrs	r0, PSP
 8003f94:	f3bf 8f6f 	isb	sy
 8003f98:	4b15      	ldr	r3, [pc, #84]	@ (8003ff0 <pxCurrentTCBConst>)
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	f01e 0f10 	tst.w	lr, #16
 8003fa0:	bf08      	it	eq
 8003fa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003fa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003faa:	6010      	str	r0, [r2, #0]
 8003fac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003fb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003fb4:	f380 8811 	msr	BASEPRI, r0
 8003fb8:	f3bf 8f4f 	dsb	sy
 8003fbc:	f3bf 8f6f 	isb	sy
 8003fc0:	f7fe ffba 	bl	8002f38 <vTaskSwitchContext>
 8003fc4:	f04f 0000 	mov.w	r0, #0
 8003fc8:	f380 8811 	msr	BASEPRI, r0
 8003fcc:	bc09      	pop	{r0, r3}
 8003fce:	6819      	ldr	r1, [r3, #0]
 8003fd0:	6808      	ldr	r0, [r1, #0]
 8003fd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fd6:	f01e 0f10 	tst.w	lr, #16
 8003fda:	bf08      	it	eq
 8003fdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003fe0:	f380 8809 	msr	PSP, r0
 8003fe4:	f3bf 8f6f 	isb	sy
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	f3af 8000 	nop.w

08003ff0 <pxCurrentTCBConst>:
 8003ff0:	200000bc 	.word	0x200000bc
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003ff4:	bf00      	nop
 8003ff6:	bf00      	nop

08003ff8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
        __asm volatile
 8003ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004002:	f383 8811 	msr	BASEPRI, r3
 8004006:	f3bf 8f6f 	isb	sy
 800400a:	f3bf 8f4f 	dsb	sy
 800400e:	607b      	str	r3, [r7, #4]
    }
 8004010:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8004012:	f001 fffd 	bl	8006010 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004016:	f7fe fe73 	bl	8002d00 <xTaskIncrementTick>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d006      	beq.n	800402e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8004020:	f002 f854 	bl	80060cc <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004024:	4b08      	ldr	r3, [pc, #32]	@ (8004048 <SysTick_Handler+0x50>)
 8004026:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800402a:	601a      	str	r2, [r3, #0]
 800402c:	e001      	b.n	8004032 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800402e:	f002 f831 	bl	8006094 <SEGGER_SYSVIEW_RecordExitISR>
 8004032:	2300      	movs	r3, #0
 8004034:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	f383 8811 	msr	BASEPRI, r3
    }
 800403c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800403e:	bf00      	nop
 8004040:	3708      	adds	r7, #8
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	e000ed04 	.word	0xe000ed04

0800404c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800404c:	b480      	push	{r7}
 800404e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004050:	4b0b      	ldr	r3, [pc, #44]	@ (8004080 <vPortSetupTimerInterrupt+0x34>)
 8004052:	2200      	movs	r2, #0
 8004054:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004056:	4b0b      	ldr	r3, [pc, #44]	@ (8004084 <vPortSetupTimerInterrupt+0x38>)
 8004058:	2200      	movs	r2, #0
 800405a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800405c:	4b0a      	ldr	r3, [pc, #40]	@ (8004088 <vPortSetupTimerInterrupt+0x3c>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a0a      	ldr	r2, [pc, #40]	@ (800408c <vPortSetupTimerInterrupt+0x40>)
 8004062:	fba2 2303 	umull	r2, r3, r2, r3
 8004066:	099b      	lsrs	r3, r3, #6
 8004068:	4a09      	ldr	r2, [pc, #36]	@ (8004090 <vPortSetupTimerInterrupt+0x44>)
 800406a:	3b01      	subs	r3, #1
 800406c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800406e:	4b04      	ldr	r3, [pc, #16]	@ (8004080 <vPortSetupTimerInterrupt+0x34>)
 8004070:	2207      	movs	r2, #7
 8004072:	601a      	str	r2, [r3, #0]
}
 8004074:	bf00      	nop
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	e000e010 	.word	0xe000e010
 8004084:	e000e018 	.word	0xe000e018
 8004088:	20000000 	.word	0x20000000
 800408c:	10624dd3 	.word	0x10624dd3
 8004090:	e000e014 	.word	0xe000e014

08004094 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004094:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80040a4 <vPortEnableVFP+0x10>
 8004098:	6801      	ldr	r1, [r0, #0]
 800409a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800409e:	6001      	str	r1, [r0, #0]
 80040a0:	4770      	bx	lr
 80040a2:	0000      	.short	0x0000
 80040a4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80040a8:	bf00      	nop
 80040aa:	bf00      	nop

080040ac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80040ac:	b480      	push	{r7}
 80040ae:	b085      	sub	sp, #20
 80040b0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80040b2:	f3ef 8305 	mrs	r3, IPSR
 80040b6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2b0f      	cmp	r3, #15
 80040bc:	d915      	bls.n	80040ea <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80040be:	4a18      	ldr	r2, [pc, #96]	@ (8004120 <vPortValidateInterruptPriority+0x74>)
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	4413      	add	r3, r2
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80040c8:	4b16      	ldr	r3, [pc, #88]	@ (8004124 <vPortValidateInterruptPriority+0x78>)
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	7afa      	ldrb	r2, [r7, #11]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d20b      	bcs.n	80040ea <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 80040d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040d6:	f383 8811 	msr	BASEPRI, r3
 80040da:	f3bf 8f6f 	isb	sy
 80040de:	f3bf 8f4f 	dsb	sy
 80040e2:	607b      	str	r3, [r7, #4]
    }
 80040e4:	bf00      	nop
 80040e6:	bf00      	nop
 80040e8:	e7fd      	b.n	80040e6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80040ea:	4b0f      	ldr	r3, [pc, #60]	@ (8004128 <vPortValidateInterruptPriority+0x7c>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80040f2:	4b0e      	ldr	r3, [pc, #56]	@ (800412c <vPortValidateInterruptPriority+0x80>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d90b      	bls.n	8004112 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 80040fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040fe:	f383 8811 	msr	BASEPRI, r3
 8004102:	f3bf 8f6f 	isb	sy
 8004106:	f3bf 8f4f 	dsb	sy
 800410a:	603b      	str	r3, [r7, #0]
    }
 800410c:	bf00      	nop
 800410e:	bf00      	nop
 8004110:	e7fd      	b.n	800410e <vPortValidateInterruptPriority+0x62>
    }
 8004112:	bf00      	nop
 8004114:	3714      	adds	r7, #20
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	e000e3f0 	.word	0xe000e3f0
 8004124:	200001fc 	.word	0x200001fc
 8004128:	e000ed0c 	.word	0xe000ed0c
 800412c:	20000200 	.word	0x20000200

08004130 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b08a      	sub	sp, #40	@ 0x28
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8004138:	2300      	movs	r3, #0
 800413a:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 800413c:	f7fe fcb0 	bl	8002aa0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8004140:	4b54      	ldr	r3, [pc, #336]	@ (8004294 <pvPortMalloc+0x164>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d101      	bne.n	800414c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004148:	f000 f90c 	bl	8004364 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d012      	beq.n	8004178 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8004152:	2208      	movs	r2, #8
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f003 0307 	and.w	r3, r3, #7
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	3308      	adds	r3, #8
 800415e:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	43db      	mvns	r3, r3
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	429a      	cmp	r2, r3
 8004168:	d804      	bhi.n	8004174 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	4413      	add	r3, r2
 8004170:	607b      	str	r3, [r7, #4]
 8004172:	e001      	b.n	8004178 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8004174:	2300      	movs	r3, #0
 8004176:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2b00      	cmp	r3, #0
 800417c:	db71      	blt.n	8004262 <pvPortMalloc+0x132>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d06e      	beq.n	8004262 <pvPortMalloc+0x132>
 8004184:	4b44      	ldr	r3, [pc, #272]	@ (8004298 <pvPortMalloc+0x168>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	429a      	cmp	r2, r3
 800418c:	d869      	bhi.n	8004262 <pvPortMalloc+0x132>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800418e:	4b43      	ldr	r3, [pc, #268]	@ (800429c <pvPortMalloc+0x16c>)
 8004190:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004192:	4b42      	ldr	r3, [pc, #264]	@ (800429c <pvPortMalloc+0x16c>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004198:	e004      	b.n	80041a4 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 800419a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419c:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800419e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80041a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d903      	bls.n	80041b6 <pvPortMalloc+0x86>
 80041ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1f1      	bne.n	800419a <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80041b6:	4b37      	ldr	r3, [pc, #220]	@ (8004294 <pvPortMalloc+0x164>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041bc:	429a      	cmp	r2, r3
 80041be:	d050      	beq.n	8004262 <pvPortMalloc+0x132>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80041c0:	6a3b      	ldr	r3, [r7, #32]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2208      	movs	r2, #8
 80041c6:	4413      	add	r3, r2
 80041c8:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80041ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	6a3b      	ldr	r3, [r7, #32]
 80041d0:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80041d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d4:	685a      	ldr	r2, [r3, #4]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	1ad2      	subs	r2, r2, r3
 80041da:	2308      	movs	r3, #8
 80041dc:	005b      	lsls	r3, r3, #1
 80041de:	429a      	cmp	r2, r3
 80041e0:	d920      	bls.n	8004224 <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80041e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4413      	add	r3, r2
 80041e8:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	f003 0307 	and.w	r3, r3, #7
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d00b      	beq.n	800420c <pvPortMalloc+0xdc>
        __asm volatile
 80041f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041f8:	f383 8811 	msr	BASEPRI, r3
 80041fc:	f3bf 8f6f 	isb	sy
 8004200:	f3bf 8f4f 	dsb	sy
 8004204:	613b      	str	r3, [r7, #16]
    }
 8004206:	bf00      	nop
 8004208:	bf00      	nop
 800420a:	e7fd      	b.n	8004208 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800420c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800420e:	685a      	ldr	r2, [r3, #4]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	1ad2      	subs	r2, r2, r3
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800421e:	6978      	ldr	r0, [r7, #20]
 8004220:	f000 f8fc 	bl	800441c <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004224:	4b1c      	ldr	r3, [pc, #112]	@ (8004298 <pvPortMalloc+0x168>)
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	1ad3      	subs	r3, r2, r3
 800422e:	4a1a      	ldr	r2, [pc, #104]	@ (8004298 <pvPortMalloc+0x168>)
 8004230:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004232:	4b19      	ldr	r3, [pc, #100]	@ (8004298 <pvPortMalloc+0x168>)
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	4b1a      	ldr	r3, [pc, #104]	@ (80042a0 <pvPortMalloc+0x170>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	429a      	cmp	r2, r3
 800423c:	d203      	bcs.n	8004246 <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800423e:	4b16      	ldr	r3, [pc, #88]	@ (8004298 <pvPortMalloc+0x168>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a17      	ldr	r2, [pc, #92]	@ (80042a0 <pvPortMalloc+0x170>)
 8004244:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8004246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800424e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004250:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004254:	2200      	movs	r2, #0
 8004256:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004258:	4b12      	ldr	r3, [pc, #72]	@ (80042a4 <pvPortMalloc+0x174>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	3301      	adds	r3, #1
 800425e:	4a11      	ldr	r2, [pc, #68]	@ (80042a4 <pvPortMalloc+0x174>)
 8004260:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004262:	f7fe fc2b 	bl	8002abc <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	f003 0307 	and.w	r3, r3, #7
 800426c:	2b00      	cmp	r3, #0
 800426e:	d00b      	beq.n	8004288 <pvPortMalloc+0x158>
        __asm volatile
 8004270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004274:	f383 8811 	msr	BASEPRI, r3
 8004278:	f3bf 8f6f 	isb	sy
 800427c:	f3bf 8f4f 	dsb	sy
 8004280:	60fb      	str	r3, [r7, #12]
    }
 8004282:	bf00      	nop
 8004284:	bf00      	nop
 8004286:	e7fd      	b.n	8004284 <pvPortMalloc+0x154>
    return pvReturn;
 8004288:	69fb      	ldr	r3, [r7, #28]
}
 800428a:	4618      	mov	r0, r3
 800428c:	3728      	adds	r7, #40	@ 0x28
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	20012e0c 	.word	0x20012e0c
 8004298:	20012e10 	.word	0x20012e10
 800429c:	20012e04 	.word	0x20012e04
 80042a0:	20012e14 	.word	0x20012e14
 80042a4:	20012e18 	.word	0x20012e18

080042a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b086      	sub	sp, #24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d04b      	beq.n	8004352 <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80042ba:	2308      	movs	r3, #8
 80042bc:	425b      	negs	r3, r3
 80042be:	697a      	ldr	r2, [r7, #20]
 80042c0:	4413      	add	r3, r2
 80042c2:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	db0b      	blt.n	80042e8 <vPortFree+0x40>
        __asm volatile
 80042d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042d4:	f383 8811 	msr	BASEPRI, r3
 80042d8:	f3bf 8f6f 	isb	sy
 80042dc:	f3bf 8f4f 	dsb	sy
 80042e0:	60fb      	str	r3, [r7, #12]
    }
 80042e2:	bf00      	nop
 80042e4:	bf00      	nop
 80042e6:	e7fd      	b.n	80042e4 <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d00b      	beq.n	8004308 <vPortFree+0x60>
        __asm volatile
 80042f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042f4:	f383 8811 	msr	BASEPRI, r3
 80042f8:	f3bf 8f6f 	isb	sy
 80042fc:	f3bf 8f4f 	dsb	sy
 8004300:	60bb      	str	r3, [r7, #8]
    }
 8004302:	bf00      	nop
 8004304:	bf00      	nop
 8004306:	e7fd      	b.n	8004304 <vPortFree+0x5c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	0fdb      	lsrs	r3, r3, #31
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b00      	cmp	r3, #0
 8004316:	d01c      	beq.n	8004352 <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d118      	bne.n	8004352 <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 800432c:	f7fe fbb8 	bl	8002aa0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	685a      	ldr	r2, [r3, #4]
 8004334:	4b09      	ldr	r3, [pc, #36]	@ (800435c <vPortFree+0xb4>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4413      	add	r3, r2
 800433a:	4a08      	ldr	r2, [pc, #32]	@ (800435c <vPortFree+0xb4>)
 800433c:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800433e:	6938      	ldr	r0, [r7, #16]
 8004340:	f000 f86c 	bl	800441c <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004344:	4b06      	ldr	r3, [pc, #24]	@ (8004360 <vPortFree+0xb8>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	3301      	adds	r3, #1
 800434a:	4a05      	ldr	r2, [pc, #20]	@ (8004360 <vPortFree+0xb8>)
 800434c:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800434e:	f7fe fbb5 	bl	8002abc <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004352:	bf00      	nop
 8004354:	3718      	adds	r7, #24
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	20012e10 	.word	0x20012e10
 8004360:	20012e1c 	.word	0x20012e1c

08004364 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004364:	b480      	push	{r7}
 8004366:	b085      	sub	sp, #20
 8004368:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800436a:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 800436e:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8004370:	4b25      	ldr	r3, [pc, #148]	@ (8004408 <prvHeapInit+0xa4>)
 8004372:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f003 0307 	and.w	r3, r3, #7
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00c      	beq.n	8004398 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	3307      	adds	r3, #7
 8004382:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f023 0307 	bic.w	r3, r3, #7
 800438a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 800438c:	68ba      	ldr	r2, [r7, #8]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	4a1d      	ldr	r2, [pc, #116]	@ (8004408 <prvHeapInit+0xa4>)
 8004394:	4413      	add	r3, r2
 8004396:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800439c:	4a1b      	ldr	r2, [pc, #108]	@ (800440c <prvHeapInit+0xa8>)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80043a2:	4b1a      	ldr	r3, [pc, #104]	@ (800440c <prvHeapInit+0xa8>)
 80043a4:	2200      	movs	r2, #0
 80043a6:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	68ba      	ldr	r2, [r7, #8]
 80043ac:	4413      	add	r3, r2
 80043ae:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80043b0:	2208      	movs	r2, #8
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	1a9b      	subs	r3, r3, r2
 80043b6:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f023 0307 	bic.w	r3, r3, #7
 80043be:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	4a13      	ldr	r2, [pc, #76]	@ (8004410 <prvHeapInit+0xac>)
 80043c4:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80043c6:	4b12      	ldr	r3, [pc, #72]	@ (8004410 <prvHeapInit+0xac>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2200      	movs	r2, #0
 80043cc:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80043ce:	4b10      	ldr	r3, [pc, #64]	@ (8004410 <prvHeapInit+0xac>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2200      	movs	r2, #0
 80043d4:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	68fa      	ldr	r2, [r7, #12]
 80043de:	1ad2      	subs	r2, r2, r3
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80043e4:	4b0a      	ldr	r3, [pc, #40]	@ (8004410 <prvHeapInit+0xac>)
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	4a08      	ldr	r2, [pc, #32]	@ (8004414 <prvHeapInit+0xb0>)
 80043f2:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	4a07      	ldr	r2, [pc, #28]	@ (8004418 <prvHeapInit+0xb4>)
 80043fa:	6013      	str	r3, [r2, #0]
}
 80043fc:	bf00      	nop
 80043fe:	3714      	adds	r7, #20
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr
 8004408:	20000204 	.word	0x20000204
 800440c:	20012e04 	.word	0x20012e04
 8004410:	20012e0c 	.word	0x20012e0c
 8004414:	20012e14 	.word	0x20012e14
 8004418:	20012e10 	.word	0x20012e10

0800441c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800441c:	b480      	push	{r7}
 800441e:	b085      	sub	sp, #20
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004424:	4b28      	ldr	r3, [pc, #160]	@ (80044c8 <prvInsertBlockIntoFreeList+0xac>)
 8004426:	60fb      	str	r3, [r7, #12]
 8004428:	e002      	b.n	8004430 <prvInsertBlockIntoFreeList+0x14>
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	60fb      	str	r3, [r7, #12]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	429a      	cmp	r2, r3
 8004438:	d8f7      	bhi.n	800442a <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	68ba      	ldr	r2, [r7, #8]
 8004444:	4413      	add	r3, r2
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	429a      	cmp	r2, r3
 800444a:	d108      	bne.n	800445e <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	685a      	ldr	r2, [r3, #4]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	441a      	add	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	68ba      	ldr	r2, [r7, #8]
 8004468:	441a      	add	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	429a      	cmp	r2, r3
 8004470:	d118      	bne.n	80044a4 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	4b15      	ldr	r3, [pc, #84]	@ (80044cc <prvInsertBlockIntoFreeList+0xb0>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	429a      	cmp	r2, r3
 800447c:	d00d      	beq.n	800449a <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685a      	ldr	r2, [r3, #4]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	441a      	add	r2, r3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	601a      	str	r2, [r3, #0]
 8004498:	e008      	b.n	80044ac <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800449a:	4b0c      	ldr	r3, [pc, #48]	@ (80044cc <prvInsertBlockIntoFreeList+0xb0>)
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	601a      	str	r2, [r3, #0]
 80044a2:	e003      	b.n	80044ac <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80044ac:	68fa      	ldr	r2, [r7, #12]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d002      	beq.n	80044ba <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80044ba:	bf00      	nop
 80044bc:	3714      	adds	r7, #20
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	20012e04 	.word	0x20012e04
 80044cc:	20012e0c 	.word	0x20012e0c

080044d0 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80044d0:	b580      	push	{r7, lr}
 80044d2:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80044d4:	4803      	ldr	r0, [pc, #12]	@ (80044e4 <_cbSendSystemDesc+0x14>)
 80044d6:	f001 fd45 	bl	8005f64 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80044da:	4803      	ldr	r0, [pc, #12]	@ (80044e8 <_cbSendSystemDesc+0x18>)
 80044dc:	f001 fd42 	bl	8005f64 <SEGGER_SYSVIEW_SendSysDesc>
}
 80044e0:	bf00      	nop
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	080066b0 	.word	0x080066b0
 80044e8:	080066f4 	.word	0x080066f4

080044ec <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80044ec:	b580      	push	{r7, lr}
 80044ee:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80044f0:	4b06      	ldr	r3, [pc, #24]	@ (800450c <SEGGER_SYSVIEW_Conf+0x20>)
 80044f2:	6818      	ldr	r0, [r3, #0]
 80044f4:	4b05      	ldr	r3, [pc, #20]	@ (800450c <SEGGER_SYSVIEW_Conf+0x20>)
 80044f6:	6819      	ldr	r1, [r3, #0]
 80044f8:	4b05      	ldr	r3, [pc, #20]	@ (8004510 <SEGGER_SYSVIEW_Conf+0x24>)
 80044fa:	4a06      	ldr	r2, [pc, #24]	@ (8004514 <SEGGER_SYSVIEW_Conf+0x28>)
 80044fc:	f001 f8b0 	bl	8005660 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004500:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8004504:	f001 f8f0 	bl	80056e8 <SEGGER_SYSVIEW_SetRAMBase>
}
 8004508:	bf00      	nop
 800450a:	bd80      	pop	{r7, pc}
 800450c:	20000000 	.word	0x20000000
 8004510:	080044d1 	.word	0x080044d1
 8004514:	08006794 	.word	0x08006794

08004518 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8004518:	b5f0      	push	{r4, r5, r6, r7, lr}
 800451a:	b085      	sub	sp, #20
 800451c:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800451e:	2300      	movs	r3, #0
 8004520:	607b      	str	r3, [r7, #4]
 8004522:	e033      	b.n	800458c <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004524:	491e      	ldr	r1, [pc, #120]	@ (80045a0 <_cbSendTaskList+0x88>)
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	4613      	mov	r3, r2
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	4413      	add	r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	440b      	add	r3, r1
 8004532:	6818      	ldr	r0, [r3, #0]
 8004534:	491a      	ldr	r1, [pc, #104]	@ (80045a0 <_cbSendTaskList+0x88>)
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	4613      	mov	r3, r2
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	4413      	add	r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	440b      	add	r3, r1
 8004542:	3304      	adds	r3, #4
 8004544:	6819      	ldr	r1, [r3, #0]
 8004546:	4c16      	ldr	r4, [pc, #88]	@ (80045a0 <_cbSendTaskList+0x88>)
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	4613      	mov	r3, r2
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	4413      	add	r3, r2
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	4423      	add	r3, r4
 8004554:	3308      	adds	r3, #8
 8004556:	681c      	ldr	r4, [r3, #0]
 8004558:	4d11      	ldr	r5, [pc, #68]	@ (80045a0 <_cbSendTaskList+0x88>)
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	4613      	mov	r3, r2
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	4413      	add	r3, r2
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	442b      	add	r3, r5
 8004566:	330c      	adds	r3, #12
 8004568:	681d      	ldr	r5, [r3, #0]
 800456a:	4e0d      	ldr	r6, [pc, #52]	@ (80045a0 <_cbSendTaskList+0x88>)
 800456c:	687a      	ldr	r2, [r7, #4]
 800456e:	4613      	mov	r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	4413      	add	r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	4433      	add	r3, r6
 8004578:	3310      	adds	r3, #16
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	9300      	str	r3, [sp, #0]
 800457e:	462b      	mov	r3, r5
 8004580:	4622      	mov	r2, r4
 8004582:	f000 f8bd 	bl	8004700 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	3301      	adds	r3, #1
 800458a:	607b      	str	r3, [r7, #4]
 800458c:	4b05      	ldr	r3, [pc, #20]	@ (80045a4 <_cbSendTaskList+0x8c>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	429a      	cmp	r2, r3
 8004594:	d3c6      	bcc.n	8004524 <_cbSendTaskList+0xc>
  }
}
 8004596:	bf00      	nop
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045a0:	20012e20 	.word	0x20012e20
 80045a4:	20012ec0 	.word	0x20012ec0

080045a8 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 80045a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045ac:	b082      	sub	sp, #8
 80045ae:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 80045b0:	f7fe fb94 	bl	8002cdc <xTaskGetTickCountFromISR>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2200      	movs	r2, #0
 80045b8:	469a      	mov	sl, r3
 80045ba:	4693      	mov	fp, r2
 80045bc:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80045c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80045c4:	4602      	mov	r2, r0
 80045c6:	460b      	mov	r3, r1
 80045c8:	f04f 0a00 	mov.w	sl, #0
 80045cc:	f04f 0b00 	mov.w	fp, #0
 80045d0:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 80045d4:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 80045d8:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 80045dc:	4652      	mov	r2, sl
 80045de:	465b      	mov	r3, fp
 80045e0:	1a14      	subs	r4, r2, r0
 80045e2:	eb63 0501 	sbc.w	r5, r3, r1
 80045e6:	f04f 0200 	mov.w	r2, #0
 80045ea:	f04f 0300 	mov.w	r3, #0
 80045ee:	00ab      	lsls	r3, r5, #2
 80045f0:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80045f4:	00a2      	lsls	r2, r4, #2
 80045f6:	4614      	mov	r4, r2
 80045f8:	461d      	mov	r5, r3
 80045fa:	eb14 0800 	adds.w	r8, r4, r0
 80045fe:	eb45 0901 	adc.w	r9, r5, r1
 8004602:	f04f 0200 	mov.w	r2, #0
 8004606:	f04f 0300 	mov.w	r3, #0
 800460a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800460e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004612:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004616:	4690      	mov	r8, r2
 8004618:	4699      	mov	r9, r3
 800461a:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800461e:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004622:	4610      	mov	r0, r2
 8004624:	4619      	mov	r1, r3
 8004626:	3708      	adds	r7, #8
 8004628:	46bd      	mov	sp, r7
 800462a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004630 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004630:	b580      	push	{r7, lr}
 8004632:	b086      	sub	sp, #24
 8004634:	af02      	add	r7, sp, #8
 8004636:	60f8      	str	r0, [r7, #12]
 8004638:	60b9      	str	r1, [r7, #8]
 800463a:	607a      	str	r2, [r7, #4]
 800463c:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800463e:	2205      	movs	r2, #5
 8004640:	492b      	ldr	r1, [pc, #172]	@ (80046f0 <SYSVIEW_AddTask+0xc0>)
 8004642:	68b8      	ldr	r0, [r7, #8]
 8004644:	f001 ff9c 	bl	8006580 <memcmp>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d04b      	beq.n	80046e6 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800464e:	4b29      	ldr	r3, [pc, #164]	@ (80046f4 <SYSVIEW_AddTask+0xc4>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	2b07      	cmp	r3, #7
 8004654:	d903      	bls.n	800465e <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8004656:	4828      	ldr	r0, [pc, #160]	@ (80046f8 <SYSVIEW_AddTask+0xc8>)
 8004658:	f001 ff36 	bl	80064c8 <SEGGER_SYSVIEW_Warn>
    return;
 800465c:	e044      	b.n	80046e8 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800465e:	4b25      	ldr	r3, [pc, #148]	@ (80046f4 <SYSVIEW_AddTask+0xc4>)
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	4926      	ldr	r1, [pc, #152]	@ (80046fc <SYSVIEW_AddTask+0xcc>)
 8004664:	4613      	mov	r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	4413      	add	r3, r2
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	440b      	add	r3, r1
 800466e:	68fa      	ldr	r2, [r7, #12]
 8004670:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004672:	4b20      	ldr	r3, [pc, #128]	@ (80046f4 <SYSVIEW_AddTask+0xc4>)
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	4921      	ldr	r1, [pc, #132]	@ (80046fc <SYSVIEW_AddTask+0xcc>)
 8004678:	4613      	mov	r3, r2
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	4413      	add	r3, r2
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	440b      	add	r3, r1
 8004682:	3304      	adds	r3, #4
 8004684:	68ba      	ldr	r2, [r7, #8]
 8004686:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004688:	4b1a      	ldr	r3, [pc, #104]	@ (80046f4 <SYSVIEW_AddTask+0xc4>)
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	491b      	ldr	r1, [pc, #108]	@ (80046fc <SYSVIEW_AddTask+0xcc>)
 800468e:	4613      	mov	r3, r2
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	4413      	add	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	440b      	add	r3, r1
 8004698:	3308      	adds	r3, #8
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800469e:	4b15      	ldr	r3, [pc, #84]	@ (80046f4 <SYSVIEW_AddTask+0xc4>)
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	4916      	ldr	r1, [pc, #88]	@ (80046fc <SYSVIEW_AddTask+0xcc>)
 80046a4:	4613      	mov	r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	4413      	add	r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	440b      	add	r3, r1
 80046ae:	330c      	adds	r3, #12
 80046b0:	683a      	ldr	r2, [r7, #0]
 80046b2:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 80046b4:	4b0f      	ldr	r3, [pc, #60]	@ (80046f4 <SYSVIEW_AddTask+0xc4>)
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	4910      	ldr	r1, [pc, #64]	@ (80046fc <SYSVIEW_AddTask+0xcc>)
 80046ba:	4613      	mov	r3, r2
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	4413      	add	r3, r2
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	440b      	add	r3, r1
 80046c4:	3310      	adds	r3, #16
 80046c6:	69ba      	ldr	r2, [r7, #24]
 80046c8:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 80046ca:	4b0a      	ldr	r3, [pc, #40]	@ (80046f4 <SYSVIEW_AddTask+0xc4>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	3301      	adds	r3, #1
 80046d0:	4a08      	ldr	r2, [pc, #32]	@ (80046f4 <SYSVIEW_AddTask+0xc4>)
 80046d2:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	9300      	str	r3, [sp, #0]
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	68b9      	ldr	r1, [r7, #8]
 80046de:	68f8      	ldr	r0, [r7, #12]
 80046e0:	f000 f80e 	bl	8004700 <SYSVIEW_SendTaskInfo>
 80046e4:	e000      	b.n	80046e8 <SYSVIEW_AddTask+0xb8>
    return;
 80046e6:	bf00      	nop

}
 80046e8:	3710      	adds	r7, #16
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	08006704 	.word	0x08006704
 80046f4:	20012ec0 	.word	0x20012ec0
 80046f8:	0800670c 	.word	0x0800670c
 80046fc:	20012e20 	.word	0x20012e20

08004700 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004700:	b580      	push	{r7, lr}
 8004702:	b08a      	sub	sp, #40	@ 0x28
 8004704:	af00      	add	r7, sp, #0
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	60b9      	str	r1, [r7, #8]
 800470a:	607a      	str	r2, [r7, #4]
 800470c:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800470e:	f107 0314 	add.w	r3, r7, #20
 8004712:	2214      	movs	r2, #20
 8004714:	2100      	movs	r1, #0
 8004716:	4618      	mov	r0, r3
 8004718:	f001 ff42 	bl	80065a0 <memset>
  TaskInfo.TaskID     = TaskID;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 800472c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472e:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004730:	f107 0314 	add.w	r3, r7, #20
 8004734:	4618      	mov	r0, r3
 8004736:	f001 fb1d 	bl	8005d74 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800473a:	bf00      	nop
 800473c:	3728      	adds	r7, #40	@ 0x28
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
	...

08004744 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800474a:	4b24      	ldr	r3, [pc, #144]	@ (80047dc <_DoInit+0x98>)
 800474c:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2203      	movs	r2, #3
 8004752:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2203      	movs	r2, #3
 8004758:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a20      	ldr	r2, [pc, #128]	@ (80047e0 <_DoInit+0x9c>)
 800475e:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a20      	ldr	r2, [pc, #128]	@ (80047e4 <_DoInit+0xa0>)
 8004764:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800476c:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	4a17      	ldr	r2, [pc, #92]	@ (80047e0 <_DoInit+0x9c>)
 8004784:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a17      	ldr	r2, [pc, #92]	@ (80047e8 <_DoInit+0xa4>)
 800478a:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2210      	movs	r2, #16
 8004790:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	3307      	adds	r3, #7
 80047a8:	4a10      	ldr	r2, [pc, #64]	@ (80047ec <_DoInit+0xa8>)
 80047aa:	6810      	ldr	r0, [r2, #0]
 80047ac:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80047ae:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a0e      	ldr	r2, [pc, #56]	@ (80047f0 <_DoInit+0xac>)
 80047b6:	6810      	ldr	r0, [r2, #0]
 80047b8:	6018      	str	r0, [r3, #0]
 80047ba:	8891      	ldrh	r1, [r2, #4]
 80047bc:	7992      	ldrb	r2, [r2, #6]
 80047be:	8099      	strh	r1, [r3, #4]
 80047c0:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80047c2:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2220      	movs	r2, #32
 80047ca:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80047cc:	f3bf 8f5f 	dmb	sy
}
 80047d0:	bf00      	nop
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr
 80047dc:	20012ec4 	.word	0x20012ec4
 80047e0:	0800675c 	.word	0x0800675c
 80047e4:	20012f6c 	.word	0x20012f6c
 80047e8:	2001336c 	.word	0x2001336c
 80047ec:	08006768 	.word	0x08006768
 80047f0:	0800676c 	.word	0x0800676c

080047f4 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b08c      	sub	sp, #48	@ 0x30
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004800:	4b3e      	ldr	r3, [pc, #248]	@ (80048fc <SEGGER_RTT_ReadNoLock+0x108>)
 8004802:	623b      	str	r3, [r7, #32]
 8004804:	6a3b      	ldr	r3, [r7, #32]
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <SEGGER_RTT_ReadNoLock+0x1e>
 800480e:	f7ff ff99 	bl	8004744 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	4613      	mov	r3, r2
 8004816:	005b      	lsls	r3, r3, #1
 8004818:	4413      	add	r3, r2
 800481a:	00db      	lsls	r3, r3, #3
 800481c:	3360      	adds	r3, #96	@ 0x60
 800481e:	4a37      	ldr	r2, [pc, #220]	@ (80048fc <SEGGER_RTT_ReadNoLock+0x108>)
 8004820:	4413      	add	r3, r2
 8004822:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	691b      	ldr	r3, [r3, #16]
 800482c:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004834:	2300      	movs	r3, #0
 8004836:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004838:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800483a:	69bb      	ldr	r3, [r7, #24]
 800483c:	429a      	cmp	r2, r3
 800483e:	d92b      	bls.n	8004898 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	689a      	ldr	r2, [r3, #8]
 8004844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800484a:	697a      	ldr	r2, [r7, #20]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	4293      	cmp	r3, r2
 8004850:	bf28      	it	cs
 8004852:	4613      	movcs	r3, r2
 8004854:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	685a      	ldr	r2, [r3, #4]
 800485a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800485c:	4413      	add	r3, r2
 800485e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	6939      	ldr	r1, [r7, #16]
 8004864:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004866:	f001 fec7 	bl	80065f8 <memcpy>
    NumBytesRead += NumBytesRem;
 800486a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	4413      	add	r3, r2
 8004870:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8004872:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	4413      	add	r3, r2
 8004878:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004882:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	4413      	add	r3, r2
 8004888:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004890:	429a      	cmp	r2, r3
 8004892:	d101      	bne.n	8004898 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004894:	2300      	movs	r3, #0
 8004896:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004898:	69ba      	ldr	r2, [r7, #24]
 800489a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80048a0:	697a      	ldr	r2, [r7, #20]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4293      	cmp	r3, r2
 80048a6:	bf28      	it	cs
 80048a8:	4613      	movcs	r3, r2
 80048aa:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d019      	beq.n	80048e6 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	685a      	ldr	r2, [r3, #4]
 80048b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048b8:	4413      	add	r3, r2
 80048ba:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80048bc:	697a      	ldr	r2, [r7, #20]
 80048be:	6939      	ldr	r1, [r7, #16]
 80048c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80048c2:	f001 fe99 	bl	80065f8 <memcpy>
    NumBytesRead += NumBytesRem;
 80048c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	4413      	add	r3, r2
 80048cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80048ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	4413      	add	r3, r2
 80048d4:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80048de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	4413      	add	r3, r2
 80048e4:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 80048e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d002      	beq.n	80048f2 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80048f0:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80048f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3730      	adds	r7, #48	@ 0x30
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	20012ec4 	.word	0x20012ec4

08004900 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004900:	b580      	push	{r7, lr}
 8004902:	b088      	sub	sp, #32
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	607a      	str	r2, [r7, #4]
 800490c:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800490e:	4b3d      	ldr	r3, [pc, #244]	@ (8004a04 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004910:	61bb      	str	r3, [r7, #24]
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	781b      	ldrb	r3, [r3, #0]
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b00      	cmp	r3, #0
 800491a:	d101      	bne.n	8004920 <SEGGER_RTT_AllocUpBuffer+0x20>
 800491c:	f7ff ff12 	bl	8004744 <_DoInit>
  SEGGER_RTT_LOCK();
 8004920:	f3ef 8311 	mrs	r3, BASEPRI
 8004924:	f04f 0120 	mov.w	r1, #32
 8004928:	f381 8811 	msr	BASEPRI, r1
 800492c:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800492e:	4b35      	ldr	r3, [pc, #212]	@ (8004a04 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004930:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8004932:	2300      	movs	r3, #0
 8004934:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8004936:	6939      	ldr	r1, [r7, #16]
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	1c5a      	adds	r2, r3, #1
 800493c:	4613      	mov	r3, r2
 800493e:	005b      	lsls	r3, r3, #1
 8004940:	4413      	add	r3, r2
 8004942:	00db      	lsls	r3, r3, #3
 8004944:	440b      	add	r3, r1
 8004946:	3304      	adds	r3, #4
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d008      	beq.n	8004960 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	3301      	adds	r3, #1
 8004952:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	691b      	ldr	r3, [r3, #16]
 8004958:	69fa      	ldr	r2, [r7, #28]
 800495a:	429a      	cmp	r2, r3
 800495c:	dbeb      	blt.n	8004936 <SEGGER_RTT_AllocUpBuffer+0x36>
 800495e:	e000      	b.n	8004962 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8004960:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	69fa      	ldr	r2, [r7, #28]
 8004968:	429a      	cmp	r2, r3
 800496a:	da3f      	bge.n	80049ec <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800496c:	6939      	ldr	r1, [r7, #16]
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	1c5a      	adds	r2, r3, #1
 8004972:	4613      	mov	r3, r2
 8004974:	005b      	lsls	r3, r3, #1
 8004976:	4413      	add	r3, r2
 8004978:	00db      	lsls	r3, r3, #3
 800497a:	440b      	add	r3, r1
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8004980:	6939      	ldr	r1, [r7, #16]
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	1c5a      	adds	r2, r3, #1
 8004986:	4613      	mov	r3, r2
 8004988:	005b      	lsls	r3, r3, #1
 800498a:	4413      	add	r3, r2
 800498c:	00db      	lsls	r3, r3, #3
 800498e:	440b      	add	r3, r1
 8004990:	3304      	adds	r3, #4
 8004992:	68ba      	ldr	r2, [r7, #8]
 8004994:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004996:	6939      	ldr	r1, [r7, #16]
 8004998:	69fa      	ldr	r2, [r7, #28]
 800499a:	4613      	mov	r3, r2
 800499c:	005b      	lsls	r3, r3, #1
 800499e:	4413      	add	r3, r2
 80049a0:	00db      	lsls	r3, r3, #3
 80049a2:	440b      	add	r3, r1
 80049a4:	3320      	adds	r3, #32
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 80049aa:	6939      	ldr	r1, [r7, #16]
 80049ac:	69fa      	ldr	r2, [r7, #28]
 80049ae:	4613      	mov	r3, r2
 80049b0:	005b      	lsls	r3, r3, #1
 80049b2:	4413      	add	r3, r2
 80049b4:	00db      	lsls	r3, r3, #3
 80049b6:	440b      	add	r3, r1
 80049b8:	3328      	adds	r3, #40	@ 0x28
 80049ba:	2200      	movs	r2, #0
 80049bc:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 80049be:	6939      	ldr	r1, [r7, #16]
 80049c0:	69fa      	ldr	r2, [r7, #28]
 80049c2:	4613      	mov	r3, r2
 80049c4:	005b      	lsls	r3, r3, #1
 80049c6:	4413      	add	r3, r2
 80049c8:	00db      	lsls	r3, r3, #3
 80049ca:	440b      	add	r3, r1
 80049cc:	3324      	adds	r3, #36	@ 0x24
 80049ce:	2200      	movs	r2, #0
 80049d0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 80049d2:	6939      	ldr	r1, [r7, #16]
 80049d4:	69fa      	ldr	r2, [r7, #28]
 80049d6:	4613      	mov	r3, r2
 80049d8:	005b      	lsls	r3, r3, #1
 80049da:	4413      	add	r3, r2
 80049dc:	00db      	lsls	r3, r3, #3
 80049de:	440b      	add	r3, r1
 80049e0:	332c      	adds	r3, #44	@ 0x2c
 80049e2:	683a      	ldr	r2, [r7, #0]
 80049e4:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80049e6:	f3bf 8f5f 	dmb	sy
 80049ea:	e002      	b.n	80049f2 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80049ec:	f04f 33ff 	mov.w	r3, #4294967295
 80049f0:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80049f8:	69fb      	ldr	r3, [r7, #28]
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3720      	adds	r7, #32
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	20012ec4 	.word	0x20012ec4

08004a08 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b088      	sub	sp, #32
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	607a      	str	r2, [r7, #4]
 8004a14:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8004a16:	4b33      	ldr	r3, [pc, #204]	@ (8004ae4 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8004a18:	61bb      	str	r3, [r7, #24]
 8004a1a:	69bb      	ldr	r3, [r7, #24]
 8004a1c:	781b      	ldrb	r3, [r3, #0]
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d101      	bne.n	8004a28 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8004a24:	f7ff fe8e 	bl	8004744 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004a28:	4b2e      	ldr	r3, [pc, #184]	@ (8004ae4 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8004a2a:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	695b      	ldr	r3, [r3, #20]
 8004a30:	461a      	mov	r2, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d24d      	bcs.n	8004ad4 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8004a38:	f3ef 8311 	mrs	r3, BASEPRI
 8004a3c:	f04f 0120 	mov.w	r1, #32
 8004a40:	f381 8811 	msr	BASEPRI, r1
 8004a44:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d031      	beq.n	8004ab0 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8004a4c:	6979      	ldr	r1, [r7, #20]
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	4613      	mov	r3, r2
 8004a52:	005b      	lsls	r3, r3, #1
 8004a54:	4413      	add	r3, r2
 8004a56:	00db      	lsls	r3, r3, #3
 8004a58:	440b      	add	r3, r1
 8004a5a:	3360      	adds	r3, #96	@ 0x60
 8004a5c:	68ba      	ldr	r2, [r7, #8]
 8004a5e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8004a60:	6979      	ldr	r1, [r7, #20]
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	4613      	mov	r3, r2
 8004a66:	005b      	lsls	r3, r3, #1
 8004a68:	4413      	add	r3, r2
 8004a6a:	00db      	lsls	r3, r3, #3
 8004a6c:	440b      	add	r3, r1
 8004a6e:	3364      	adds	r3, #100	@ 0x64
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8004a74:	6979      	ldr	r1, [r7, #20]
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	005b      	lsls	r3, r3, #1
 8004a7c:	4413      	add	r3, r2
 8004a7e:	00db      	lsls	r3, r3, #3
 8004a80:	440b      	add	r3, r1
 8004a82:	3368      	adds	r3, #104	@ 0x68
 8004a84:	683a      	ldr	r2, [r7, #0]
 8004a86:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8004a88:	6979      	ldr	r1, [r7, #20]
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	005b      	lsls	r3, r3, #1
 8004a90:	4413      	add	r3, r2
 8004a92:	00db      	lsls	r3, r3, #3
 8004a94:	440b      	add	r3, r1
 8004a96:	3370      	adds	r3, #112	@ 0x70
 8004a98:	2200      	movs	r2, #0
 8004a9a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8004a9c:	6979      	ldr	r1, [r7, #20]
 8004a9e:	68fa      	ldr	r2, [r7, #12]
 8004aa0:	4613      	mov	r3, r2
 8004aa2:	005b      	lsls	r3, r3, #1
 8004aa4:	4413      	add	r3, r2
 8004aa6:	00db      	lsls	r3, r3, #3
 8004aa8:	440b      	add	r3, r1
 8004aaa:	336c      	adds	r3, #108	@ 0x6c
 8004aac:	2200      	movs	r2, #0
 8004aae:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8004ab0:	6979      	ldr	r1, [r7, #20]
 8004ab2:	68fa      	ldr	r2, [r7, #12]
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	005b      	lsls	r3, r3, #1
 8004ab8:	4413      	add	r3, r2
 8004aba:	00db      	lsls	r3, r3, #3
 8004abc:	440b      	add	r3, r1
 8004abe:	3374      	adds	r3, #116	@ 0x74
 8004ac0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ac2:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004ac4:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	61fb      	str	r3, [r7, #28]
 8004ad2:	e002      	b.n	8004ada <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8004ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8004ad8:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8004ada:	69fb      	ldr	r3, [r7, #28]
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3720      	adds	r7, #32
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	20012ec4 	.word	0x20012ec4

08004ae8 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004ae8:	b480      	push	{r7}
 8004aea:	b087      	sub	sp, #28
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	60b9      	str	r1, [r7, #8]
 8004af2:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8004af4:	2300      	movs	r3, #0
 8004af6:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004af8:	e002      	b.n	8004b00 <_EncodeStr+0x18>
    Len++;
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	3301      	adds	r3, #1
 8004afe:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	4413      	add	r3, r2
 8004b06:	781b      	ldrb	r3, [r3, #0]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d1f6      	bne.n	8004afa <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8004b0c:	693a      	ldr	r2, [r7, #16]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d901      	bls.n	8004b18 <_EncodeStr+0x30>
    Len = Limit;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	2bfe      	cmp	r3, #254	@ 0xfe
 8004b1c:	d806      	bhi.n	8004b2c <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	1c5a      	adds	r2, r3, #1
 8004b22:	60fa      	str	r2, [r7, #12]
 8004b24:	693a      	ldr	r2, [r7, #16]
 8004b26:	b2d2      	uxtb	r2, r2
 8004b28:	701a      	strb	r2, [r3, #0]
 8004b2a:	e011      	b.n	8004b50 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	1c5a      	adds	r2, r3, #1
 8004b30:	60fa      	str	r2, [r7, #12]
 8004b32:	22ff      	movs	r2, #255	@ 0xff
 8004b34:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	1c5a      	adds	r2, r3, #1
 8004b3a:	60fa      	str	r2, [r7, #12]
 8004b3c:	693a      	ldr	r2, [r7, #16]
 8004b3e:	b2d2      	uxtb	r2, r2
 8004b40:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	0a19      	lsrs	r1, r3, #8
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	1c5a      	adds	r2, r3, #1
 8004b4a:	60fa      	str	r2, [r7, #12]
 8004b4c:	b2ca      	uxtb	r2, r1
 8004b4e:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8004b50:	2300      	movs	r3, #0
 8004b52:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004b54:	e00a      	b.n	8004b6c <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8004b56:	68ba      	ldr	r2, [r7, #8]
 8004b58:	1c53      	adds	r3, r2, #1
 8004b5a:	60bb      	str	r3, [r7, #8]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	1c59      	adds	r1, r3, #1
 8004b60:	60f9      	str	r1, [r7, #12]
 8004b62:	7812      	ldrb	r2, [r2, #0]
 8004b64:	701a      	strb	r2, [r3, #0]
    n++;
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	3301      	adds	r3, #1
 8004b6a:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004b6c:	697a      	ldr	r2, [r7, #20]
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d3f0      	bcc.n	8004b56 <_EncodeStr+0x6e>
  }
  return pPayload;
 8004b74:	68fb      	ldr	r3, [r7, #12]
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	371c      	adds	r7, #28
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr

08004b82 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8004b82:	b480      	push	{r7}
 8004b84:	b083      	sub	sp, #12
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	3304      	adds	r3, #4
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	370c      	adds	r7, #12
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr
	...

08004b9c <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b082      	sub	sp, #8
 8004ba0:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004ba2:	4b35      	ldr	r3, [pc, #212]	@ (8004c78 <_HandleIncomingPacket+0xdc>)
 8004ba4:	7e1b      	ldrb	r3, [r3, #24]
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	1cfb      	adds	r3, r7, #3
 8004baa:	2201      	movs	r2, #1
 8004bac:	4619      	mov	r1, r3
 8004bae:	f7ff fe21 	bl	80047f4 <SEGGER_RTT_ReadNoLock>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	dd59      	ble.n	8004c70 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 8004bbc:	78fb      	ldrb	r3, [r7, #3]
 8004bbe:	2b80      	cmp	r3, #128	@ 0x80
 8004bc0:	d032      	beq.n	8004c28 <_HandleIncomingPacket+0x8c>
 8004bc2:	2b80      	cmp	r3, #128	@ 0x80
 8004bc4:	dc42      	bgt.n	8004c4c <_HandleIncomingPacket+0xb0>
 8004bc6:	2b07      	cmp	r3, #7
 8004bc8:	dc16      	bgt.n	8004bf8 <_HandleIncomingPacket+0x5c>
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	dd3e      	ble.n	8004c4c <_HandleIncomingPacket+0xb0>
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	2b06      	cmp	r3, #6
 8004bd2:	d83b      	bhi.n	8004c4c <_HandleIncomingPacket+0xb0>
 8004bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8004bdc <_HandleIncomingPacket+0x40>)
 8004bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bda:	bf00      	nop
 8004bdc:	08004bff 	.word	0x08004bff
 8004be0:	08004c05 	.word	0x08004c05
 8004be4:	08004c0b 	.word	0x08004c0b
 8004be8:	08004c11 	.word	0x08004c11
 8004bec:	08004c17 	.word	0x08004c17
 8004bf0:	08004c1d 	.word	0x08004c1d
 8004bf4:	08004c23 	.word	0x08004c23
 8004bf8:	2b7f      	cmp	r3, #127	@ 0x7f
 8004bfa:	d034      	beq.n	8004c66 <_HandleIncomingPacket+0xca>
 8004bfc:	e026      	b.n	8004c4c <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8004bfe:	f000 ff3f 	bl	8005a80 <SEGGER_SYSVIEW_Start>
      break;
 8004c02:	e035      	b.n	8004c70 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8004c04:	f000 fff6 	bl	8005bf4 <SEGGER_SYSVIEW_Stop>
      break;
 8004c08:	e032      	b.n	8004c70 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8004c0a:	f001 f9cf 	bl	8005fac <SEGGER_SYSVIEW_RecordSystime>
      break;
 8004c0e:	e02f      	b.n	8004c70 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8004c10:	f001 f994 	bl	8005f3c <SEGGER_SYSVIEW_SendTaskList>
      break;
 8004c14:	e02c      	b.n	8004c70 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8004c16:	f001 f813 	bl	8005c40 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8004c1a:	e029      	b.n	8004c70 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8004c1c:	f001 fc02 	bl	8006424 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8004c20:	e026      	b.n	8004c70 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8004c22:	f001 fbe1 	bl	80063e8 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8004c26:	e023      	b.n	8004c70 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004c28:	4b13      	ldr	r3, [pc, #76]	@ (8004c78 <_HandleIncomingPacket+0xdc>)
 8004c2a:	7e1b      	ldrb	r3, [r3, #24]
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	1cfb      	adds	r3, r7, #3
 8004c30:	2201      	movs	r2, #1
 8004c32:	4619      	mov	r1, r3
 8004c34:	f7ff fdde 	bl	80047f4 <SEGGER_RTT_ReadNoLock>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	dd13      	ble.n	8004c6a <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8004c42:	78fb      	ldrb	r3, [r7, #3]
 8004c44:	4618      	mov	r0, r3
 8004c46:	f001 fb4f 	bl	80062e8 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8004c4a:	e00e      	b.n	8004c6a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8004c4c:	78fb      	ldrb	r3, [r7, #3]
 8004c4e:	b25b      	sxtb	r3, r3
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	da0c      	bge.n	8004c6e <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004c54:	4b08      	ldr	r3, [pc, #32]	@ (8004c78 <_HandleIncomingPacket+0xdc>)
 8004c56:	7e1b      	ldrb	r3, [r3, #24]
 8004c58:	4618      	mov	r0, r3
 8004c5a:	1cfb      	adds	r3, r7, #3
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	4619      	mov	r1, r3
 8004c60:	f7ff fdc8 	bl	80047f4 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8004c64:	e003      	b.n	8004c6e <_HandleIncomingPacket+0xd2>
      break;
 8004c66:	bf00      	nop
 8004c68:	e002      	b.n	8004c70 <_HandleIncomingPacket+0xd4>
      break;
 8004c6a:	bf00      	nop
 8004c6c:	e000      	b.n	8004c70 <_HandleIncomingPacket+0xd4>
      break;
 8004c6e:	bf00      	nop
    }
  }
}
 8004c70:	bf00      	nop
 8004c72:	3708      	adds	r7, #8
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	20014384 	.word	0x20014384

08004c7c <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b08c      	sub	sp, #48	@ 0x30
 8004c80:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8004c82:	2301      	movs	r3, #1
 8004c84:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8004c86:	1d3b      	adds	r3, r7, #4
 8004c88:	3301      	adds	r3, #1
 8004c8a:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c90:	4b31      	ldr	r3, [pc, #196]	@ (8004d58 <_TrySendOverflowPacket+0xdc>)
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c96:	e00b      	b.n	8004cb0 <_TrySendOverflowPacket+0x34>
 8004c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c9a:	b2da      	uxtb	r2, r3
 8004c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c9e:	1c59      	adds	r1, r3, #1
 8004ca0:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004ca2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004ca6:	b2d2      	uxtb	r2, r2
 8004ca8:	701a      	strb	r2, [r3, #0]
 8004caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cac:	09db      	lsrs	r3, r3, #7
 8004cae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cb2:	2b7f      	cmp	r3, #127	@ 0x7f
 8004cb4:	d8f0      	bhi.n	8004c98 <_TrySendOverflowPacket+0x1c>
 8004cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cb8:	1c5a      	adds	r2, r3, #1
 8004cba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004cbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004cbe:	b2d2      	uxtb	r2, r2
 8004cc0:	701a      	strb	r2, [r3, #0]
 8004cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cc4:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004cc6:	4b25      	ldr	r3, [pc, #148]	@ (8004d5c <_TrySendOverflowPacket+0xe0>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004ccc:	4b22      	ldr	r3, [pc, #136]	@ (8004d58 <_TrySendOverflowPacket+0xdc>)
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	69ba      	ldr	r2, [r7, #24]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	623b      	str	r3, [r7, #32]
 8004cde:	e00b      	b.n	8004cf8 <_TrySendOverflowPacket+0x7c>
 8004ce0:	6a3b      	ldr	r3, [r7, #32]
 8004ce2:	b2da      	uxtb	r2, r3
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce6:	1c59      	adds	r1, r3, #1
 8004ce8:	6279      	str	r1, [r7, #36]	@ 0x24
 8004cea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004cee:	b2d2      	uxtb	r2, r2
 8004cf0:	701a      	strb	r2, [r3, #0]
 8004cf2:	6a3b      	ldr	r3, [r7, #32]
 8004cf4:	09db      	lsrs	r3, r3, #7
 8004cf6:	623b      	str	r3, [r7, #32]
 8004cf8:	6a3b      	ldr	r3, [r7, #32]
 8004cfa:	2b7f      	cmp	r3, #127	@ 0x7f
 8004cfc:	d8f0      	bhi.n	8004ce0 <_TrySendOverflowPacket+0x64>
 8004cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d00:	1c5a      	adds	r2, r3, #1
 8004d02:	627a      	str	r2, [r7, #36]	@ 0x24
 8004d04:	6a3a      	ldr	r2, [r7, #32]
 8004d06:	b2d2      	uxtb	r2, r2
 8004d08:	701a      	strb	r2, [r3, #0]
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0c:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8004d0e:	4b12      	ldr	r3, [pc, #72]	@ (8004d58 <_TrySendOverflowPacket+0xdc>)
 8004d10:	785b      	ldrb	r3, [r3, #1]
 8004d12:	4618      	mov	r0, r3
 8004d14:	1d3b      	adds	r3, r7, #4
 8004d16:	69fa      	ldr	r2, [r7, #28]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	1d3b      	adds	r3, r7, #4
 8004d1e:	4619      	mov	r1, r3
 8004d20:	f7fb fa5e 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004d24:	4603      	mov	r3, r0
 8004d26:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d009      	beq.n	8004d42 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8004d58 <_TrySendOverflowPacket+0xdc>)
 8004d30:	69bb      	ldr	r3, [r7, #24]
 8004d32:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8004d34:	4b08      	ldr	r3, [pc, #32]	@ (8004d58 <_TrySendOverflowPacket+0xdc>)
 8004d36:	781b      	ldrb	r3, [r3, #0]
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	b2da      	uxtb	r2, r3
 8004d3c:	4b06      	ldr	r3, [pc, #24]	@ (8004d58 <_TrySendOverflowPacket+0xdc>)
 8004d3e:	701a      	strb	r2, [r3, #0]
 8004d40:	e004      	b.n	8004d4c <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8004d42:	4b05      	ldr	r3, [pc, #20]	@ (8004d58 <_TrySendOverflowPacket+0xdc>)
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	3301      	adds	r3, #1
 8004d48:	4a03      	ldr	r2, [pc, #12]	@ (8004d58 <_TrySendOverflowPacket+0xdc>)
 8004d4a:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8004d4c:	693b      	ldr	r3, [r7, #16]
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3730      	adds	r7, #48	@ 0x30
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	20014384 	.word	0x20014384
 8004d5c:	e0001004 	.word	0xe0001004

08004d60 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b08a      	sub	sp, #40	@ 0x28
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	60f8      	str	r0, [r7, #12]
 8004d68:	60b9      	str	r1, [r7, #8]
 8004d6a:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8004d6c:	4b6c      	ldr	r3, [pc, #432]	@ (8004f20 <_SendPacket+0x1c0>)
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d010      	beq.n	8004d96 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8004d74:	4b6a      	ldr	r3, [pc, #424]	@ (8004f20 <_SendPacket+0x1c0>)
 8004d76:	781b      	ldrb	r3, [r3, #0]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	f000 80a3 	beq.w	8004ec4 <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8004d7e:	4b68      	ldr	r3, [pc, #416]	@ (8004f20 <_SendPacket+0x1c0>)
 8004d80:	781b      	ldrb	r3, [r3, #0]
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d109      	bne.n	8004d9a <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8004d86:	f7ff ff79 	bl	8004c7c <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8004d8a:	4b65      	ldr	r3, [pc, #404]	@ (8004f20 <_SendPacket+0x1c0>)
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	2b01      	cmp	r3, #1
 8004d90:	f040 809a 	bne.w	8004ec8 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 8004d94:	e001      	b.n	8004d9a <_SendPacket+0x3a>
    goto Send;
 8004d96:	bf00      	nop
 8004d98:	e000      	b.n	8004d9c <_SendPacket+0x3c>
Send:
 8004d9a:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2b1f      	cmp	r3, #31
 8004da0:	d809      	bhi.n	8004db6 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8004da2:	4b5f      	ldr	r3, [pc, #380]	@ (8004f20 <_SendPacket+0x1c0>)
 8004da4:	69da      	ldr	r2, [r3, #28]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	fa22 f303 	lsr.w	r3, r2, r3
 8004dac:	f003 0301 	and.w	r3, r3, #1
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	f040 808b 	bne.w	8004ecc <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2b17      	cmp	r3, #23
 8004dba:	d807      	bhi.n	8004dcc <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	60fb      	str	r3, [r7, #12]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	b2da      	uxtb	r2, r3
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	701a      	strb	r2, [r3, #0]
 8004dca:	e03d      	b.n	8004e48 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8004dcc:	68ba      	ldr	r2, [r7, #8]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	2b7f      	cmp	r3, #127	@ 0x7f
 8004dd8:	d912      	bls.n	8004e00 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	09da      	lsrs	r2, r3, #7
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	3b01      	subs	r3, #1
 8004de2:	60fb      	str	r3, [r7, #12]
 8004de4:	b2d2      	uxtb	r2, r2
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	3a01      	subs	r2, #1
 8004df2:	60fa      	str	r2, [r7, #12]
 8004df4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004df8:	b2da      	uxtb	r2, r3
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	701a      	strb	r2, [r3, #0]
 8004dfe:	e006      	b.n	8004e0e <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	3b01      	subs	r3, #1
 8004e04:	60fb      	str	r3, [r7, #12]
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	b2da      	uxtb	r2, r3
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2b7f      	cmp	r3, #127	@ 0x7f
 8004e12:	d912      	bls.n	8004e3a <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	09da      	lsrs	r2, r3, #7
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	3b01      	subs	r3, #1
 8004e1c:	60fb      	str	r3, [r7, #12]
 8004e1e:	b2d2      	uxtb	r2, r2
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	68fa      	ldr	r2, [r7, #12]
 8004e2a:	3a01      	subs	r2, #1
 8004e2c:	60fa      	str	r2, [r7, #12]
 8004e2e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004e32:	b2da      	uxtb	r2, r3
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	701a      	strb	r2, [r3, #0]
 8004e38:	e006      	b.n	8004e48 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	3b01      	subs	r3, #1
 8004e3e:	60fb      	str	r3, [r7, #12]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	b2da      	uxtb	r2, r3
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004e48:	4b36      	ldr	r3, [pc, #216]	@ (8004f24 <_SendPacket+0x1c4>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004e4e:	4b34      	ldr	r3, [pc, #208]	@ (8004f20 <_SendPacket+0x1c0>)
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	69ba      	ldr	r2, [r7, #24]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	623b      	str	r3, [r7, #32]
 8004e60:	e00b      	b.n	8004e7a <_SendPacket+0x11a>
 8004e62:	6a3b      	ldr	r3, [r7, #32]
 8004e64:	b2da      	uxtb	r2, r3
 8004e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e68:	1c59      	adds	r1, r3, #1
 8004e6a:	6279      	str	r1, [r7, #36]	@ 0x24
 8004e6c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004e70:	b2d2      	uxtb	r2, r2
 8004e72:	701a      	strb	r2, [r3, #0]
 8004e74:	6a3b      	ldr	r3, [r7, #32]
 8004e76:	09db      	lsrs	r3, r3, #7
 8004e78:	623b      	str	r3, [r7, #32]
 8004e7a:	6a3b      	ldr	r3, [r7, #32]
 8004e7c:	2b7f      	cmp	r3, #127	@ 0x7f
 8004e7e:	d8f0      	bhi.n	8004e62 <_SendPacket+0x102>
 8004e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e82:	1c5a      	adds	r2, r3, #1
 8004e84:	627a      	str	r2, [r7, #36]	@ 0x24
 8004e86:	6a3a      	ldr	r2, [r7, #32]
 8004e88:	b2d2      	uxtb	r2, r2
 8004e8a:	701a      	strb	r2, [r3, #0]
 8004e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e8e:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8004e90:	4b23      	ldr	r3, [pc, #140]	@ (8004f20 <_SendPacket+0x1c0>)
 8004e92:	785b      	ldrb	r3, [r3, #1]
 8004e94:	4618      	mov	r0, r3
 8004e96:	68ba      	ldr	r2, [r7, #8]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	68f9      	ldr	r1, [r7, #12]
 8004ea0:	f7fb f99e 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d003      	beq.n	8004eb6 <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004eae:	4a1c      	ldr	r2, [pc, #112]	@ (8004f20 <_SendPacket+0x1c0>)
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	60d3      	str	r3, [r2, #12]
 8004eb4:	e00b      	b.n	8004ece <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8004eb6:	4b1a      	ldr	r3, [pc, #104]	@ (8004f20 <_SendPacket+0x1c0>)
 8004eb8:	781b      	ldrb	r3, [r3, #0]
 8004eba:	3301      	adds	r3, #1
 8004ebc:	b2da      	uxtb	r2, r3
 8004ebe:	4b18      	ldr	r3, [pc, #96]	@ (8004f20 <_SendPacket+0x1c0>)
 8004ec0:	701a      	strb	r2, [r3, #0]
 8004ec2:	e004      	b.n	8004ece <_SendPacket+0x16e>
    goto SendDone;
 8004ec4:	bf00      	nop
 8004ec6:	e002      	b.n	8004ece <_SendPacket+0x16e>
      goto SendDone;
 8004ec8:	bf00      	nop
 8004eca:	e000      	b.n	8004ece <_SendPacket+0x16e>
      goto SendDone;
 8004ecc:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8004ece:	4b14      	ldr	r3, [pc, #80]	@ (8004f20 <_SendPacket+0x1c0>)
 8004ed0:	7e1b      	ldrb	r3, [r3, #24]
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	4a14      	ldr	r2, [pc, #80]	@ (8004f28 <_SendPacket+0x1c8>)
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	005b      	lsls	r3, r3, #1
 8004eda:	440b      	add	r3, r1
 8004edc:	00db      	lsls	r3, r3, #3
 8004ede:	4413      	add	r3, r2
 8004ee0:	336c      	adds	r3, #108	@ 0x6c
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8004f20 <_SendPacket+0x1c0>)
 8004ee6:	7e1b      	ldrb	r3, [r3, #24]
 8004ee8:	4618      	mov	r0, r3
 8004eea:	490f      	ldr	r1, [pc, #60]	@ (8004f28 <_SendPacket+0x1c8>)
 8004eec:	4603      	mov	r3, r0
 8004eee:	005b      	lsls	r3, r3, #1
 8004ef0:	4403      	add	r3, r0
 8004ef2:	00db      	lsls	r3, r3, #3
 8004ef4:	440b      	add	r3, r1
 8004ef6:	3370      	adds	r3, #112	@ 0x70
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d00b      	beq.n	8004f16 <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8004efe:	4b08      	ldr	r3, [pc, #32]	@ (8004f20 <_SendPacket+0x1c0>)
 8004f00:	789b      	ldrb	r3, [r3, #2]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d107      	bne.n	8004f16 <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004f06:	4b06      	ldr	r3, [pc, #24]	@ (8004f20 <_SendPacket+0x1c0>)
 8004f08:	2201      	movs	r2, #1
 8004f0a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8004f0c:	f7ff fe46 	bl	8004b9c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8004f10:	4b03      	ldr	r3, [pc, #12]	@ (8004f20 <_SendPacket+0x1c0>)
 8004f12:	2200      	movs	r2, #0
 8004f14:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8004f16:	bf00      	nop
 8004f18:	3728      	adds	r7, #40	@ 0x28
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	20014384 	.word	0x20014384
 8004f24:	e0001004 	.word	0xe0001004
 8004f28:	20012ec4 	.word	0x20012ec4

08004f2c <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b08a      	sub	sp, #40	@ 0x28
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	460b      	mov	r3, r1
 8004f36:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	691b      	ldr	r3, [r3, #16]
 8004f3c:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	3301      	adds	r3, #1
 8004f42:	2b80      	cmp	r3, #128	@ 0x80
 8004f44:	d80a      	bhi.n	8004f5c <_StoreChar+0x30>
    *(p->pPayload++) = c;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	1c59      	adds	r1, r3, #1
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	6051      	str	r1, [r2, #4]
 8004f50:	78fa      	ldrb	r2, [r7, #3]
 8004f52:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	1c5a      	adds	r2, r3, #1
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	691b      	ldr	r3, [r3, #16]
 8004f60:	2b80      	cmp	r3, #128	@ 0x80
 8004f62:	d15a      	bne.n	800501a <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	691a      	ldr	r2, [r3, #16]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	b2d2      	uxtb	r2, r2
 8004f6e:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	623b      	str	r3, [r7, #32]
 8004f84:	e00b      	b.n	8004f9e <_StoreChar+0x72>
 8004f86:	6a3b      	ldr	r3, [r7, #32]
 8004f88:	b2da      	uxtb	r2, r3
 8004f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8c:	1c59      	adds	r1, r3, #1
 8004f8e:	6279      	str	r1, [r7, #36]	@ 0x24
 8004f90:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004f94:	b2d2      	uxtb	r2, r2
 8004f96:	701a      	strb	r2, [r3, #0]
 8004f98:	6a3b      	ldr	r3, [r7, #32]
 8004f9a:	09db      	lsrs	r3, r3, #7
 8004f9c:	623b      	str	r3, [r7, #32]
 8004f9e:	6a3b      	ldr	r3, [r7, #32]
 8004fa0:	2b7f      	cmp	r3, #127	@ 0x7f
 8004fa2:	d8f0      	bhi.n	8004f86 <_StoreChar+0x5a>
 8004fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa6:	1c5a      	adds	r2, r3, #1
 8004fa8:	627a      	str	r2, [r7, #36]	@ 0x24
 8004faa:	6a3a      	ldr	r2, [r7, #32]
 8004fac:	b2d2      	uxtb	r2, r2
 8004fae:	701a      	strb	r2, [r3, #0]
 8004fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb2:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	61fb      	str	r3, [r7, #28]
 8004fb8:	2300      	movs	r3, #0
 8004fba:	61bb      	str	r3, [r7, #24]
 8004fbc:	e00b      	b.n	8004fd6 <_StoreChar+0xaa>
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	b2da      	uxtb	r2, r3
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	1c59      	adds	r1, r3, #1
 8004fc6:	61f9      	str	r1, [r7, #28]
 8004fc8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004fcc:	b2d2      	uxtb	r2, r2
 8004fce:	701a      	strb	r2, [r3, #0]
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	09db      	lsrs	r3, r3, #7
 8004fd4:	61bb      	str	r3, [r7, #24]
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	2b7f      	cmp	r3, #127	@ 0x7f
 8004fda:	d8f0      	bhi.n	8004fbe <_StoreChar+0x92>
 8004fdc:	69fb      	ldr	r3, [r7, #28]
 8004fde:	1c5a      	adds	r2, r3, #1
 8004fe0:	61fa      	str	r2, [r7, #28]
 8004fe2:	69ba      	ldr	r2, [r7, #24]
 8004fe4:	b2d2      	uxtb	r2, r2
 8004fe6:	701a      	strb	r2, [r3, #0]
 8004fe8:	69fb      	ldr	r3, [r7, #28]
 8004fea:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	221a      	movs	r2, #26
 8004ff2:	6939      	ldr	r1, [r7, #16]
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f7ff feb3 	bl	8004d60 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7ff fdbf 	bl	8004b82 <_PreparePacket>
 8005004:	4602      	mov	r2, r0
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	1c5a      	adds	r2, r3, #1
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	611a      	str	r2, [r3, #16]
  }
}
 800501a:	bf00      	nop
 800501c:	3728      	adds	r7, #40	@ 0x28
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
	...

08005024 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005024:	b580      	push	{r7, lr}
 8005026:	b08a      	sub	sp, #40	@ 0x28
 8005028:	af00      	add	r7, sp, #0
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
 8005030:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8005036:	2301      	movs	r3, #1
 8005038:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800503a:	2301      	movs	r3, #1
 800503c:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800503e:	e007      	b.n	8005050 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8005040:	6a3a      	ldr	r2, [r7, #32]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	fbb2 f3f3 	udiv	r3, r2, r3
 8005048:	623b      	str	r3, [r7, #32]
    Width++;
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	3301      	adds	r3, #1
 800504e:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8005050:	6a3a      	ldr	r2, [r7, #32]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	429a      	cmp	r2, r3
 8005056:	d2f3      	bcs.n	8005040 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8005058:	683a      	ldr	r2, [r7, #0]
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	429a      	cmp	r2, r3
 800505e:	d901      	bls.n	8005064 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8005064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005066:	f003 0301 	and.w	r3, r3, #1
 800506a:	2b00      	cmp	r3, #0
 800506c:	d000      	beq.n	8005070 <_PrintUnsigned+0x4c>
 800506e:	e01f      	b.n	80050b0 <_PrintUnsigned+0x8c>
    if (FieldWidth != 0u) {
 8005070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005072:	2b00      	cmp	r3, #0
 8005074:	d01c      	beq.n	80050b0 <_PrintUnsigned+0x8c>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8005076:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005078:	f003 0302 	and.w	r3, r3, #2
 800507c:	2b00      	cmp	r3, #0
 800507e:	d005      	beq.n	800508c <_PrintUnsigned+0x68>
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d102      	bne.n	800508c <_PrintUnsigned+0x68>
        c = '0';
 8005086:	2330      	movs	r3, #48	@ 0x30
 8005088:	76fb      	strb	r3, [r7, #27]
 800508a:	e001      	b.n	8005090 <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
 800508c:	2320      	movs	r3, #32
 800508e:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005090:	e007      	b.n	80050a2 <_PrintUnsigned+0x7e>
        FieldWidth--;
 8005092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005094:	3b01      	subs	r3, #1
 8005096:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 8005098:	7efb      	ldrb	r3, [r7, #27]
 800509a:	4619      	mov	r1, r3
 800509c:	68f8      	ldr	r0, [r7, #12]
 800509e:	f7ff ff45 	bl	8004f2c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80050a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d003      	beq.n	80050b0 <_PrintUnsigned+0x8c>
 80050a8:	69fa      	ldr	r2, [r7, #28]
 80050aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d3f0      	bcc.n	8005092 <_PrintUnsigned+0x6e>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d903      	bls.n	80050be <_PrintUnsigned+0x9a>
      NumDigits--;
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	3b01      	subs	r3, #1
 80050ba:	603b      	str	r3, [r7, #0]
 80050bc:	e009      	b.n	80050d2 <_PrintUnsigned+0xae>
    } else {
      Div = v / Digit;
 80050be:	68ba      	ldr	r2, [r7, #8]
 80050c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050c6:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 80050c8:	697a      	ldr	r2, [r7, #20]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d200      	bcs.n	80050d2 <_PrintUnsigned+0xae>
        break;
 80050d0:	e005      	b.n	80050de <_PrintUnsigned+0xba>
      }
    }
    Digit *= Base;
 80050d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	fb02 f303 	mul.w	r3, r2, r3
 80050da:	627b      	str	r3, [r7, #36]	@ 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80050dc:	e7e8      	b.n	80050b0 <_PrintUnsigned+0x8c>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 80050de:	68ba      	ldr	r2, [r7, #8]
 80050e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e6:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050ec:	fb02 f303 	mul.w	r3, r2, r3
 80050f0:	68ba      	ldr	r2, [r7, #8]
 80050f2:	1ad3      	subs	r3, r2, r3
 80050f4:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 80050f6:	4a15      	ldr	r2, [pc, #84]	@ (800514c <_PrintUnsigned+0x128>)
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	4413      	add	r3, r2
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	4619      	mov	r1, r3
 8005100:	68f8      	ldr	r0, [r7, #12]
 8005102:	f7ff ff13 	bl	8004f2c <_StoreChar>
    Digit /= Base;
 8005106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	fbb2 f3f3 	udiv	r3, r2, r3
 800510e:	627b      	str	r3, [r7, #36]	@ 0x24
  } while (Digit);
 8005110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1e3      	bne.n	80050de <_PrintUnsigned+0xba>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8005116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005118:	f003 0301 	and.w	r3, r3, #1
 800511c:	2b00      	cmp	r3, #0
 800511e:	d011      	beq.n	8005144 <_PrintUnsigned+0x120>
    if (FieldWidth != 0u) {
 8005120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00e      	beq.n	8005144 <_PrintUnsigned+0x120>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005126:	e006      	b.n	8005136 <_PrintUnsigned+0x112>
        FieldWidth--;
 8005128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800512a:	3b01      	subs	r3, #1
 800512c:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, ' ');
 800512e:	2120      	movs	r1, #32
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	f7ff fefb 	bl	8004f2c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005138:	2b00      	cmp	r3, #0
 800513a:	d003      	beq.n	8005144 <_PrintUnsigned+0x120>
 800513c:	69fa      	ldr	r2, [r7, #28]
 800513e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005140:	429a      	cmp	r2, r3
 8005142:	d3f1      	bcc.n	8005128 <_PrintUnsigned+0x104>
      }
    }
  }
}
 8005144:	bf00      	nop
 8005146:	3728      	adds	r7, #40	@ 0x28
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}
 800514c:	080067a8 	.word	0x080067a8

08005150 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005150:	b580      	push	{r7, lr}
 8005152:	b088      	sub	sp, #32
 8005154:	af02      	add	r7, sp, #8
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	607a      	str	r2, [r7, #4]
 800515c:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	2b00      	cmp	r3, #0
 8005162:	bfb8      	it	lt
 8005164:	425b      	neglt	r3, r3
 8005166:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8005168:	2301      	movs	r3, #1
 800516a:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800516c:	e007      	b.n	800517e <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	693a      	ldr	r2, [r7, #16]
 8005172:	fb92 f3f3 	sdiv	r3, r2, r3
 8005176:	613b      	str	r3, [r7, #16]
    Width++;
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	3301      	adds	r3, #1
 800517c:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	693a      	ldr	r2, [r7, #16]
 8005182:	429a      	cmp	r2, r3
 8005184:	daf3      	bge.n	800516e <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8005186:	683a      	ldr	r2, [r7, #0]
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	429a      	cmp	r2, r3
 800518c:	d901      	bls.n	8005192 <_PrintInt+0x42>
    Width = NumDigits;
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8005192:	6a3b      	ldr	r3, [r7, #32]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d00a      	beq.n	80051ae <_PrintInt+0x5e>
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	2b00      	cmp	r3, #0
 800519c:	db04      	blt.n	80051a8 <_PrintInt+0x58>
 800519e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a0:	f003 0304 	and.w	r3, r3, #4
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d002      	beq.n	80051ae <_PrintInt+0x5e>
    FieldWidth--;
 80051a8:	6a3b      	ldr	r3, [r7, #32]
 80051aa:	3b01      	subs	r3, #1
 80051ac:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 80051ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b0:	f003 0302 	and.w	r3, r3, #2
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d002      	beq.n	80051be <_PrintInt+0x6e>
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d016      	beq.n	80051ec <_PrintInt+0x9c>
 80051be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c0:	f003 0301 	and.w	r3, r3, #1
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d111      	bne.n	80051ec <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 80051c8:	6a3b      	ldr	r3, [r7, #32]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d00e      	beq.n	80051ec <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80051ce:	e006      	b.n	80051de <_PrintInt+0x8e>
        FieldWidth--;
 80051d0:	6a3b      	ldr	r3, [r7, #32]
 80051d2:	3b01      	subs	r3, #1
 80051d4:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 80051d6:	2120      	movs	r1, #32
 80051d8:	68f8      	ldr	r0, [r7, #12]
 80051da:	f7ff fea7 	bl	8004f2c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80051de:	6a3b      	ldr	r3, [r7, #32]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d003      	beq.n	80051ec <_PrintInt+0x9c>
 80051e4:	697a      	ldr	r2, [r7, #20]
 80051e6:	6a3b      	ldr	r3, [r7, #32]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d3f1      	bcc.n	80051d0 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	da07      	bge.n	8005202 <_PrintInt+0xb2>
    v = -v;
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	425b      	negs	r3, r3
 80051f6:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 80051f8:	212d      	movs	r1, #45	@ 0x2d
 80051fa:	68f8      	ldr	r0, [r7, #12]
 80051fc:	f7ff fe96 	bl	8004f2c <_StoreChar>
 8005200:	e008      	b.n	8005214 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8005202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005204:	f003 0304 	and.w	r3, r3, #4
 8005208:	2b00      	cmp	r3, #0
 800520a:	d003      	beq.n	8005214 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 800520c:	212b      	movs	r1, #43	@ 0x2b
 800520e:	68f8      	ldr	r0, [r7, #12]
 8005210:	f7ff fe8c 	bl	8004f2c <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8005214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005216:	f003 0302 	and.w	r3, r3, #2
 800521a:	2b00      	cmp	r3, #0
 800521c:	d019      	beq.n	8005252 <_PrintInt+0x102>
 800521e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005220:	f003 0301 	and.w	r3, r3, #1
 8005224:	2b00      	cmp	r3, #0
 8005226:	d114      	bne.n	8005252 <_PrintInt+0x102>
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d111      	bne.n	8005252 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 800522e:	6a3b      	ldr	r3, [r7, #32]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d00e      	beq.n	8005252 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005234:	e006      	b.n	8005244 <_PrintInt+0xf4>
        FieldWidth--;
 8005236:	6a3b      	ldr	r3, [r7, #32]
 8005238:	3b01      	subs	r3, #1
 800523a:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 800523c:	2130      	movs	r1, #48	@ 0x30
 800523e:	68f8      	ldr	r0, [r7, #12]
 8005240:	f7ff fe74 	bl	8004f2c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005244:	6a3b      	ldr	r3, [r7, #32]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <_PrintInt+0x102>
 800524a:	697a      	ldr	r2, [r7, #20]
 800524c:	6a3b      	ldr	r3, [r7, #32]
 800524e:	429a      	cmp	r2, r3
 8005250:	d3f1      	bcc.n	8005236 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 8005252:	68b9      	ldr	r1, [r7, #8]
 8005254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005256:	9301      	str	r3, [sp, #4]
 8005258:	6a3b      	ldr	r3, [r7, #32]
 800525a:	9300      	str	r3, [sp, #0]
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	68f8      	ldr	r0, [r7, #12]
 8005262:	f7ff fedf 	bl	8005024 <_PrintUnsigned>
}
 8005266:	bf00      	nop
 8005268:	3718      	adds	r7, #24
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
	...

08005270 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8005270:	b580      	push	{r7, lr}
 8005272:	b098      	sub	sp, #96	@ 0x60
 8005274:	af02      	add	r7, sp, #8
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800527c:	f3ef 8311 	mrs	r3, BASEPRI
 8005280:	f04f 0120 	mov.w	r1, #32
 8005284:	f381 8811 	msr	BASEPRI, r1
 8005288:	633b      	str	r3, [r7, #48]	@ 0x30
 800528a:	48b7      	ldr	r0, [pc, #732]	@ (8005568 <_VPrintTarget+0x2f8>)
 800528c:	f7ff fc79 	bl	8004b82 <_PreparePacket>
 8005290:	62f8      	str	r0, [r7, #44]	@ 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 8005292:	4bb5      	ldr	r3, [pc, #724]	@ (8005568 <_VPrintTarget+0x2f8>)
 8005294:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 8005296:	2300      	movs	r3, #0
 8005298:	627b      	str	r3, [r7, #36]	@ 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 800529a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800529c:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	3301      	adds	r3, #1
 80052a2:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    sFormat++;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	3301      	adds	r3, #1
 80052b4:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 80052b6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	f000 8183 	beq.w	80055c6 <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 80052c0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80052c4:	2b25      	cmp	r3, #37	@ 0x25
 80052c6:	f040 8170 	bne.w	80055aa <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 80052ca:	2300      	movs	r3, #0
 80052cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      v = 1;
 80052ce:	2301      	movs	r3, #1
 80052d0:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        c = *sFormat;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	781b      	ldrb	r3, [r3, #0]
 80052d6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        switch (c) {
 80052da:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80052de:	3b23      	subs	r3, #35	@ 0x23
 80052e0:	2b0d      	cmp	r3, #13
 80052e2:	d83f      	bhi.n	8005364 <_VPrintTarget+0xf4>
 80052e4:	a201      	add	r2, pc, #4	@ (adr r2, 80052ec <_VPrintTarget+0x7c>)
 80052e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ea:	bf00      	nop
 80052ec:	08005355 	.word	0x08005355
 80052f0:	08005365 	.word	0x08005365
 80052f4:	08005365 	.word	0x08005365
 80052f8:	08005365 	.word	0x08005365
 80052fc:	08005365 	.word	0x08005365
 8005300:	08005365 	.word	0x08005365
 8005304:	08005365 	.word	0x08005365
 8005308:	08005365 	.word	0x08005365
 800530c:	08005345 	.word	0x08005345
 8005310:	08005365 	.word	0x08005365
 8005314:	08005325 	.word	0x08005325
 8005318:	08005365 	.word	0x08005365
 800531c:	08005365 	.word	0x08005365
 8005320:	08005335 	.word	0x08005335
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8005324:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005326:	f043 0301 	orr.w	r3, r3, #1
 800532a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	3301      	adds	r3, #1
 8005330:	60fb      	str	r3, [r7, #12]
 8005332:	e01a      	b.n	800536a <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8005334:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005336:	f043 0302 	orr.w	r3, r3, #2
 800533a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	3301      	adds	r3, #1
 8005340:	60fb      	str	r3, [r7, #12]
 8005342:	e012      	b.n	800536a <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8005344:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005346:	f043 0304 	orr.w	r3, r3, #4
 800534a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	3301      	adds	r3, #1
 8005350:	60fb      	str	r3, [r7, #12]
 8005352:	e00a      	b.n	800536a <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8005354:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005356:	f043 0308 	orr.w	r3, r3, #8
 800535a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	3301      	adds	r3, #1
 8005360:	60fb      	str	r3, [r7, #12]
 8005362:	e002      	b.n	800536a <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8005364:	2300      	movs	r3, #0
 8005366:	653b      	str	r3, [r7, #80]	@ 0x50
 8005368:	bf00      	nop
        }
      } while (v);
 800536a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800536c:	2b00      	cmp	r3, #0
 800536e:	d1b0      	bne.n	80052d2 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8005370:	2300      	movs	r3, #0
 8005372:	647b      	str	r3, [r7, #68]	@ 0x44
      do {
        c = *sFormat;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if ((c < '0') || (c > '9')) {
 800537c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005380:	2b2f      	cmp	r3, #47	@ 0x2f
 8005382:	d912      	bls.n	80053aa <_VPrintTarget+0x13a>
 8005384:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005388:	2b39      	cmp	r3, #57	@ 0x39
 800538a:	d80e      	bhi.n	80053aa <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	3301      	adds	r3, #1
 8005390:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8005392:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005394:	4613      	mov	r3, r2
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	4413      	add	r3, r2
 800539a:	005b      	lsls	r3, r3, #1
 800539c:	461a      	mov	r2, r3
 800539e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80053a2:	4413      	add	r3, r2
 80053a4:	3b30      	subs	r3, #48	@ 0x30
 80053a6:	647b      	str	r3, [r7, #68]	@ 0x44
        c = *sFormat;
 80053a8:	e7e4      	b.n	8005374 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 80053aa:	2300      	movs	r3, #0
 80053ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
      c = *sFormat;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	781b      	ldrb	r3, [r3, #0]
 80053b2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (c == '.') {
 80053b6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80053ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80053bc:	d11d      	bne.n	80053fa <_VPrintTarget+0x18a>
        sFormat++;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	3301      	adds	r3, #1
 80053c2:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	781b      	ldrb	r3, [r3, #0]
 80053c8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          if ((c < '0') || (c > '9')) {
 80053cc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80053d0:	2b2f      	cmp	r3, #47	@ 0x2f
 80053d2:	d912      	bls.n	80053fa <_VPrintTarget+0x18a>
 80053d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80053d8:	2b39      	cmp	r3, #57	@ 0x39
 80053da:	d80e      	bhi.n	80053fa <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	3301      	adds	r3, #1
 80053e0:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 80053e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80053e4:	4613      	mov	r3, r2
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	4413      	add	r3, r2
 80053ea:	005b      	lsls	r3, r3, #1
 80053ec:	461a      	mov	r2, r3
 80053ee:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80053f2:	4413      	add	r3, r2
 80053f4:	3b30      	subs	r3, #48	@ 0x30
 80053f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
          c = *sFormat;
 80053f8:	e7e4      	b.n	80053c4 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8005402:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005406:	2b6c      	cmp	r3, #108	@ 0x6c
 8005408:	d003      	beq.n	8005412 <_VPrintTarget+0x1a2>
 800540a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800540e:	2b68      	cmp	r3, #104	@ 0x68
 8005410:	d107      	bne.n	8005422 <_VPrintTarget+0x1b2>
          c = *sFormat;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	781b      	ldrb	r3, [r3, #0]
 8005416:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          sFormat++;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	3301      	adds	r3, #1
 800541e:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8005420:	e7ef      	b.n	8005402 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8005422:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005426:	2b25      	cmp	r3, #37	@ 0x25
 8005428:	f000 80b3 	beq.w	8005592 <_VPrintTarget+0x322>
 800542c:	2b25      	cmp	r3, #37	@ 0x25
 800542e:	f2c0 80b7 	blt.w	80055a0 <_VPrintTarget+0x330>
 8005432:	2b78      	cmp	r3, #120	@ 0x78
 8005434:	f300 80b4 	bgt.w	80055a0 <_VPrintTarget+0x330>
 8005438:	2b58      	cmp	r3, #88	@ 0x58
 800543a:	f2c0 80b1 	blt.w	80055a0 <_VPrintTarget+0x330>
 800543e:	3b58      	subs	r3, #88	@ 0x58
 8005440:	2b20      	cmp	r3, #32
 8005442:	f200 80ad 	bhi.w	80055a0 <_VPrintTarget+0x330>
 8005446:	a201      	add	r2, pc, #4	@ (adr r2, 800544c <_VPrintTarget+0x1dc>)
 8005448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800544c:	08005543 	.word	0x08005543
 8005450:	080055a1 	.word	0x080055a1
 8005454:	080055a1 	.word	0x080055a1
 8005458:	080055a1 	.word	0x080055a1
 800545c:	080055a1 	.word	0x080055a1
 8005460:	080055a1 	.word	0x080055a1
 8005464:	080055a1 	.word	0x080055a1
 8005468:	080055a1 	.word	0x080055a1
 800546c:	080055a1 	.word	0x080055a1
 8005470:	080055a1 	.word	0x080055a1
 8005474:	080055a1 	.word	0x080055a1
 8005478:	080054d1 	.word	0x080054d1
 800547c:	080054f7 	.word	0x080054f7
 8005480:	080055a1 	.word	0x080055a1
 8005484:	080055a1 	.word	0x080055a1
 8005488:	080055a1 	.word	0x080055a1
 800548c:	080055a1 	.word	0x080055a1
 8005490:	080055a1 	.word	0x080055a1
 8005494:	080055a1 	.word	0x080055a1
 8005498:	080055a1 	.word	0x080055a1
 800549c:	080055a1 	.word	0x080055a1
 80054a0:	080055a1 	.word	0x080055a1
 80054a4:	080055a1 	.word	0x080055a1
 80054a8:	080055a1 	.word	0x080055a1
 80054ac:	0800556d 	.word	0x0800556d
 80054b0:	080055a1 	.word	0x080055a1
 80054b4:	080055a1 	.word	0x080055a1
 80054b8:	080055a1 	.word	0x080055a1
 80054bc:	080055a1 	.word	0x080055a1
 80054c0:	0800551d 	.word	0x0800551d
 80054c4:	080055a1 	.word	0x080055a1
 80054c8:	080055a1 	.word	0x080055a1
 80054cc:	08005543 	.word	0x08005543
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	1d19      	adds	r1, r3, #4
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	6011      	str	r1, [r2, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	653b      	str	r3, [r7, #80]	@ 0x50
        c0 = (char)v;
 80054de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        _StoreChar(&BufferDesc, c0);
 80054e4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80054e8:	f107 0314 	add.w	r3, r7, #20
 80054ec:	4611      	mov	r1, r2
 80054ee:	4618      	mov	r0, r3
 80054f0:	f7ff fd1c 	bl	8004f2c <_StoreChar>
        break;
 80054f4:	e055      	b.n	80055a2 <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	1d19      	adds	r1, r3, #4
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	6011      	str	r1, [r2, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005504:	f107 0014 	add.w	r0, r7, #20
 8005508:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800550a:	9301      	str	r3, [sp, #4]
 800550c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800550e:	9300      	str	r3, [sp, #0]
 8005510:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005512:	220a      	movs	r2, #10
 8005514:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005516:	f7ff fe1b 	bl	8005150 <_PrintInt>
        break;
 800551a:	e042      	b.n	80055a2 <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	1d19      	adds	r1, r3, #4
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	6011      	str	r1, [r2, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 800552a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800552c:	f107 0014 	add.w	r0, r7, #20
 8005530:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005532:	9301      	str	r3, [sp, #4]
 8005534:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005536:	9300      	str	r3, [sp, #0]
 8005538:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800553a:	220a      	movs	r2, #10
 800553c:	f7ff fd72 	bl	8005024 <_PrintUnsigned>
        break;
 8005540:	e02f      	b.n	80055a2 <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	1d19      	adds	r1, r3, #4
 8005548:	687a      	ldr	r2, [r7, #4]
 800554a:	6011      	str	r1, [r2, #0]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8005550:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005552:	f107 0014 	add.w	r0, r7, #20
 8005556:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005558:	9301      	str	r3, [sp, #4]
 800555a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800555c:	9300      	str	r3, [sp, #0]
 800555e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005560:	2210      	movs	r2, #16
 8005562:	f7ff fd5f 	bl	8005024 <_PrintUnsigned>
        break;
 8005566:	e01c      	b.n	80055a2 <_VPrintTarget+0x332>
 8005568:	200143b4 	.word	0x200143b4
      case 'p':
        v = va_arg(*pParamList, int);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	1d19      	adds	r1, r3, #4
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	6011      	str	r1, [r2, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 800557a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800557c:	f107 0014 	add.w	r0, r7, #20
 8005580:	2300      	movs	r3, #0
 8005582:	9301      	str	r3, [sp, #4]
 8005584:	2308      	movs	r3, #8
 8005586:	9300      	str	r3, [sp, #0]
 8005588:	2308      	movs	r3, #8
 800558a:	2210      	movs	r2, #16
 800558c:	f7ff fd4a 	bl	8005024 <_PrintUnsigned>
        break;
 8005590:	e007      	b.n	80055a2 <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8005592:	f107 0314 	add.w	r3, r7, #20
 8005596:	2125      	movs	r1, #37	@ 0x25
 8005598:	4618      	mov	r0, r3
 800559a:	f7ff fcc7 	bl	8004f2c <_StoreChar>
        break;
 800559e:	e000      	b.n	80055a2 <_VPrintTarget+0x332>
      default:
        break;
 80055a0:	bf00      	nop
      }
      sFormat++;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	3301      	adds	r3, #1
 80055a6:	60fb      	str	r3, [r7, #12]
 80055a8:	e007      	b.n	80055ba <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 80055aa:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80055ae:	f107 0314 	add.w	r3, r7, #20
 80055b2:	4611      	mov	r1, r2
 80055b4:	4618      	mov	r0, r3
 80055b6:	f7ff fcb9 	bl	8004f2c <_StoreChar>
    }
  } while (*sFormat);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	781b      	ldrb	r3, [r3, #0]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	f47f ae72 	bne.w	80052a8 <_VPrintTarget+0x38>
 80055c4:	e000      	b.n	80055c8 <_VPrintTarget+0x358>
      break;
 80055c6:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 80055c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d041      	beq.n	8005652 <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 80055ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	b2d2      	uxtb	r2, r2
 80055d4:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 80055d6:	69bb      	ldr	r3, [r7, #24]
 80055d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80055da:	6a3b      	ldr	r3, [r7, #32]
 80055dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055de:	e00b      	b.n	80055f8 <_VPrintTarget+0x388>
 80055e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055e2:	b2da      	uxtb	r2, r3
 80055e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055e6:	1c59      	adds	r1, r3, #1
 80055e8:	6439      	str	r1, [r7, #64]	@ 0x40
 80055ea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80055ee:	b2d2      	uxtb	r2, r2
 80055f0:	701a      	strb	r2, [r3, #0]
 80055f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055f4:	09db      	lsrs	r3, r3, #7
 80055f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80055fc:	d8f0      	bhi.n	80055e0 <_VPrintTarget+0x370>
 80055fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005600:	1c5a      	adds	r2, r3, #1
 8005602:	643a      	str	r2, [r7, #64]	@ 0x40
 8005604:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005606:	b2d2      	uxtb	r2, r2
 8005608:	701a      	strb	r2, [r3, #0]
 800560a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800560c:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 800560e:	69bb      	ldr	r3, [r7, #24]
 8005610:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005612:	2300      	movs	r3, #0
 8005614:	637b      	str	r3, [r7, #52]	@ 0x34
 8005616:	e00b      	b.n	8005630 <_VPrintTarget+0x3c0>
 8005618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800561a:	b2da      	uxtb	r2, r3
 800561c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800561e:	1c59      	adds	r1, r3, #1
 8005620:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005622:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005626:	b2d2      	uxtb	r2, r2
 8005628:	701a      	strb	r2, [r3, #0]
 800562a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800562c:	09db      	lsrs	r3, r3, #7
 800562e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005632:	2b7f      	cmp	r3, #127	@ 0x7f
 8005634:	d8f0      	bhi.n	8005618 <_VPrintTarget+0x3a8>
 8005636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005638:	1c5a      	adds	r2, r3, #1
 800563a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800563c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800563e:	b2d2      	uxtb	r2, r2
 8005640:	701a      	strb	r2, [r3, #0]
 8005642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005644:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005646:	69fb      	ldr	r3, [r7, #28]
 8005648:	69b9      	ldr	r1, [r7, #24]
 800564a:	221a      	movs	r2, #26
 800564c:	4618      	mov	r0, r3
 800564e:	f7ff fb87 	bl	8004d60 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8005652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005654:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8005658:	bf00      	nop
 800565a:	3758      	adds	r7, #88	@ 0x58
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005660:	b580      	push	{r7, lr}
 8005662:	b086      	sub	sp, #24
 8005664:	af02      	add	r7, sp, #8
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	607a      	str	r2, [r7, #4]
 800566c:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800566e:	2300      	movs	r3, #0
 8005670:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005674:	4917      	ldr	r1, [pc, #92]	@ (80056d4 <SEGGER_SYSVIEW_Init+0x74>)
 8005676:	4818      	ldr	r0, [pc, #96]	@ (80056d8 <SEGGER_SYSVIEW_Init+0x78>)
 8005678:	f7ff f942 	bl	8004900 <SEGGER_RTT_AllocUpBuffer>
 800567c:	4603      	mov	r3, r0
 800567e:	b2da      	uxtb	r2, r3
 8005680:	4b16      	ldr	r3, [pc, #88]	@ (80056dc <SEGGER_SYSVIEW_Init+0x7c>)
 8005682:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005684:	4b15      	ldr	r3, [pc, #84]	@ (80056dc <SEGGER_SYSVIEW_Init+0x7c>)
 8005686:	785a      	ldrb	r2, [r3, #1]
 8005688:	4b14      	ldr	r3, [pc, #80]	@ (80056dc <SEGGER_SYSVIEW_Init+0x7c>)
 800568a:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800568c:	4b13      	ldr	r3, [pc, #76]	@ (80056dc <SEGGER_SYSVIEW_Init+0x7c>)
 800568e:	7e1b      	ldrb	r3, [r3, #24]
 8005690:	4618      	mov	r0, r3
 8005692:	2300      	movs	r3, #0
 8005694:	9300      	str	r3, [sp, #0]
 8005696:	2308      	movs	r3, #8
 8005698:	4a11      	ldr	r2, [pc, #68]	@ (80056e0 <SEGGER_SYSVIEW_Init+0x80>)
 800569a:	490f      	ldr	r1, [pc, #60]	@ (80056d8 <SEGGER_SYSVIEW_Init+0x78>)
 800569c:	f7ff f9b4 	bl	8004a08 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80056a0:	4b0e      	ldr	r3, [pc, #56]	@ (80056dc <SEGGER_SYSVIEW_Init+0x7c>)
 80056a2:	2200      	movs	r2, #0
 80056a4:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80056a6:	4b0f      	ldr	r3, [pc, #60]	@ (80056e4 <SEGGER_SYSVIEW_Init+0x84>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a0c      	ldr	r2, [pc, #48]	@ (80056dc <SEGGER_SYSVIEW_Init+0x7c>)
 80056ac:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80056ae:	4a0b      	ldr	r2, [pc, #44]	@ (80056dc <SEGGER_SYSVIEW_Init+0x7c>)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80056b4:	4a09      	ldr	r2, [pc, #36]	@ (80056dc <SEGGER_SYSVIEW_Init+0x7c>)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80056ba:	4a08      	ldr	r2, [pc, #32]	@ (80056dc <SEGGER_SYSVIEW_Init+0x7c>)
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80056c0:	4a06      	ldr	r2, [pc, #24]	@ (80056dc <SEGGER_SYSVIEW_Init+0x7c>)
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 80056c6:	4b05      	ldr	r3, [pc, #20]	@ (80056dc <SEGGER_SYSVIEW_Init+0x7c>)
 80056c8:	2200      	movs	r2, #0
 80056ca:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 80056cc:	bf00      	nop
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	2001337c 	.word	0x2001337c
 80056d8:	08006774 	.word	0x08006774
 80056dc:	20014384 	.word	0x20014384
 80056e0:	2001437c 	.word	0x2001437c
 80056e4:	e0001004 	.word	0xe0001004

080056e8 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80056e8:	b480      	push	{r7}
 80056ea:	b083      	sub	sp, #12
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80056f0:	4a04      	ldr	r2, [pc, #16]	@ (8005704 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6113      	str	r3, [r2, #16]
}
 80056f6:	bf00      	nop
 80056f8:	370c      	adds	r7, #12
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr
 8005702:	bf00      	nop
 8005704:	20014384 	.word	0x20014384

08005708 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005708:	b580      	push	{r7, lr}
 800570a:	b084      	sub	sp, #16
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005710:	f3ef 8311 	mrs	r3, BASEPRI
 8005714:	f04f 0120 	mov.w	r1, #32
 8005718:	f381 8811 	msr	BASEPRI, r1
 800571c:	60fb      	str	r3, [r7, #12]
 800571e:	4808      	ldr	r0, [pc, #32]	@ (8005740 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8005720:	f7ff fa2f 	bl	8004b82 <_PreparePacket>
 8005724:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	68b9      	ldr	r1, [r7, #8]
 800572a:	68b8      	ldr	r0, [r7, #8]
 800572c:	f7ff fb18 	bl	8004d60 <_SendPacket>
  RECORD_END();
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f383 8811 	msr	BASEPRI, r3
}
 8005736:	bf00      	nop
 8005738:	3710      	adds	r7, #16
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	200143b4 	.word	0x200143b4

08005744 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005744:	b580      	push	{r7, lr}
 8005746:	b088      	sub	sp, #32
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800574e:	f3ef 8311 	mrs	r3, BASEPRI
 8005752:	f04f 0120 	mov.w	r1, #32
 8005756:	f381 8811 	msr	BASEPRI, r1
 800575a:	617b      	str	r3, [r7, #20]
 800575c:	4816      	ldr	r0, [pc, #88]	@ (80057b8 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800575e:	f7ff fa10 	bl	8004b82 <_PreparePacket>
 8005762:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	61fb      	str	r3, [r7, #28]
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	61bb      	str	r3, [r7, #24]
 8005770:	e00b      	b.n	800578a <SEGGER_SYSVIEW_RecordU32+0x46>
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	b2da      	uxtb	r2, r3
 8005776:	69fb      	ldr	r3, [r7, #28]
 8005778:	1c59      	adds	r1, r3, #1
 800577a:	61f9      	str	r1, [r7, #28]
 800577c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005780:	b2d2      	uxtb	r2, r2
 8005782:	701a      	strb	r2, [r3, #0]
 8005784:	69bb      	ldr	r3, [r7, #24]
 8005786:	09db      	lsrs	r3, r3, #7
 8005788:	61bb      	str	r3, [r7, #24]
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	2b7f      	cmp	r3, #127	@ 0x7f
 800578e:	d8f0      	bhi.n	8005772 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	1c5a      	adds	r2, r3, #1
 8005794:	61fa      	str	r2, [r7, #28]
 8005796:	69ba      	ldr	r2, [r7, #24]
 8005798:	b2d2      	uxtb	r2, r2
 800579a:	701a      	strb	r2, [r3, #0]
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	68f9      	ldr	r1, [r7, #12]
 80057a4:	6938      	ldr	r0, [r7, #16]
 80057a6:	f7ff fadb 	bl	8004d60 <_SendPacket>
  RECORD_END();
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	f383 8811 	msr	BASEPRI, r3
}
 80057b0:	bf00      	nop
 80057b2:	3720      	adds	r7, #32
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	200143b4 	.word	0x200143b4

080057bc <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80057bc:	b580      	push	{r7, lr}
 80057be:	b08c      	sub	sp, #48	@ 0x30
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	60f8      	str	r0, [r7, #12]
 80057c4:	60b9      	str	r1, [r7, #8]
 80057c6:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80057c8:	f3ef 8311 	mrs	r3, BASEPRI
 80057cc:	f04f 0120 	mov.w	r1, #32
 80057d0:	f381 8811 	msr	BASEPRI, r1
 80057d4:	61fb      	str	r3, [r7, #28]
 80057d6:	4825      	ldr	r0, [pc, #148]	@ (800586c <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80057d8:	f7ff f9d3 	bl	8004b82 <_PreparePacket>
 80057dc:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057ea:	e00b      	b.n	8005804 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80057ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ee:	b2da      	uxtb	r2, r3
 80057f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057f2:	1c59      	adds	r1, r3, #1
 80057f4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80057f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80057fa:	b2d2      	uxtb	r2, r2
 80057fc:	701a      	strb	r2, [r3, #0]
 80057fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005800:	09db      	lsrs	r3, r3, #7
 8005802:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005806:	2b7f      	cmp	r3, #127	@ 0x7f
 8005808:	d8f0      	bhi.n	80057ec <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800580a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800580c:	1c5a      	adds	r2, r3, #1
 800580e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005810:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005812:	b2d2      	uxtb	r2, r2
 8005814:	701a      	strb	r2, [r3, #0]
 8005816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005818:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	627b      	str	r3, [r7, #36]	@ 0x24
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	623b      	str	r3, [r7, #32]
 8005822:	e00b      	b.n	800583c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005824:	6a3b      	ldr	r3, [r7, #32]
 8005826:	b2da      	uxtb	r2, r3
 8005828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582a:	1c59      	adds	r1, r3, #1
 800582c:	6279      	str	r1, [r7, #36]	@ 0x24
 800582e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005832:	b2d2      	uxtb	r2, r2
 8005834:	701a      	strb	r2, [r3, #0]
 8005836:	6a3b      	ldr	r3, [r7, #32]
 8005838:	09db      	lsrs	r3, r3, #7
 800583a:	623b      	str	r3, [r7, #32]
 800583c:	6a3b      	ldr	r3, [r7, #32]
 800583e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005840:	d8f0      	bhi.n	8005824 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8005842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005844:	1c5a      	adds	r2, r3, #1
 8005846:	627a      	str	r2, [r7, #36]	@ 0x24
 8005848:	6a3a      	ldr	r2, [r7, #32]
 800584a:	b2d2      	uxtb	r2, r2
 800584c:	701a      	strb	r2, [r3, #0]
 800584e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005850:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005852:	68fa      	ldr	r2, [r7, #12]
 8005854:	6979      	ldr	r1, [r7, #20]
 8005856:	69b8      	ldr	r0, [r7, #24]
 8005858:	f7ff fa82 	bl	8004d60 <_SendPacket>
  RECORD_END();
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	f383 8811 	msr	BASEPRI, r3
}
 8005862:	bf00      	nop
 8005864:	3730      	adds	r7, #48	@ 0x30
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	200143b4 	.word	0x200143b4

08005870 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8005870:	b580      	push	{r7, lr}
 8005872:	b08e      	sub	sp, #56	@ 0x38
 8005874:	af00      	add	r7, sp, #0
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	60b9      	str	r1, [r7, #8]
 800587a:	607a      	str	r2, [r7, #4]
 800587c:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800587e:	f3ef 8311 	mrs	r3, BASEPRI
 8005882:	f04f 0120 	mov.w	r1, #32
 8005886:	f381 8811 	msr	BASEPRI, r1
 800588a:	61fb      	str	r3, [r7, #28]
 800588c:	4832      	ldr	r0, [pc, #200]	@ (8005958 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800588e:	f7ff f978 	bl	8004b82 <_PreparePacket>
 8005892:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005894:	69bb      	ldr	r3, [r7, #24]
 8005896:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	637b      	str	r3, [r7, #52]	@ 0x34
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	633b      	str	r3, [r7, #48]	@ 0x30
 80058a0:	e00b      	b.n	80058ba <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 80058a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a4:	b2da      	uxtb	r2, r3
 80058a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058a8:	1c59      	adds	r1, r3, #1
 80058aa:	6379      	str	r1, [r7, #52]	@ 0x34
 80058ac:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80058b0:	b2d2      	uxtb	r2, r2
 80058b2:	701a      	strb	r2, [r3, #0]
 80058b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b6:	09db      	lsrs	r3, r3, #7
 80058b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80058ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80058be:	d8f0      	bhi.n	80058a2 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 80058c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058c2:	1c5a      	adds	r2, r3, #1
 80058c4:	637a      	str	r2, [r7, #52]	@ 0x34
 80058c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058c8:	b2d2      	uxtb	r2, r2
 80058ca:	701a      	strb	r2, [r3, #0]
 80058cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058ce:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058d8:	e00b      	b.n	80058f2 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 80058da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058dc:	b2da      	uxtb	r2, r3
 80058de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058e0:	1c59      	adds	r1, r3, #1
 80058e2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80058e4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80058e8:	b2d2      	uxtb	r2, r2
 80058ea:	701a      	strb	r2, [r3, #0]
 80058ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ee:	09db      	lsrs	r3, r3, #7
 80058f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f4:	2b7f      	cmp	r3, #127	@ 0x7f
 80058f6:	d8f0      	bhi.n	80058da <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 80058f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058fa:	1c5a      	adds	r2, r3, #1
 80058fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005900:	b2d2      	uxtb	r2, r2
 8005902:	701a      	strb	r2, [r3, #0]
 8005904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005906:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	627b      	str	r3, [r7, #36]	@ 0x24
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	623b      	str	r3, [r7, #32]
 8005910:	e00b      	b.n	800592a <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8005912:	6a3b      	ldr	r3, [r7, #32]
 8005914:	b2da      	uxtb	r2, r3
 8005916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005918:	1c59      	adds	r1, r3, #1
 800591a:	6279      	str	r1, [r7, #36]	@ 0x24
 800591c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005920:	b2d2      	uxtb	r2, r2
 8005922:	701a      	strb	r2, [r3, #0]
 8005924:	6a3b      	ldr	r3, [r7, #32]
 8005926:	09db      	lsrs	r3, r3, #7
 8005928:	623b      	str	r3, [r7, #32]
 800592a:	6a3b      	ldr	r3, [r7, #32]
 800592c:	2b7f      	cmp	r3, #127	@ 0x7f
 800592e:	d8f0      	bhi.n	8005912 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8005930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005932:	1c5a      	adds	r2, r3, #1
 8005934:	627a      	str	r2, [r7, #36]	@ 0x24
 8005936:	6a3a      	ldr	r2, [r7, #32]
 8005938:	b2d2      	uxtb	r2, r2
 800593a:	701a      	strb	r2, [r3, #0]
 800593c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005940:	68fa      	ldr	r2, [r7, #12]
 8005942:	6979      	ldr	r1, [r7, #20]
 8005944:	69b8      	ldr	r0, [r7, #24]
 8005946:	f7ff fa0b 	bl	8004d60 <_SendPacket>
  RECORD_END();
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	f383 8811 	msr	BASEPRI, r3
}
 8005950:	bf00      	nop
 8005952:	3738      	adds	r7, #56	@ 0x38
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}
 8005958:	200143b4 	.word	0x200143b4

0800595c <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 800595c:	b580      	push	{r7, lr}
 800595e:	b090      	sub	sp, #64	@ 0x40
 8005960:	af00      	add	r7, sp, #0
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	60b9      	str	r1, [r7, #8]
 8005966:	607a      	str	r2, [r7, #4]
 8005968:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800596a:	f3ef 8311 	mrs	r3, BASEPRI
 800596e:	f04f 0120 	mov.w	r1, #32
 8005972:	f381 8811 	msr	BASEPRI, r1
 8005976:	61fb      	str	r3, [r7, #28]
 8005978:	4840      	ldr	r0, [pc, #256]	@ (8005a7c <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800597a:	f7ff f902 	bl	8004b82 <_PreparePacket>
 800597e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800598c:	e00b      	b.n	80059a6 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800598e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005990:	b2da      	uxtb	r2, r3
 8005992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005994:	1c59      	adds	r1, r3, #1
 8005996:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8005998:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800599c:	b2d2      	uxtb	r2, r2
 800599e:	701a      	strb	r2, [r3, #0]
 80059a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059a2:	09db      	lsrs	r3, r3, #7
 80059a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80059a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80059aa:	d8f0      	bhi.n	800598e <SEGGER_SYSVIEW_RecordU32x4+0x32>
 80059ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059ae:	1c5a      	adds	r2, r3, #1
 80059b0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80059b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80059b4:	b2d2      	uxtb	r2, r2
 80059b6:	701a      	strb	r2, [r3, #0]
 80059b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059ba:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	637b      	str	r3, [r7, #52]	@ 0x34
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80059c4:	e00b      	b.n	80059de <SEGGER_SYSVIEW_RecordU32x4+0x82>
 80059c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c8:	b2da      	uxtb	r2, r3
 80059ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059cc:	1c59      	adds	r1, r3, #1
 80059ce:	6379      	str	r1, [r7, #52]	@ 0x34
 80059d0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80059d4:	b2d2      	uxtb	r2, r2
 80059d6:	701a      	strb	r2, [r3, #0]
 80059d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059da:	09db      	lsrs	r3, r3, #7
 80059dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80059de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80059e2:	d8f0      	bhi.n	80059c6 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 80059e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059e6:	1c5a      	adds	r2, r3, #1
 80059e8:	637a      	str	r2, [r7, #52]	@ 0x34
 80059ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059ec:	b2d2      	uxtb	r2, r2
 80059ee:	701a      	strb	r2, [r3, #0]
 80059f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059f2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059fc:	e00b      	b.n	8005a16 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 80059fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a00:	b2da      	uxtb	r2, r3
 8005a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a04:	1c59      	adds	r1, r3, #1
 8005a06:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005a08:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005a0c:	b2d2      	uxtb	r2, r2
 8005a0e:	701a      	strb	r2, [r3, #0]
 8005a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a12:	09db      	lsrs	r3, r3, #7
 8005a14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a18:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a1a:	d8f0      	bhi.n	80059fe <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8005a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a1e:	1c5a      	adds	r2, r3, #1
 8005a20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a24:	b2d2      	uxtb	r2, r2
 8005a26:	701a      	strb	r2, [r3, #0]
 8005a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a2a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a32:	623b      	str	r3, [r7, #32]
 8005a34:	e00b      	b.n	8005a4e <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8005a36:	6a3b      	ldr	r3, [r7, #32]
 8005a38:	b2da      	uxtb	r2, r3
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3c:	1c59      	adds	r1, r3, #1
 8005a3e:	6279      	str	r1, [r7, #36]	@ 0x24
 8005a40:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005a44:	b2d2      	uxtb	r2, r2
 8005a46:	701a      	strb	r2, [r3, #0]
 8005a48:	6a3b      	ldr	r3, [r7, #32]
 8005a4a:	09db      	lsrs	r3, r3, #7
 8005a4c:	623b      	str	r3, [r7, #32]
 8005a4e:	6a3b      	ldr	r3, [r7, #32]
 8005a50:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a52:	d8f0      	bhi.n	8005a36 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8005a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a56:	1c5a      	adds	r2, r3, #1
 8005a58:	627a      	str	r2, [r7, #36]	@ 0x24
 8005a5a:	6a3a      	ldr	r2, [r7, #32]
 8005a5c:	b2d2      	uxtb	r2, r2
 8005a5e:	701a      	strb	r2, [r3, #0]
 8005a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a62:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005a64:	68fa      	ldr	r2, [r7, #12]
 8005a66:	6979      	ldr	r1, [r7, #20]
 8005a68:	69b8      	ldr	r0, [r7, #24]
 8005a6a:	f7ff f979 	bl	8004d60 <_SendPacket>
  RECORD_END();
 8005a6e:	69fb      	ldr	r3, [r7, #28]
 8005a70:	f383 8811 	msr	BASEPRI, r3
}
 8005a74:	bf00      	nop
 8005a76:	3740      	adds	r7, #64	@ 0x40
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}
 8005a7c:	200143b4 	.word	0x200143b4

08005a80 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b08c      	sub	sp, #48	@ 0x30
 8005a84:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8005a86:	4b58      	ldr	r3, [pc, #352]	@ (8005be8 <SEGGER_SYSVIEW_Start+0x168>)
 8005a88:	2201      	movs	r2, #1
 8005a8a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005a8c:	f3ef 8311 	mrs	r3, BASEPRI
 8005a90:	f04f 0120 	mov.w	r1, #32
 8005a94:	f381 8811 	msr	BASEPRI, r1
 8005a98:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005a9a:	4b53      	ldr	r3, [pc, #332]	@ (8005be8 <SEGGER_SYSVIEW_Start+0x168>)
 8005a9c:	785b      	ldrb	r3, [r3, #1]
 8005a9e:	220a      	movs	r2, #10
 8005aa0:	4952      	ldr	r1, [pc, #328]	@ (8005bec <SEGGER_SYSVIEW_Start+0x16c>)
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f7fa fb9c 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8005aae:	200a      	movs	r0, #10
 8005ab0:	f7ff fe2a 	bl	8005708 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005ab4:	f3ef 8311 	mrs	r3, BASEPRI
 8005ab8:	f04f 0120 	mov.w	r1, #32
 8005abc:	f381 8811 	msr	BASEPRI, r1
 8005ac0:	60bb      	str	r3, [r7, #8]
 8005ac2:	484b      	ldr	r0, [pc, #300]	@ (8005bf0 <SEGGER_SYSVIEW_Start+0x170>)
 8005ac4:	f7ff f85d 	bl	8004b82 <_PreparePacket>
 8005ac8:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ad2:	4b45      	ldr	r3, [pc, #276]	@ (8005be8 <SEGGER_SYSVIEW_Start+0x168>)
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ad8:	e00b      	b.n	8005af2 <SEGGER_SYSVIEW_Start+0x72>
 8005ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005adc:	b2da      	uxtb	r2, r3
 8005ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ae0:	1c59      	adds	r1, r3, #1
 8005ae2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005ae4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005ae8:	b2d2      	uxtb	r2, r2
 8005aea:	701a      	strb	r2, [r3, #0]
 8005aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aee:	09db      	lsrs	r3, r3, #7
 8005af0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af4:	2b7f      	cmp	r3, #127	@ 0x7f
 8005af6:	d8f0      	bhi.n	8005ada <SEGGER_SYSVIEW_Start+0x5a>
 8005af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005afa:	1c5a      	adds	r2, r3, #1
 8005afc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005afe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b00:	b2d2      	uxtb	r2, r2
 8005b02:	701a      	strb	r2, [r3, #0]
 8005b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b06:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b0c:	4b36      	ldr	r3, [pc, #216]	@ (8005be8 <SEGGER_SYSVIEW_Start+0x168>)
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	623b      	str	r3, [r7, #32]
 8005b12:	e00b      	b.n	8005b2c <SEGGER_SYSVIEW_Start+0xac>
 8005b14:	6a3b      	ldr	r3, [r7, #32]
 8005b16:	b2da      	uxtb	r2, r3
 8005b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b1a:	1c59      	adds	r1, r3, #1
 8005b1c:	6279      	str	r1, [r7, #36]	@ 0x24
 8005b1e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005b22:	b2d2      	uxtb	r2, r2
 8005b24:	701a      	strb	r2, [r3, #0]
 8005b26:	6a3b      	ldr	r3, [r7, #32]
 8005b28:	09db      	lsrs	r3, r3, #7
 8005b2a:	623b      	str	r3, [r7, #32]
 8005b2c:	6a3b      	ldr	r3, [r7, #32]
 8005b2e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005b30:	d8f0      	bhi.n	8005b14 <SEGGER_SYSVIEW_Start+0x94>
 8005b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b34:	1c5a      	adds	r2, r3, #1
 8005b36:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b38:	6a3a      	ldr	r2, [r7, #32]
 8005b3a:	b2d2      	uxtb	r2, r2
 8005b3c:	701a      	strb	r2, [r3, #0]
 8005b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b40:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	61fb      	str	r3, [r7, #28]
 8005b46:	4b28      	ldr	r3, [pc, #160]	@ (8005be8 <SEGGER_SYSVIEW_Start+0x168>)
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	61bb      	str	r3, [r7, #24]
 8005b4c:	e00b      	b.n	8005b66 <SEGGER_SYSVIEW_Start+0xe6>
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	b2da      	uxtb	r2, r3
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	1c59      	adds	r1, r3, #1
 8005b56:	61f9      	str	r1, [r7, #28]
 8005b58:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005b5c:	b2d2      	uxtb	r2, r2
 8005b5e:	701a      	strb	r2, [r3, #0]
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	09db      	lsrs	r3, r3, #7
 8005b64:	61bb      	str	r3, [r7, #24]
 8005b66:	69bb      	ldr	r3, [r7, #24]
 8005b68:	2b7f      	cmp	r3, #127	@ 0x7f
 8005b6a:	d8f0      	bhi.n	8005b4e <SEGGER_SYSVIEW_Start+0xce>
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	1c5a      	adds	r2, r3, #1
 8005b70:	61fa      	str	r2, [r7, #28]
 8005b72:	69ba      	ldr	r2, [r7, #24]
 8005b74:	b2d2      	uxtb	r2, r2
 8005b76:	701a      	strb	r2, [r3, #0]
 8005b78:	69fb      	ldr	r3, [r7, #28]
 8005b7a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	617b      	str	r3, [r7, #20]
 8005b80:	2300      	movs	r3, #0
 8005b82:	613b      	str	r3, [r7, #16]
 8005b84:	e00b      	b.n	8005b9e <SEGGER_SYSVIEW_Start+0x11e>
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	b2da      	uxtb	r2, r3
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	1c59      	adds	r1, r3, #1
 8005b8e:	6179      	str	r1, [r7, #20]
 8005b90:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005b94:	b2d2      	uxtb	r2, r2
 8005b96:	701a      	strb	r2, [r3, #0]
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	09db      	lsrs	r3, r3, #7
 8005b9c:	613b      	str	r3, [r7, #16]
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	2b7f      	cmp	r3, #127	@ 0x7f
 8005ba2:	d8f0      	bhi.n	8005b86 <SEGGER_SYSVIEW_Start+0x106>
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	1c5a      	adds	r2, r3, #1
 8005ba8:	617a      	str	r2, [r7, #20]
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	b2d2      	uxtb	r2, r2
 8005bae:	701a      	strb	r2, [r3, #0]
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005bb4:	2218      	movs	r2, #24
 8005bb6:	6839      	ldr	r1, [r7, #0]
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f7ff f8d1 	bl	8004d60 <_SendPacket>
      RECORD_END();
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005bc4:	4b08      	ldr	r3, [pc, #32]	@ (8005be8 <SEGGER_SYSVIEW_Start+0x168>)
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d002      	beq.n	8005bd2 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8005bcc:	4b06      	ldr	r3, [pc, #24]	@ (8005be8 <SEGGER_SYSVIEW_Start+0x168>)
 8005bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd0:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8005bd2:	f000 f9eb 	bl	8005fac <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8005bd6:	f000 f9b1 	bl	8005f3c <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8005bda:	f000 fc23 	bl	8006424 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8005bde:	bf00      	nop
 8005be0:	3730      	adds	r7, #48	@ 0x30
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}
 8005be6:	bf00      	nop
 8005be8:	20014384 	.word	0x20014384
 8005bec:	0800679c 	.word	0x0800679c
 8005bf0:	200143b4 	.word	0x200143b4

08005bf4 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b082      	sub	sp, #8
 8005bf8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005bfa:	f3ef 8311 	mrs	r3, BASEPRI
 8005bfe:	f04f 0120 	mov.w	r1, #32
 8005c02:	f381 8811 	msr	BASEPRI, r1
 8005c06:	607b      	str	r3, [r7, #4]
 8005c08:	480b      	ldr	r0, [pc, #44]	@ (8005c38 <SEGGER_SYSVIEW_Stop+0x44>)
 8005c0a:	f7fe ffba 	bl	8004b82 <_PreparePacket>
 8005c0e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8005c10:	4b0a      	ldr	r3, [pc, #40]	@ (8005c3c <SEGGER_SYSVIEW_Stop+0x48>)
 8005c12:	781b      	ldrb	r3, [r3, #0]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d007      	beq.n	8005c28 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8005c18:	220b      	movs	r2, #11
 8005c1a:	6839      	ldr	r1, [r7, #0]
 8005c1c:	6838      	ldr	r0, [r7, #0]
 8005c1e:	f7ff f89f 	bl	8004d60 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8005c22:	4b06      	ldr	r3, [pc, #24]	@ (8005c3c <SEGGER_SYSVIEW_Stop+0x48>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f383 8811 	msr	BASEPRI, r3
}
 8005c2e:	bf00      	nop
 8005c30:	3708      	adds	r7, #8
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	200143b4 	.word	0x200143b4
 8005c3c:	20014384 	.word	0x20014384

08005c40 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b08c      	sub	sp, #48	@ 0x30
 8005c44:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005c46:	f3ef 8311 	mrs	r3, BASEPRI
 8005c4a:	f04f 0120 	mov.w	r1, #32
 8005c4e:	f381 8811 	msr	BASEPRI, r1
 8005c52:	60fb      	str	r3, [r7, #12]
 8005c54:	4845      	ldr	r0, [pc, #276]	@ (8005d6c <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8005c56:	f7fe ff94 	bl	8004b82 <_PreparePacket>
 8005c5a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c64:	4b42      	ldr	r3, [pc, #264]	@ (8005d70 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c6a:	e00b      	b.n	8005c84 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c6e:	b2da      	uxtb	r2, r3
 8005c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c72:	1c59      	adds	r1, r3, #1
 8005c74:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005c76:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005c7a:	b2d2      	uxtb	r2, r2
 8005c7c:	701a      	strb	r2, [r3, #0]
 8005c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c80:	09db      	lsrs	r3, r3, #7
 8005c82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c86:	2b7f      	cmp	r3, #127	@ 0x7f
 8005c88:	d8f0      	bhi.n	8005c6c <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8005c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c8c:	1c5a      	adds	r2, r3, #1
 8005c8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c92:	b2d2      	uxtb	r2, r2
 8005c94:	701a      	strb	r2, [r3, #0]
 8005c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c98:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c9e:	4b34      	ldr	r3, [pc, #208]	@ (8005d70 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	623b      	str	r3, [r7, #32]
 8005ca4:	e00b      	b.n	8005cbe <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8005ca6:	6a3b      	ldr	r3, [r7, #32]
 8005ca8:	b2da      	uxtb	r2, r3
 8005caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cac:	1c59      	adds	r1, r3, #1
 8005cae:	6279      	str	r1, [r7, #36]	@ 0x24
 8005cb0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005cb4:	b2d2      	uxtb	r2, r2
 8005cb6:	701a      	strb	r2, [r3, #0]
 8005cb8:	6a3b      	ldr	r3, [r7, #32]
 8005cba:	09db      	lsrs	r3, r3, #7
 8005cbc:	623b      	str	r3, [r7, #32]
 8005cbe:	6a3b      	ldr	r3, [r7, #32]
 8005cc0:	2b7f      	cmp	r3, #127	@ 0x7f
 8005cc2:	d8f0      	bhi.n	8005ca6 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8005cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc6:	1c5a      	adds	r2, r3, #1
 8005cc8:	627a      	str	r2, [r7, #36]	@ 0x24
 8005cca:	6a3a      	ldr	r2, [r7, #32]
 8005ccc:	b2d2      	uxtb	r2, r2
 8005cce:	701a      	strb	r2, [r3, #0]
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	61fb      	str	r3, [r7, #28]
 8005cd8:	4b25      	ldr	r3, [pc, #148]	@ (8005d70 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005cda:	691b      	ldr	r3, [r3, #16]
 8005cdc:	61bb      	str	r3, [r7, #24]
 8005cde:	e00b      	b.n	8005cf8 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	b2da      	uxtb	r2, r3
 8005ce4:	69fb      	ldr	r3, [r7, #28]
 8005ce6:	1c59      	adds	r1, r3, #1
 8005ce8:	61f9      	str	r1, [r7, #28]
 8005cea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005cee:	b2d2      	uxtb	r2, r2
 8005cf0:	701a      	strb	r2, [r3, #0]
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	09db      	lsrs	r3, r3, #7
 8005cf6:	61bb      	str	r3, [r7, #24]
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	2b7f      	cmp	r3, #127	@ 0x7f
 8005cfc:	d8f0      	bhi.n	8005ce0 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	1c5a      	adds	r2, r3, #1
 8005d02:	61fa      	str	r2, [r7, #28]
 8005d04:	69ba      	ldr	r2, [r7, #24]
 8005d06:	b2d2      	uxtb	r2, r2
 8005d08:	701a      	strb	r2, [r3, #0]
 8005d0a:	69fb      	ldr	r3, [r7, #28]
 8005d0c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	617b      	str	r3, [r7, #20]
 8005d12:	2300      	movs	r3, #0
 8005d14:	613b      	str	r3, [r7, #16]
 8005d16:	e00b      	b.n	8005d30 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	b2da      	uxtb	r2, r3
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	1c59      	adds	r1, r3, #1
 8005d20:	6179      	str	r1, [r7, #20]
 8005d22:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005d26:	b2d2      	uxtb	r2, r2
 8005d28:	701a      	strb	r2, [r3, #0]
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	09db      	lsrs	r3, r3, #7
 8005d2e:	613b      	str	r3, [r7, #16]
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	2b7f      	cmp	r3, #127	@ 0x7f
 8005d34:	d8f0      	bhi.n	8005d18 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	1c5a      	adds	r2, r3, #1
 8005d3a:	617a      	str	r2, [r7, #20]
 8005d3c:	693a      	ldr	r2, [r7, #16]
 8005d3e:	b2d2      	uxtb	r2, r2
 8005d40:	701a      	strb	r2, [r3, #0]
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005d46:	2218      	movs	r2, #24
 8005d48:	6879      	ldr	r1, [r7, #4]
 8005d4a:	68b8      	ldr	r0, [r7, #8]
 8005d4c:	f7ff f808 	bl	8004d60 <_SendPacket>
  RECORD_END();
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005d56:	4b06      	ldr	r3, [pc, #24]	@ (8005d70 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d002      	beq.n	8005d64 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8005d5e:	4b04      	ldr	r3, [pc, #16]	@ (8005d70 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d62:	4798      	blx	r3
  }
}
 8005d64:	bf00      	nop
 8005d66:	3730      	adds	r7, #48	@ 0x30
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}
 8005d6c:	200143b4 	.word	0x200143b4
 8005d70:	20014384 	.word	0x20014384

08005d74 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b092      	sub	sp, #72	@ 0x48
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005d7c:	f3ef 8311 	mrs	r3, BASEPRI
 8005d80:	f04f 0120 	mov.w	r1, #32
 8005d84:	f381 8811 	msr	BASEPRI, r1
 8005d88:	617b      	str	r3, [r7, #20]
 8005d8a:	486a      	ldr	r0, [pc, #424]	@ (8005f34 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005d8c:	f7fe fef9 	bl	8004b82 <_PreparePacket>
 8005d90:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	4b66      	ldr	r3, [pc, #408]	@ (8005f38 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	1ad3      	subs	r3, r2, r3
 8005da4:	643b      	str	r3, [r7, #64]	@ 0x40
 8005da6:	e00b      	b.n	8005dc0 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8005da8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005daa:	b2da      	uxtb	r2, r3
 8005dac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dae:	1c59      	adds	r1, r3, #1
 8005db0:	6479      	str	r1, [r7, #68]	@ 0x44
 8005db2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005db6:	b2d2      	uxtb	r2, r2
 8005db8:	701a      	strb	r2, [r3, #0]
 8005dba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005dbc:	09db      	lsrs	r3, r3, #7
 8005dbe:	643b      	str	r3, [r7, #64]	@ 0x40
 8005dc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005dc2:	2b7f      	cmp	r3, #127	@ 0x7f
 8005dc4:	d8f0      	bhi.n	8005da8 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8005dc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dc8:	1c5a      	adds	r2, r3, #1
 8005dca:	647a      	str	r2, [r7, #68]	@ 0x44
 8005dcc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005dce:	b2d2      	uxtb	r2, r2
 8005dd0:	701a      	strb	r2, [r3, #0]
 8005dd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dd4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005de0:	e00b      	b.n	8005dfa <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8005de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005de4:	b2da      	uxtb	r2, r3
 8005de6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005de8:	1c59      	adds	r1, r3, #1
 8005dea:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8005dec:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005df0:	b2d2      	uxtb	r2, r2
 8005df2:	701a      	strb	r2, [r3, #0]
 8005df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005df6:	09db      	lsrs	r3, r3, #7
 8005df8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dfc:	2b7f      	cmp	r3, #127	@ 0x7f
 8005dfe:	d8f0      	bhi.n	8005de2 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8005e00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e02:	1c5a      	adds	r2, r3, #1
 8005e04:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005e06:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005e08:	b2d2      	uxtb	r2, r2
 8005e0a:	701a      	strb	r2, [r3, #0]
 8005e0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e0e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	2220      	movs	r2, #32
 8005e16:	4619      	mov	r1, r3
 8005e18:	68f8      	ldr	r0, [r7, #12]
 8005e1a:	f7fe fe65 	bl	8004ae8 <_EncodeStr>
 8005e1e:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8005e20:	2209      	movs	r2, #9
 8005e22:	68f9      	ldr	r1, [r7, #12]
 8005e24:	6938      	ldr	r0, [r7, #16]
 8005e26:	f7fe ff9b 	bl	8004d60 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	4b40      	ldr	r3, [pc, #256]	@ (8005f38 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	1ad3      	subs	r3, r2, r3
 8005e3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e3e:	e00b      	b.n	8005e58 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8005e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e42:	b2da      	uxtb	r2, r3
 8005e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e46:	1c59      	adds	r1, r3, #1
 8005e48:	6379      	str	r1, [r7, #52]	@ 0x34
 8005e4a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005e4e:	b2d2      	uxtb	r2, r2
 8005e50:	701a      	strb	r2, [r3, #0]
 8005e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e54:	09db      	lsrs	r3, r3, #7
 8005e56:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8005e5c:	d8f0      	bhi.n	8005e40 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8005e5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e60:	1c5a      	adds	r2, r3, #1
 8005e62:	637a      	str	r2, [r7, #52]	@ 0x34
 8005e64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e66:	b2d2      	uxtb	r2, r2
 8005e68:	701a      	strb	r2, [r3, #0]
 8005e6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e6c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e78:	e00b      	b.n	8005e92 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8005e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e7c:	b2da      	uxtb	r2, r3
 8005e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e80:	1c59      	adds	r1, r3, #1
 8005e82:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005e84:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005e88:	b2d2      	uxtb	r2, r2
 8005e8a:	701a      	strb	r2, [r3, #0]
 8005e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e8e:	09db      	lsrs	r3, r3, #7
 8005e90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e94:	2b7f      	cmp	r3, #127	@ 0x7f
 8005e96:	d8f0      	bhi.n	8005e7a <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8005e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e9a:	1c5a      	adds	r2, r3, #1
 8005e9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ea0:	b2d2      	uxtb	r2, r2
 8005ea2:	701a      	strb	r2, [r3, #0]
 8005ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ea6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	691b      	ldr	r3, [r3, #16]
 8005eb0:	623b      	str	r3, [r7, #32]
 8005eb2:	e00b      	b.n	8005ecc <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8005eb4:	6a3b      	ldr	r3, [r7, #32]
 8005eb6:	b2da      	uxtb	r2, r3
 8005eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eba:	1c59      	adds	r1, r3, #1
 8005ebc:	6279      	str	r1, [r7, #36]	@ 0x24
 8005ebe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005ec2:	b2d2      	uxtb	r2, r2
 8005ec4:	701a      	strb	r2, [r3, #0]
 8005ec6:	6a3b      	ldr	r3, [r7, #32]
 8005ec8:	09db      	lsrs	r3, r3, #7
 8005eca:	623b      	str	r3, [r7, #32]
 8005ecc:	6a3b      	ldr	r3, [r7, #32]
 8005ece:	2b7f      	cmp	r3, #127	@ 0x7f
 8005ed0:	d8f0      	bhi.n	8005eb4 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8005ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed4:	1c5a      	adds	r2, r3, #1
 8005ed6:	627a      	str	r2, [r7, #36]	@ 0x24
 8005ed8:	6a3a      	ldr	r2, [r7, #32]
 8005eda:	b2d2      	uxtb	r2, r2
 8005edc:	701a      	strb	r2, [r3, #0]
 8005ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	61fb      	str	r3, [r7, #28]
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	61bb      	str	r3, [r7, #24]
 8005eea:	e00b      	b.n	8005f04 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	b2da      	uxtb	r2, r3
 8005ef0:	69fb      	ldr	r3, [r7, #28]
 8005ef2:	1c59      	adds	r1, r3, #1
 8005ef4:	61f9      	str	r1, [r7, #28]
 8005ef6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005efa:	b2d2      	uxtb	r2, r2
 8005efc:	701a      	strb	r2, [r3, #0]
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	09db      	lsrs	r3, r3, #7
 8005f02:	61bb      	str	r3, [r7, #24]
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	2b7f      	cmp	r3, #127	@ 0x7f
 8005f08:	d8f0      	bhi.n	8005eec <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8005f0a:	69fb      	ldr	r3, [r7, #28]
 8005f0c:	1c5a      	adds	r2, r3, #1
 8005f0e:	61fa      	str	r2, [r7, #28]
 8005f10:	69ba      	ldr	r2, [r7, #24]
 8005f12:	b2d2      	uxtb	r2, r2
 8005f14:	701a      	strb	r2, [r3, #0]
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8005f1a:	2215      	movs	r2, #21
 8005f1c:	68f9      	ldr	r1, [r7, #12]
 8005f1e:	6938      	ldr	r0, [r7, #16]
 8005f20:	f7fe ff1e 	bl	8004d60 <_SendPacket>
  RECORD_END();
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	f383 8811 	msr	BASEPRI, r3
}
 8005f2a:	bf00      	nop
 8005f2c:	3748      	adds	r7, #72	@ 0x48
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	bf00      	nop
 8005f34:	200143b4 	.word	0x200143b4
 8005f38:	20014384 	.word	0x20014384

08005f3c <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8005f40:	4b07      	ldr	r3, [pc, #28]	@ (8005f60 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005f42:	6a1b      	ldr	r3, [r3, #32]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d008      	beq.n	8005f5a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8005f48:	4b05      	ldr	r3, [pc, #20]	@ (8005f60 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005f4a:	6a1b      	ldr	r3, [r3, #32]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d003      	beq.n	8005f5a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8005f52:	4b03      	ldr	r3, [pc, #12]	@ (8005f60 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005f54:	6a1b      	ldr	r3, [r3, #32]
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	4798      	blx	r3
  }
}
 8005f5a:	bf00      	nop
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	20014384 	.word	0x20014384

08005f64 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b086      	sub	sp, #24
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005f6c:	f3ef 8311 	mrs	r3, BASEPRI
 8005f70:	f04f 0120 	mov.w	r1, #32
 8005f74:	f381 8811 	msr	BASEPRI, r1
 8005f78:	617b      	str	r3, [r7, #20]
 8005f7a:	480b      	ldr	r0, [pc, #44]	@ (8005fa8 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8005f7c:	f7fe fe01 	bl	8004b82 <_PreparePacket>
 8005f80:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005f82:	2280      	movs	r2, #128	@ 0x80
 8005f84:	6879      	ldr	r1, [r7, #4]
 8005f86:	6938      	ldr	r0, [r7, #16]
 8005f88:	f7fe fdae 	bl	8004ae8 <_EncodeStr>
 8005f8c:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8005f8e:	220e      	movs	r2, #14
 8005f90:	68f9      	ldr	r1, [r7, #12]
 8005f92:	6938      	ldr	r0, [r7, #16]
 8005f94:	f7fe fee4 	bl	8004d60 <_SendPacket>
  RECORD_END();
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	f383 8811 	msr	BASEPRI, r3
}
 8005f9e:	bf00      	nop
 8005fa0:	3718      	adds	r7, #24
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	bf00      	nop
 8005fa8:	200143b4 	.word	0x200143b4

08005fac <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8005fac:	b590      	push	{r4, r7, lr}
 8005fae:	b083      	sub	sp, #12
 8005fb0:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8005fb2:	4b15      	ldr	r3, [pc, #84]	@ (8006008 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005fb4:	6a1b      	ldr	r3, [r3, #32]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d01a      	beq.n	8005ff0 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8005fba:	4b13      	ldr	r3, [pc, #76]	@ (8006008 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005fbc:	6a1b      	ldr	r3, [r3, #32]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d015      	beq.n	8005ff0 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8005fc4:	4b10      	ldr	r3, [pc, #64]	@ (8006008 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005fc6:	6a1b      	ldr	r3, [r3, #32]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4798      	blx	r3
 8005fcc:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005fd0:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8005fd2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005fd6:	f04f 0200 	mov.w	r2, #0
 8005fda:	f04f 0300 	mov.w	r3, #0
 8005fde:	000a      	movs	r2, r1
 8005fe0:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	4621      	mov	r1, r4
 8005fe8:	200d      	movs	r0, #13
 8005fea:	f7ff fbe7 	bl	80057bc <SEGGER_SYSVIEW_RecordU32x2>
 8005fee:	e006      	b.n	8005ffe <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8005ff0:	4b06      	ldr	r3, [pc, #24]	@ (800600c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4619      	mov	r1, r3
 8005ff6:	200c      	movs	r0, #12
 8005ff8:	f7ff fba4 	bl	8005744 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8005ffc:	bf00      	nop
 8005ffe:	bf00      	nop
 8006000:	370c      	adds	r7, #12
 8006002:	46bd      	mov	sp, r7
 8006004:	bd90      	pop	{r4, r7, pc}
 8006006:	bf00      	nop
 8006008:	20014384 	.word	0x20014384
 800600c:	e0001004 	.word	0xe0001004

08006010 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006010:	b580      	push	{r7, lr}
 8006012:	b086      	sub	sp, #24
 8006014:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006016:	f3ef 8311 	mrs	r3, BASEPRI
 800601a:	f04f 0120 	mov.w	r1, #32
 800601e:	f381 8811 	msr	BASEPRI, r1
 8006022:	60fb      	str	r3, [r7, #12]
 8006024:	4819      	ldr	r0, [pc, #100]	@ (800608c <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8006026:	f7fe fdac 	bl	8004b82 <_PreparePacket>
 800602a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006030:	4b17      	ldr	r3, [pc, #92]	@ (8006090 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006038:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	617b      	str	r3, [r7, #20]
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	613b      	str	r3, [r7, #16]
 8006042:	e00b      	b.n	800605c <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	b2da      	uxtb	r2, r3
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	1c59      	adds	r1, r3, #1
 800604c:	6179      	str	r1, [r7, #20]
 800604e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006052:	b2d2      	uxtb	r2, r2
 8006054:	701a      	strb	r2, [r3, #0]
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	09db      	lsrs	r3, r3, #7
 800605a:	613b      	str	r3, [r7, #16]
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006060:	d8f0      	bhi.n	8006044 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	1c5a      	adds	r2, r3, #1
 8006066:	617a      	str	r2, [r7, #20]
 8006068:	693a      	ldr	r2, [r7, #16]
 800606a:	b2d2      	uxtb	r2, r2
 800606c:	701a      	strb	r2, [r3, #0]
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8006072:	2202      	movs	r2, #2
 8006074:	6879      	ldr	r1, [r7, #4]
 8006076:	68b8      	ldr	r0, [r7, #8]
 8006078:	f7fe fe72 	bl	8004d60 <_SendPacket>
  RECORD_END();
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f383 8811 	msr	BASEPRI, r3
}
 8006082:	bf00      	nop
 8006084:	3718      	adds	r7, #24
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
 800608a:	bf00      	nop
 800608c:	200143b4 	.word	0x200143b4
 8006090:	e000ed04 	.word	0xe000ed04

08006094 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006094:	b580      	push	{r7, lr}
 8006096:	b082      	sub	sp, #8
 8006098:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800609a:	f3ef 8311 	mrs	r3, BASEPRI
 800609e:	f04f 0120 	mov.w	r1, #32
 80060a2:	f381 8811 	msr	BASEPRI, r1
 80060a6:	607b      	str	r3, [r7, #4]
 80060a8:	4807      	ldr	r0, [pc, #28]	@ (80060c8 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80060aa:	f7fe fd6a 	bl	8004b82 <_PreparePacket>
 80060ae:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80060b0:	2203      	movs	r2, #3
 80060b2:	6839      	ldr	r1, [r7, #0]
 80060b4:	6838      	ldr	r0, [r7, #0]
 80060b6:	f7fe fe53 	bl	8004d60 <_SendPacket>
  RECORD_END();
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f383 8811 	msr	BASEPRI, r3
}
 80060c0:	bf00      	nop
 80060c2:	3708      	adds	r7, #8
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	200143b4 	.word	0x200143b4

080060cc <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b082      	sub	sp, #8
 80060d0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80060d2:	f3ef 8311 	mrs	r3, BASEPRI
 80060d6:	f04f 0120 	mov.w	r1, #32
 80060da:	f381 8811 	msr	BASEPRI, r1
 80060de:	607b      	str	r3, [r7, #4]
 80060e0:	4807      	ldr	r0, [pc, #28]	@ (8006100 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80060e2:	f7fe fd4e 	bl	8004b82 <_PreparePacket>
 80060e6:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80060e8:	2212      	movs	r2, #18
 80060ea:	6839      	ldr	r1, [r7, #0]
 80060ec:	6838      	ldr	r0, [r7, #0]
 80060ee:	f7fe fe37 	bl	8004d60 <_SendPacket>
  RECORD_END();
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f383 8811 	msr	BASEPRI, r3
}
 80060f8:	bf00      	nop
 80060fa:	3708      	adds	r7, #8
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	200143b4 	.word	0x200143b4

08006104 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800610a:	f3ef 8311 	mrs	r3, BASEPRI
 800610e:	f04f 0120 	mov.w	r1, #32
 8006112:	f381 8811 	msr	BASEPRI, r1
 8006116:	607b      	str	r3, [r7, #4]
 8006118:	4807      	ldr	r0, [pc, #28]	@ (8006138 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800611a:	f7fe fd32 	bl	8004b82 <_PreparePacket>
 800611e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006120:	2211      	movs	r2, #17
 8006122:	6839      	ldr	r1, [r7, #0]
 8006124:	6838      	ldr	r0, [r7, #0]
 8006126:	f7fe fe1b 	bl	8004d60 <_SendPacket>
  RECORD_END();
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f383 8811 	msr	BASEPRI, r3
}
 8006130:	bf00      	nop
 8006132:	3708      	adds	r7, #8
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}
 8006138:	200143b4 	.word	0x200143b4

0800613c <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800613c:	b580      	push	{r7, lr}
 800613e:	b088      	sub	sp, #32
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006144:	f3ef 8311 	mrs	r3, BASEPRI
 8006148:	f04f 0120 	mov.w	r1, #32
 800614c:	f381 8811 	msr	BASEPRI, r1
 8006150:	617b      	str	r3, [r7, #20]
 8006152:	4819      	ldr	r0, [pc, #100]	@ (80061b8 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006154:	f7fe fd15 	bl	8004b82 <_PreparePacket>
 8006158:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800615e:	4b17      	ldr	r3, [pc, #92]	@ (80061bc <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006160:	691b      	ldr	r3, [r3, #16]
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	1ad3      	subs	r3, r2, r3
 8006166:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	61fb      	str	r3, [r7, #28]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	61bb      	str	r3, [r7, #24]
 8006170:	e00b      	b.n	800618a <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006172:	69bb      	ldr	r3, [r7, #24]
 8006174:	b2da      	uxtb	r2, r3
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	1c59      	adds	r1, r3, #1
 800617a:	61f9      	str	r1, [r7, #28]
 800617c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006180:	b2d2      	uxtb	r2, r2
 8006182:	701a      	strb	r2, [r3, #0]
 8006184:	69bb      	ldr	r3, [r7, #24]
 8006186:	09db      	lsrs	r3, r3, #7
 8006188:	61bb      	str	r3, [r7, #24]
 800618a:	69bb      	ldr	r3, [r7, #24]
 800618c:	2b7f      	cmp	r3, #127	@ 0x7f
 800618e:	d8f0      	bhi.n	8006172 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	1c5a      	adds	r2, r3, #1
 8006194:	61fa      	str	r2, [r7, #28]
 8006196:	69ba      	ldr	r2, [r7, #24]
 8006198:	b2d2      	uxtb	r2, r2
 800619a:	701a      	strb	r2, [r3, #0]
 800619c:	69fb      	ldr	r3, [r7, #28]
 800619e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80061a0:	2208      	movs	r2, #8
 80061a2:	68f9      	ldr	r1, [r7, #12]
 80061a4:	6938      	ldr	r0, [r7, #16]
 80061a6:	f7fe fddb 	bl	8004d60 <_SendPacket>
  RECORD_END();
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	f383 8811 	msr	BASEPRI, r3
}
 80061b0:	bf00      	nop
 80061b2:	3720      	adds	r7, #32
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}
 80061b8:	200143b4 	.word	0x200143b4
 80061bc:	20014384 	.word	0x20014384

080061c0 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b088      	sub	sp, #32
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80061c8:	f3ef 8311 	mrs	r3, BASEPRI
 80061cc:	f04f 0120 	mov.w	r1, #32
 80061d0:	f381 8811 	msr	BASEPRI, r1
 80061d4:	617b      	str	r3, [r7, #20]
 80061d6:	4819      	ldr	r0, [pc, #100]	@ (800623c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80061d8:	f7fe fcd3 	bl	8004b82 <_PreparePacket>
 80061dc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80061e2:	4b17      	ldr	r3, [pc, #92]	@ (8006240 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80061e4:	691b      	ldr	r3, [r3, #16]
 80061e6:	687a      	ldr	r2, [r7, #4]
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	61fb      	str	r3, [r7, #28]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	61bb      	str	r3, [r7, #24]
 80061f4:	e00b      	b.n	800620e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	b2da      	uxtb	r2, r3
 80061fa:	69fb      	ldr	r3, [r7, #28]
 80061fc:	1c59      	adds	r1, r3, #1
 80061fe:	61f9      	str	r1, [r7, #28]
 8006200:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006204:	b2d2      	uxtb	r2, r2
 8006206:	701a      	strb	r2, [r3, #0]
 8006208:	69bb      	ldr	r3, [r7, #24]
 800620a:	09db      	lsrs	r3, r3, #7
 800620c:	61bb      	str	r3, [r7, #24]
 800620e:	69bb      	ldr	r3, [r7, #24]
 8006210:	2b7f      	cmp	r3, #127	@ 0x7f
 8006212:	d8f0      	bhi.n	80061f6 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	1c5a      	adds	r2, r3, #1
 8006218:	61fa      	str	r2, [r7, #28]
 800621a:	69ba      	ldr	r2, [r7, #24]
 800621c:	b2d2      	uxtb	r2, r2
 800621e:	701a      	strb	r2, [r3, #0]
 8006220:	69fb      	ldr	r3, [r7, #28]
 8006222:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006224:	2204      	movs	r2, #4
 8006226:	68f9      	ldr	r1, [r7, #12]
 8006228:	6938      	ldr	r0, [r7, #16]
 800622a:	f7fe fd99 	bl	8004d60 <_SendPacket>
  RECORD_END();
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f383 8811 	msr	BASEPRI, r3
}
 8006234:	bf00      	nop
 8006236:	3720      	adds	r7, #32
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}
 800623c:	200143b4 	.word	0x200143b4
 8006240:	20014384 	.word	0x20014384

08006244 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006244:	b580      	push	{r7, lr}
 8006246:	b088      	sub	sp, #32
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800624c:	f3ef 8311 	mrs	r3, BASEPRI
 8006250:	f04f 0120 	mov.w	r1, #32
 8006254:	f381 8811 	msr	BASEPRI, r1
 8006258:	617b      	str	r3, [r7, #20]
 800625a:	4819      	ldr	r0, [pc, #100]	@ (80062c0 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800625c:	f7fe fc91 	bl	8004b82 <_PreparePacket>
 8006260:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006266:	4b17      	ldr	r3, [pc, #92]	@ (80062c4 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006268:	691b      	ldr	r3, [r3, #16]
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	1ad3      	subs	r3, r2, r3
 800626e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	61fb      	str	r3, [r7, #28]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	61bb      	str	r3, [r7, #24]
 8006278:	e00b      	b.n	8006292 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800627a:	69bb      	ldr	r3, [r7, #24]
 800627c:	b2da      	uxtb	r2, r3
 800627e:	69fb      	ldr	r3, [r7, #28]
 8006280:	1c59      	adds	r1, r3, #1
 8006282:	61f9      	str	r1, [r7, #28]
 8006284:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006288:	b2d2      	uxtb	r2, r2
 800628a:	701a      	strb	r2, [r3, #0]
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	09db      	lsrs	r3, r3, #7
 8006290:	61bb      	str	r3, [r7, #24]
 8006292:	69bb      	ldr	r3, [r7, #24]
 8006294:	2b7f      	cmp	r3, #127	@ 0x7f
 8006296:	d8f0      	bhi.n	800627a <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006298:	69fb      	ldr	r3, [r7, #28]
 800629a:	1c5a      	adds	r2, r3, #1
 800629c:	61fa      	str	r2, [r7, #28]
 800629e:	69ba      	ldr	r2, [r7, #24]
 80062a0:	b2d2      	uxtb	r2, r2
 80062a2:	701a      	strb	r2, [r3, #0]
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80062a8:	2206      	movs	r2, #6
 80062aa:	68f9      	ldr	r1, [r7, #12]
 80062ac:	6938      	ldr	r0, [r7, #16]
 80062ae:	f7fe fd57 	bl	8004d60 <_SendPacket>
  RECORD_END();
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	f383 8811 	msr	BASEPRI, r3
}
 80062b8:	bf00      	nop
 80062ba:	3720      	adds	r7, #32
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}
 80062c0:	200143b4 	.word	0x200143b4
 80062c4:	20014384 	.word	0x20014384

080062c8 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 80062d0:	4b04      	ldr	r3, [pc, #16]	@ (80062e4 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 80062d2:	691b      	ldr	r3, [r3, #16]
 80062d4:	687a      	ldr	r2, [r7, #4]
 80062d6:	1ad3      	subs	r3, r2, r3
}
 80062d8:	4618      	mov	r0, r3
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr
 80062e4:	20014384 	.word	0x20014384

080062e8 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b08c      	sub	sp, #48	@ 0x30
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	4603      	mov	r3, r0
 80062f0:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80062f2:	4b3b      	ldr	r3, [pc, #236]	@ (80063e0 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d06d      	beq.n	80063d6 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 80062fa:	4b39      	ldr	r3, [pc, #228]	@ (80063e0 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8006300:	2300      	movs	r3, #0
 8006302:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006304:	e008      	b.n	8006318 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8006306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006308:	691b      	ldr	r3, [r3, #16]
 800630a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800630c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800630e:	2b00      	cmp	r3, #0
 8006310:	d007      	beq.n	8006322 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8006312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006314:	3301      	adds	r3, #1
 8006316:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006318:	79fb      	ldrb	r3, [r7, #7]
 800631a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800631c:	429a      	cmp	r2, r3
 800631e:	d3f2      	bcc.n	8006306 <SEGGER_SYSVIEW_SendModule+0x1e>
 8006320:	e000      	b.n	8006324 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8006322:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8006324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006326:	2b00      	cmp	r3, #0
 8006328:	d055      	beq.n	80063d6 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800632a:	f3ef 8311 	mrs	r3, BASEPRI
 800632e:	f04f 0120 	mov.w	r1, #32
 8006332:	f381 8811 	msr	BASEPRI, r1
 8006336:	617b      	str	r3, [r7, #20]
 8006338:	482a      	ldr	r0, [pc, #168]	@ (80063e4 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800633a:	f7fe fc22 	bl	8004b82 <_PreparePacket>
 800633e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	627b      	str	r3, [r7, #36]	@ 0x24
 8006348:	79fb      	ldrb	r3, [r7, #7]
 800634a:	623b      	str	r3, [r7, #32]
 800634c:	e00b      	b.n	8006366 <SEGGER_SYSVIEW_SendModule+0x7e>
 800634e:	6a3b      	ldr	r3, [r7, #32]
 8006350:	b2da      	uxtb	r2, r3
 8006352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006354:	1c59      	adds	r1, r3, #1
 8006356:	6279      	str	r1, [r7, #36]	@ 0x24
 8006358:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800635c:	b2d2      	uxtb	r2, r2
 800635e:	701a      	strb	r2, [r3, #0]
 8006360:	6a3b      	ldr	r3, [r7, #32]
 8006362:	09db      	lsrs	r3, r3, #7
 8006364:	623b      	str	r3, [r7, #32]
 8006366:	6a3b      	ldr	r3, [r7, #32]
 8006368:	2b7f      	cmp	r3, #127	@ 0x7f
 800636a:	d8f0      	bhi.n	800634e <SEGGER_SYSVIEW_SendModule+0x66>
 800636c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636e:	1c5a      	adds	r2, r3, #1
 8006370:	627a      	str	r2, [r7, #36]	@ 0x24
 8006372:	6a3a      	ldr	r2, [r7, #32]
 8006374:	b2d2      	uxtb	r2, r2
 8006376:	701a      	strb	r2, [r3, #0]
 8006378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800637a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	61fb      	str	r3, [r7, #28]
 8006380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	61bb      	str	r3, [r7, #24]
 8006386:	e00b      	b.n	80063a0 <SEGGER_SYSVIEW_SendModule+0xb8>
 8006388:	69bb      	ldr	r3, [r7, #24]
 800638a:	b2da      	uxtb	r2, r3
 800638c:	69fb      	ldr	r3, [r7, #28]
 800638e:	1c59      	adds	r1, r3, #1
 8006390:	61f9      	str	r1, [r7, #28]
 8006392:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006396:	b2d2      	uxtb	r2, r2
 8006398:	701a      	strb	r2, [r3, #0]
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	09db      	lsrs	r3, r3, #7
 800639e:	61bb      	str	r3, [r7, #24]
 80063a0:	69bb      	ldr	r3, [r7, #24]
 80063a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80063a4:	d8f0      	bhi.n	8006388 <SEGGER_SYSVIEW_SendModule+0xa0>
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	1c5a      	adds	r2, r3, #1
 80063aa:	61fa      	str	r2, [r7, #28]
 80063ac:	69ba      	ldr	r2, [r7, #24]
 80063ae:	b2d2      	uxtb	r2, r2
 80063b0:	701a      	strb	r2, [r3, #0]
 80063b2:	69fb      	ldr	r3, [r7, #28]
 80063b4:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80063b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	2280      	movs	r2, #128	@ 0x80
 80063bc:	4619      	mov	r1, r3
 80063be:	68f8      	ldr	r0, [r7, #12]
 80063c0:	f7fe fb92 	bl	8004ae8 <_EncodeStr>
 80063c4:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80063c6:	2216      	movs	r2, #22
 80063c8:	68f9      	ldr	r1, [r7, #12]
 80063ca:	6938      	ldr	r0, [r7, #16]
 80063cc:	f7fe fcc8 	bl	8004d60 <_SendPacket>
      RECORD_END();
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 80063d6:	bf00      	nop
 80063d8:	3730      	adds	r7, #48	@ 0x30
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	bf00      	nop
 80063e0:	200143ac 	.word	0x200143ac
 80063e4:	200143b4 	.word	0x200143b4

080063e8 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b082      	sub	sp, #8
 80063ec:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80063ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006420 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d00f      	beq.n	8006416 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80063f6:	4b0a      	ldr	r3, [pc, #40]	@ (8006420 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d002      	beq.n	800640a <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	68db      	ldr	r3, [r3, #12]
 8006408:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	691b      	ldr	r3, [r3, #16]
 800640e:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d1f2      	bne.n	80063fc <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8006416:	bf00      	nop
 8006418:	3708      	adds	r7, #8
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop
 8006420:	200143ac 	.word	0x200143ac

08006424 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8006424:	b580      	push	{r7, lr}
 8006426:	b086      	sub	sp, #24
 8006428:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800642a:	f3ef 8311 	mrs	r3, BASEPRI
 800642e:	f04f 0120 	mov.w	r1, #32
 8006432:	f381 8811 	msr	BASEPRI, r1
 8006436:	60fb      	str	r3, [r7, #12]
 8006438:	4817      	ldr	r0, [pc, #92]	@ (8006498 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800643a:	f7fe fba2 	bl	8004b82 <_PreparePacket>
 800643e:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	617b      	str	r3, [r7, #20]
 8006448:	4b14      	ldr	r3, [pc, #80]	@ (800649c <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	613b      	str	r3, [r7, #16]
 800644e:	e00b      	b.n	8006468 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	b2da      	uxtb	r2, r3
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	1c59      	adds	r1, r3, #1
 8006458:	6179      	str	r1, [r7, #20]
 800645a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800645e:	b2d2      	uxtb	r2, r2
 8006460:	701a      	strb	r2, [r3, #0]
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	09db      	lsrs	r3, r3, #7
 8006466:	613b      	str	r3, [r7, #16]
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	2b7f      	cmp	r3, #127	@ 0x7f
 800646c:	d8f0      	bhi.n	8006450 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	1c5a      	adds	r2, r3, #1
 8006472:	617a      	str	r2, [r7, #20]
 8006474:	693a      	ldr	r2, [r7, #16]
 8006476:	b2d2      	uxtb	r2, r2
 8006478:	701a      	strb	r2, [r3, #0]
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800647e:	221b      	movs	r2, #27
 8006480:	6879      	ldr	r1, [r7, #4]
 8006482:	68b8      	ldr	r0, [r7, #8]
 8006484:	f7fe fc6c 	bl	8004d60 <_SendPacket>
  RECORD_END();
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f383 8811 	msr	BASEPRI, r3
}
 800648e:	bf00      	nop
 8006490:	3718      	adds	r7, #24
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	200143b4 	.word	0x200143b4
 800649c:	200143b0 	.word	0x200143b0

080064a0 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 80064a0:	b40f      	push	{r0, r1, r2, r3}
 80064a2:	b580      	push	{r7, lr}
 80064a4:	b082      	sub	sp, #8
 80064a6:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 80064a8:	f107 0314 	add.w	r3, r7, #20
 80064ac:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 80064ae:	1d3b      	adds	r3, r7, #4
 80064b0:	461a      	mov	r2, r3
 80064b2:	2100      	movs	r1, #0
 80064b4:	6938      	ldr	r0, [r7, #16]
 80064b6:	f7fe fedb 	bl	8005270 <_VPrintTarget>
  va_end(ParamList);
}
 80064ba:	bf00      	nop
 80064bc:	3708      	adds	r7, #8
 80064be:	46bd      	mov	sp, r7
 80064c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064c4:	b004      	add	sp, #16
 80064c6:	4770      	bx	lr

080064c8 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b08a      	sub	sp, #40	@ 0x28
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80064d0:	f3ef 8311 	mrs	r3, BASEPRI
 80064d4:	f04f 0120 	mov.w	r1, #32
 80064d8:	f381 8811 	msr	BASEPRI, r1
 80064dc:	617b      	str	r3, [r7, #20]
 80064de:	4827      	ldr	r0, [pc, #156]	@ (800657c <SEGGER_SYSVIEW_Warn+0xb4>)
 80064e0:	f7fe fb4f 	bl	8004b82 <_PreparePacket>
 80064e4:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80064e6:	2280      	movs	r2, #128	@ 0x80
 80064e8:	6879      	ldr	r1, [r7, #4]
 80064ea:	6938      	ldr	r0, [r7, #16]
 80064ec:	f7fe fafc 	bl	8004ae8 <_EncodeStr>
 80064f0:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80064f6:	2301      	movs	r3, #1
 80064f8:	623b      	str	r3, [r7, #32]
 80064fa:	e00b      	b.n	8006514 <SEGGER_SYSVIEW_Warn+0x4c>
 80064fc:	6a3b      	ldr	r3, [r7, #32]
 80064fe:	b2da      	uxtb	r2, r3
 8006500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006502:	1c59      	adds	r1, r3, #1
 8006504:	6279      	str	r1, [r7, #36]	@ 0x24
 8006506:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800650a:	b2d2      	uxtb	r2, r2
 800650c:	701a      	strb	r2, [r3, #0]
 800650e:	6a3b      	ldr	r3, [r7, #32]
 8006510:	09db      	lsrs	r3, r3, #7
 8006512:	623b      	str	r3, [r7, #32]
 8006514:	6a3b      	ldr	r3, [r7, #32]
 8006516:	2b7f      	cmp	r3, #127	@ 0x7f
 8006518:	d8f0      	bhi.n	80064fc <SEGGER_SYSVIEW_Warn+0x34>
 800651a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800651c:	1c5a      	adds	r2, r3, #1
 800651e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006520:	6a3a      	ldr	r2, [r7, #32]
 8006522:	b2d2      	uxtb	r2, r2
 8006524:	701a      	strb	r2, [r3, #0]
 8006526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006528:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	61fb      	str	r3, [r7, #28]
 800652e:	2300      	movs	r3, #0
 8006530:	61bb      	str	r3, [r7, #24]
 8006532:	e00b      	b.n	800654c <SEGGER_SYSVIEW_Warn+0x84>
 8006534:	69bb      	ldr	r3, [r7, #24]
 8006536:	b2da      	uxtb	r2, r3
 8006538:	69fb      	ldr	r3, [r7, #28]
 800653a:	1c59      	adds	r1, r3, #1
 800653c:	61f9      	str	r1, [r7, #28]
 800653e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006542:	b2d2      	uxtb	r2, r2
 8006544:	701a      	strb	r2, [r3, #0]
 8006546:	69bb      	ldr	r3, [r7, #24]
 8006548:	09db      	lsrs	r3, r3, #7
 800654a:	61bb      	str	r3, [r7, #24]
 800654c:	69bb      	ldr	r3, [r7, #24]
 800654e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006550:	d8f0      	bhi.n	8006534 <SEGGER_SYSVIEW_Warn+0x6c>
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	1c5a      	adds	r2, r3, #1
 8006556:	61fa      	str	r2, [r7, #28]
 8006558:	69ba      	ldr	r2, [r7, #24]
 800655a:	b2d2      	uxtb	r2, r2
 800655c:	701a      	strb	r2, [r3, #0]
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006562:	221a      	movs	r2, #26
 8006564:	68f9      	ldr	r1, [r7, #12]
 8006566:	6938      	ldr	r0, [r7, #16]
 8006568:	f7fe fbfa 	bl	8004d60 <_SendPacket>
  RECORD_END();
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	f383 8811 	msr	BASEPRI, r3
}
 8006572:	bf00      	nop
 8006574:	3728      	adds	r7, #40	@ 0x28
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
 800657a:	bf00      	nop
 800657c:	200143b4 	.word	0x200143b4

08006580 <memcmp>:
 8006580:	b510      	push	{r4, lr}
 8006582:	3901      	subs	r1, #1
 8006584:	4402      	add	r2, r0
 8006586:	4290      	cmp	r0, r2
 8006588:	d101      	bne.n	800658e <memcmp+0xe>
 800658a:	2000      	movs	r0, #0
 800658c:	e005      	b.n	800659a <memcmp+0x1a>
 800658e:	7803      	ldrb	r3, [r0, #0]
 8006590:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006594:	42a3      	cmp	r3, r4
 8006596:	d001      	beq.n	800659c <memcmp+0x1c>
 8006598:	1b18      	subs	r0, r3, r4
 800659a:	bd10      	pop	{r4, pc}
 800659c:	3001      	adds	r0, #1
 800659e:	e7f2      	b.n	8006586 <memcmp+0x6>

080065a0 <memset>:
 80065a0:	4402      	add	r2, r0
 80065a2:	4603      	mov	r3, r0
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d100      	bne.n	80065aa <memset+0xa>
 80065a8:	4770      	bx	lr
 80065aa:	f803 1b01 	strb.w	r1, [r3], #1
 80065ae:	e7f9      	b.n	80065a4 <memset+0x4>

080065b0 <__libc_init_array>:
 80065b0:	b570      	push	{r4, r5, r6, lr}
 80065b2:	4d0d      	ldr	r5, [pc, #52]	@ (80065e8 <__libc_init_array+0x38>)
 80065b4:	4c0d      	ldr	r4, [pc, #52]	@ (80065ec <__libc_init_array+0x3c>)
 80065b6:	1b64      	subs	r4, r4, r5
 80065b8:	10a4      	asrs	r4, r4, #2
 80065ba:	2600      	movs	r6, #0
 80065bc:	42a6      	cmp	r6, r4
 80065be:	d109      	bne.n	80065d4 <__libc_init_array+0x24>
 80065c0:	4d0b      	ldr	r5, [pc, #44]	@ (80065f0 <__libc_init_array+0x40>)
 80065c2:	4c0c      	ldr	r4, [pc, #48]	@ (80065f4 <__libc_init_array+0x44>)
 80065c4:	f000 f826 	bl	8006614 <_init>
 80065c8:	1b64      	subs	r4, r4, r5
 80065ca:	10a4      	asrs	r4, r4, #2
 80065cc:	2600      	movs	r6, #0
 80065ce:	42a6      	cmp	r6, r4
 80065d0:	d105      	bne.n	80065de <__libc_init_array+0x2e>
 80065d2:	bd70      	pop	{r4, r5, r6, pc}
 80065d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80065d8:	4798      	blx	r3
 80065da:	3601      	adds	r6, #1
 80065dc:	e7ee      	b.n	80065bc <__libc_init_array+0xc>
 80065de:	f855 3b04 	ldr.w	r3, [r5], #4
 80065e2:	4798      	blx	r3
 80065e4:	3601      	adds	r6, #1
 80065e6:	e7f2      	b.n	80065ce <__libc_init_array+0x1e>
 80065e8:	080067c0 	.word	0x080067c0
 80065ec:	080067c0 	.word	0x080067c0
 80065f0:	080067c0 	.word	0x080067c0
 80065f4:	080067c4 	.word	0x080067c4

080065f8 <memcpy>:
 80065f8:	440a      	add	r2, r1
 80065fa:	4291      	cmp	r1, r2
 80065fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006600:	d100      	bne.n	8006604 <memcpy+0xc>
 8006602:	4770      	bx	lr
 8006604:	b510      	push	{r4, lr}
 8006606:	f811 4b01 	ldrb.w	r4, [r1], #1
 800660a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800660e:	4291      	cmp	r1, r2
 8006610:	d1f9      	bne.n	8006606 <memcpy+0xe>
 8006612:	bd10      	pop	{r4, pc}

08006614 <_init>:
 8006614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006616:	bf00      	nop
 8006618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800661a:	bc08      	pop	{r3}
 800661c:	469e      	mov	lr, r3
 800661e:	4770      	bx	lr

08006620 <_fini>:
 8006620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006622:	bf00      	nop
 8006624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006626:	bc08      	pop	{r3}
 8006628:	469e      	mov	lr, r3
 800662a:	4770      	bx	lr
