<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="z80-Led-Test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="z80_top_direct_n.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="z80_top_direct_n.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="z80_top_direct_n.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="z80_top_direct_n.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="z80_top_direct_n.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="z80_top_direct_n.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="z80_top_direct_n.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="z80_top_direct_n.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="z80_top_direct_n.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="z80_top_direct_n.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="z80_top_direct_n.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="z80_top_direct_n.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="z80_top_direct_n.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="z80_top_direct_n_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="z80_top_direct_n_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="z80_top_direct_n_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="z80_top_direct_n_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="z80_top_direct_n_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="z80_top_direct_n_xst.xrpt"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1666013029" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="6722788503651541368" xil_pn:start_ts="1666013029">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666013206" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1666013206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666013727" xil_pn:in_ck="7105812553964129214" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1666013727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/address_latch.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/address_mux.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/address_pins.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_bit_select.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_control.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_core.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_flags.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_2.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_2z.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_3z.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_4.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_8.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_prep_daa.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_select.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_shifter_core.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_slice.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/bus_control.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/bus_switch.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/clk_delay.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/control_pins_n.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/core.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/coremodules.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/data_pins.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/data_switch.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/data_switch_mask.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/decode_state.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/exec_matrix.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/exec_matrix_compiled.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/exec_module.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/exec_zero.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/execute.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/globals.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/inc_dec.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/inc_dec_2bit.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/interrupts.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/ir.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/memory_ifc.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/pin_control.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/pla_decode.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/reg_control.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/reg_file.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/reg_latch.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/resets.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/sequencer.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/temp_wires.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/z80_top_direct_n.v"/>
      <outfile xil_pn:name="test.v"/>
      <outfile xil_pn:name="top.v"/>
    </transform>
    <transform xil_pn:end_ts="1666013641" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4846834790194202313" xil_pn:start_ts="1666013641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666013641" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6686791627180713671" xil_pn:start_ts="1666013641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666013206" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2176012325901873284" xil_pn:start_ts="1666013206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666013727" xil_pn:in_ck="7105812553964129214" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1666013727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/address_latch.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/address_mux.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/address_pins.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_bit_select.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_control.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_core.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_flags.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_2.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_2z.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_3z.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_4.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_8.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_prep_daa.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_select.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_shifter_core.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/alu_slice.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/bus_control.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/bus_switch.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/clk_delay.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/control_pins_n.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/core.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/coremodules.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/data_pins.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/data_switch.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/data_switch_mask.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/decode_state.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/exec_matrix.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/exec_matrix_compiled.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/exec_module.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/exec_zero.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/execute.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/globals.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/inc_dec.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/inc_dec_2bit.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/interrupts.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/ir.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/memory_ifc.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/pin_control.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/pla_decode.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/reg_control.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/reg_file.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/reg_latch.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/resets.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/sequencer.v"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/temp_wires.vh"/>
      <outfile xil_pn:name="../../CPU FILES/Aaron a-z80 - Py Export/z80_top_direct_n.v"/>
      <outfile xil_pn:name="test.v"/>
      <outfile xil_pn:name="top.v"/>
    </transform>
    <transform xil_pn:end_ts="1666013825" xil_pn:in_ck="7105812553964129214" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7967329535591404337" xil_pn:start_ts="1666013727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_beh.prj"/>
      <outfile xil_pn:name="test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1666013825" xil_pn:in_ck="8834227411447179793" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7227570921926783150" xil_pn:start_ts="1666013825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1666012648" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1666012648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666012648" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1010109385263246132" xil_pn:start_ts="1666012648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666012648" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2176012325901873284" xil_pn:start_ts="1666012648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666012648" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1666012648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666012648" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4861304912705368374" xil_pn:start_ts="1666012648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666012648" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252397519575" xil_pn:start_ts="1666012648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666012648" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1369971422741488058" xil_pn:start_ts="1666012648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666012695" xil_pn:in_ck="-6246117068864664646" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5639780872960988495" xil_pn:start_ts="1666012648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top.lso"/>
      <outfile xil_pn:name="top.ngc"/>
      <outfile xil_pn:name="top.ngr"/>
      <outfile xil_pn:name="top.prj"/>
      <outfile xil_pn:name="top.stx"/>
      <outfile xil_pn:name="top.syr"/>
      <outfile xil_pn:name="top.xst"/>
      <outfile xil_pn:name="top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
      <outfile xil_pn:name="z80_top_direct_n.ngr"/>
    </transform>
    <transform xil_pn:end_ts="1666012695" xil_pn:in_ck="144111801773811" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3734212952611957" xil_pn:start_ts="1666012695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666012699" xil_pn:in_ck="3189007360930752909" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1643971574800227169" xil_pn:start_ts="1666012695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top.bld"/>
      <outfile xil_pn:name="top.ngd"/>
      <outfile xil_pn:name="top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1666012704" xil_pn:in_ck="-933845871010831345" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="113730145005983477" xil_pn:start_ts="1666012699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top.pcf"/>
      <outfile xil_pn:name="top_map.map"/>
      <outfile xil_pn:name="top_map.mrp"/>
      <outfile xil_pn:name="top_map.ncd"/>
      <outfile xil_pn:name="top_map.ngm"/>
      <outfile xil_pn:name="top_map.xrpt"/>
      <outfile xil_pn:name="top_summary.xml"/>
      <outfile xil_pn:name="top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1666012936" xil_pn:in_ck="-661389982444278975" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1666012704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top.ncd"/>
      <outfile xil_pn:name="top.pad"/>
      <outfile xil_pn:name="top.par"/>
      <outfile xil_pn:name="top.ptwx"/>
      <outfile xil_pn:name="top.unroutes"/>
      <outfile xil_pn:name="top.xpi"/>
      <outfile xil_pn:name="top_pad.csv"/>
      <outfile xil_pn:name="top_pad.txt"/>
      <outfile xil_pn:name="top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1666012945" xil_pn:in_ck="-3461094708357979660" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1666012936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top.bgn"/>
      <outfile xil_pn:name="top.bit"/>
      <outfile xil_pn:name="top.drc"/>
      <outfile xil_pn:name="top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1666013182" xil_pn:in_ck="154288899584" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1666013181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666012936" xil_pn:in_ck="8327202607701293319" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1666012932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top.twr"/>
      <outfile xil_pn:name="top.twx"/>
    </transform>
  </transforms>

</generated_project>
