/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/jtag_axi
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap jtag_axi /home/feilong/Storages/fpga/000_vivado_sim_linux32/jtag_axi
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work jtag_axi -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/jtag_axi/.cxl.verilog.jtag_axi.jtag_axi.lin64.cmf
