//IP Functional Simulation Model
//VERSION_BEGIN 18.1 cbx_mgl 2018:09:12:13:10:36:SJ cbx_simgen 2018:09:12:13:04:24:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// You may only use these simulation model output files for simulation
// purposes and expressly not for synthesis or any other purposes (in which
// event Intel disclaims all warranties of any kind).


//synopsys translate_off

//synthesis_resources = altsyncram 3 lpm_mult 9 lut 302 mux21 300 oper_add 15 oper_mux 202 
`timescale 1 ps / 1 ps
module  fp_cos
	( 
	a,
	areset,
	clk,
	q) /* synthesis synthesis_clearbox=1 */;
	input   [31:0]  a;
	input   areset;
	input   clk;
	output   [31:0]  q;

	wire  [13:0]   wire_niilll_q_a;
	wire  [20:0]   wire_nilOii_q_a;
	wire  [28:0]   wire_niOilO_q_a;
	reg	niil0i;
	reg	niil0l;
	reg	niil0O;
	reg	niil1O;
	reg	niilii;
	reg	niilil;
	reg	niiliO;
	reg	niilli;
	reg	niillO;
	reg	niilOi;
	reg	niilOl;
	reg	niilOO;
	reg	niiO0i;
	reg	niiO0l;
	reg	niiO0O;
	reg	niiO1i;
	reg	niiO1l;
	reg	niiO1O;
	reg	niiOii;
	reg	niiOil;
	reg	niiOiO;
	reg	niiOli;
	reg	niiOll;
	reg	niiOlO;
	reg	niiOOi;
	reg	niiOOl;
	reg	niiOOO;
	reg	nil00i;
	reg	nil00l;
	reg	nil00O;
	reg	nil01i;
	reg	nil01l;
	reg	nil01O;
	reg	nil0ii;
	reg	nil0il;
	reg	nil0iO;
	reg	nil0li;
	reg	nil0ll;
	reg	nil0lO;
	reg	nil0Oi;
	reg	nil0Ol;
	reg	nil0OO;
	reg	nil10i;
	reg	nil10l;
	reg	nil10O;
	reg	nil11i;
	reg	nil11l;
	reg	nil11O;
	reg	nil1ii;
	reg	nil1il;
	reg	nil1iO;
	reg	nil1li;
	reg	nil1ll;
	reg	nil1lO;
	reg	nil1Oi;
	reg	nil1Ol;
	reg	nil1OO;
	reg	nili0i;
	reg	nili0l;
	reg	nili0O;
	reg	nili1i;
	reg	nili1l;
	reg	nili1O;
	reg	niliii;
	reg	niliil;
	reg	niliiO;
	reg	nilili;
	reg	nilill;
	reg	nililO;
	reg	niliOi;
	reg	niliOl;
	reg	niliOO;
	reg	nill0i;
	reg	nill0l;
	reg	nill0O;
	reg	nill1i;
	reg	nill1l;
	reg	nill1O;
	reg	nillil;
	reg	nilliO;
	reg	nillli;
	reg	nillll;
	reg	nilllO;
	reg	nillOi;
	reg	nillOl;
	reg	nillOO;
	reg	nilO0i;
	reg	nilO0l;
	reg	nilO0O;
	reg	nilO1i;
	reg	nilO1l;
	reg	nilO1O;
	reg	nilOil;
	reg	nilOiO;
	reg	nilOli;
	reg	nilOll;
	reg	nilOlO;
	reg	nilOOi;
	reg	nilOOl;
	reg	nilOOO;
	reg	niO00i;
	reg	niO00l;
	reg	niO00O;
	reg	niO01i;
	reg	niO01l;
	reg	niO01O;
	reg	niO0ii;
	reg	niO0il;
	reg	niO0iO;
	reg	niO0Oi;
	reg	niO0Ol;
	reg	niO0OO;
	reg	niO10i;
	reg	niO10l;
	reg	niO10O;
	reg	niO11i;
	reg	niO11l;
	reg	niO11O;
	reg	niO1ii;
	reg	niO1il;
	reg	niO1iO;
	reg	niO1li;
	reg	niO1ll;
	reg	niO1lO;
	reg	niO1Oi;
	reg	niO1Ol;
	reg	niO1OO;
	reg	niOi0i;
	reg	niOi0l;
	reg	niOi0O;
	reg	niOi1i;
	reg	niOi1l;
	reg	niOi1O;
	reg	niOiii;
	reg	niOiil;
	reg	niOiiO;
	reg	niOili;
	reg	niOill;
	reg	niOiOi;
	reg	niOiOl;
	reg	niOiOO;
	reg	niOl0i;
	reg	niOl0l;
	reg	niOl0O;
	reg	niOl1i;
	reg	niOl1l;
	reg	niOl1O;
	reg	niOlii;
	reg	niOlil;
	reg	niOliO;
	reg	niOlli;
	reg	niOlll;
	reg	niOllO;
	reg	niOlOi;
	reg	niOlOl;
	reg	niOlOO;
	reg	niOO0i;
	reg	niOO0l;
	reg	niOO0O;
	reg	niOO1i;
	reg	niOO1l;
	reg	niOO1O;
	reg	niOOii;
	reg	niOOil;
	reg	niOOiO;
	reg	niOOli;
	reg	niOOll;
	reg	niOOlO;
	reg	niOOOi;
	reg	niOOOl;
	reg	niOOOO;
	reg	nl000i;
	reg	nl000l;
	reg	nl000O;
	reg	nl001i;
	reg	nl001l;
	reg	nl001O;
	reg	nl00ii;
	reg	nl00il;
	reg	nl00iO;
	reg	nl00li;
	reg	nl00ll;
	reg	nl00lO;
	reg	nl00Oi;
	reg	nl00Ol;
	reg	nl00OO;
	reg	nl010i;
	reg	nl010l;
	reg	nl010O;
	reg	nl011i;
	reg	nl011l;
	reg	nl011O;
	reg	nl01ii;
	reg	nl01il;
	reg	nl01iO;
	reg	nl01li;
	reg	nl01ll;
	reg	nl01lO;
	reg	nl01Oi;
	reg	nl01Ol;
	reg	nl01OO;
	reg	nl0i0i;
	reg	nl0i0l;
	reg	nl0i0O;
	reg	nl0i1i;
	reg	nl0i1l;
	reg	nl0i1O;
	reg	nl0iii;
	reg	nl0iil;
	reg	nl0iiO;
	reg	nl0ili;
	reg	nl0ill;
	reg	nl0ilO;
	reg	nl0iOi;
	reg	nl0iOl;
	reg	nl0iOO;
	reg	nl0l0i;
	reg	nl0l0l;
	reg	nl0l0O;
	reg	nl0l1i;
	reg	nl0l1l;
	reg	nl0l1O;
	reg	nl0lii;
	reg	nl0lil;
	reg	nl0liO;
	reg	nl0lli;
	reg	nl0lll;
	reg	nl0llO;
	reg	nl0lOi;
	reg	nl0lOl;
	reg	nl0lOO;
	reg	nl0O1l;
	reg	nl100i;
	reg	nl100l;
	reg	nl100O;
	reg	nl101i;
	reg	nl101l;
	reg	nl101O;
	reg	nl10ii;
	reg	nl10il;
	reg	nl10iO;
	reg	nl10li;
	reg	nl10ll;
	reg	nl10lO;
	reg	nl10Oi;
	reg	nl10Ol;
	reg	nl10OO;
	reg	nl110i;
	reg	nl110l;
	reg	nl110O;
	reg	nl111i;
	reg	nl111l;
	reg	nl111O;
	reg	nl11ii;
	reg	nl11il;
	reg	nl11iO;
	reg	nl11li;
	reg	nl11ll;
	reg	nl11lO;
	reg	nl11Oi;
	reg	nl11Ol;
	reg	nl11OO;
	reg	nl1i0i;
	reg	nl1i0l;
	reg	nl1i0O;
	reg	nl1i1i;
	reg	nl1i1l;
	reg	nl1i1O;
	reg	nl1iii;
	reg	nl1iil;
	reg	nl1iiO;
	reg	nl1ili;
	reg	nl1ill;
	reg	nl1ilO;
	reg	nl1iOi;
	reg	nl1iOl;
	reg	nl1iOO;
	reg	nl1l0i;
	reg	nl1l0l;
	reg	nl1l0O;
	reg	nl1l1i;
	reg	nl1l1l;
	reg	nl1l1O;
	reg	nl1lii;
	reg	nl1lil;
	reg	nl1liO;
	reg	nl1lli;
	reg	nl1lll;
	reg	nl1llO;
	reg	nl1lOi;
	reg	nl1lOl;
	reg	nl1lOO;
	reg	nl1O1i;
	reg	nl1O1l;
	reg	nl1O1O;
	reg	nl1OiO;
	reg	nl1Oli;
	reg	nl1Oll;
	reg	nl1OlO;
	reg	nl1OOi;
	reg	nl1OOl;
	reg	nl1OOO;
	wire  [33:0]   wire_nillii_result;
	wire  [5:0]   wire_niO0li_result;
	wire  [16:0]   wire_niO0ll_result;
	wire  [33:0]   wire_niO0lO_result;
	wire  [3:0]   wire_nl1O0i_result;
	wire  [3:0]   wire_nl1O0l_result;
	wire  [17:0]   wire_nl1O0O_result;
	wire  [17:0]   wire_nl1Oii_result;
	wire  [35:0]   wire_nl1Oil_result;
	wire	wire_n000i_dataout;
	wire	wire_n000l_dataout;
	wire	wire_n000O_dataout;
	wire	wire_n001i_dataout;
	wire	wire_n001l_dataout;
	wire	wire_n001O_dataout;
	wire	wire_n00i_dataout;
	wire	wire_n00ii_dataout;
	wire	wire_n00il_dataout;
	wire	wire_n00iO_dataout;
	wire	wire_n00l_dataout;
	wire	wire_n00li_dataout;
	wire	wire_n00ll_dataout;
	wire	wire_n00lO_dataout;
	wire	wire_n00O_dataout;
	wire	wire_n00Oi_dataout;
	wire	wire_n00Ol_dataout;
	wire	wire_n00OO_dataout;
	wire	wire_n010i_dataout;
	wire	wire_n010l_dataout;
	wire	wire_n010O_dataout;
	wire	wire_n011i_dataout;
	wire	wire_n011l_dataout;
	wire	wire_n011O_dataout;
	wire	wire_n01i_dataout;
	wire	wire_n01ii_dataout;
	wire	wire_n01il_dataout;
	wire	wire_n01iO_dataout;
	wire	wire_n01l_dataout;
	wire	wire_n01li_dataout;
	wire	wire_n01ll_dataout;
	wire	wire_n01lO_dataout;
	wire	wire_n01O_dataout;
	wire	wire_n01Oi_dataout;
	wire	wire_n01Ol_dataout;
	wire	wire_n01OO_dataout;
	wire	wire_n0i1i_dataout;
	wire	wire_n0ii_dataout;
	wire	wire_n0il_dataout;
	wire	wire_n0iO_dataout;
	wire	wire_n0li_dataout;
	wire	wire_n0ll_dataout;
	wire	wire_n0lO_dataout;
	wire	wire_n0Oi_dataout;
	wire	wire_n0Ol_dataout;
	wire	wire_n0Oll_dataout;
	wire	wire_n0OlO_dataout;
	wire	wire_n0OO_dataout;
	wire	wire_n0OOi_dataout;
	wire	wire_n0OOl_dataout;
	wire	wire_n0OOO_dataout;
	wire	wire_n100i_dataout;
	wire	wire_n100l_dataout;
	wire	wire_n100O_dataout;
	wire	wire_n10i_dataout;
	wire	wire_n10ii_dataout;
	wire	wire_n10il_dataout;
	wire	wire_n10iO_dataout;
	wire	wire_n10l_dataout;
	wire	wire_n10li_dataout;
	wire	wire_n10ll_dataout;
	wire	wire_n10lO_dataout;
	wire	wire_n10O_dataout;
	wire	wire_n10Oi_dataout;
	wire	wire_n10Ol_dataout;
	wire	wire_n10OO_dataout;
	wire	wire_n11i_dataout;
	wire	wire_n11l_dataout;
	wire	wire_n11O_dataout;
	wire	wire_n1i0i_dataout;
	wire	wire_n1i0l_dataout;
	wire	wire_n1i0O_dataout;
	wire	wire_n1i1i_dataout;
	wire	wire_n1i1l_dataout;
	wire	wire_n1i1O_dataout;
	wire	wire_n1ii_dataout;
	wire	wire_n1iii_dataout;
	wire	wire_n1iil_dataout;
	wire	wire_n1iiO_dataout;
	wire	wire_n1il_dataout;
	wire	wire_n1ili_dataout;
	wire	wire_n1ill_dataout;
	wire	wire_n1ilO_dataout;
	wire	wire_n1iO_dataout;
	wire	wire_n1iOi_dataout;
	wire	wire_n1iOl_dataout;
	wire	wire_n1iOO_dataout;
	wire	wire_n1l0i_dataout;
	wire	wire_n1l0l_dataout;
	wire	wire_n1l0O_dataout;
	wire	wire_n1l1i_dataout;
	wire	wire_n1l1l_dataout;
	wire	wire_n1l1O_dataout;
	wire	wire_n1li_dataout;
	wire	wire_n1lii_dataout;
	wire	wire_n1lil_dataout;
	wire	wire_n1liO_dataout;
	wire	wire_n1ll_dataout;
	wire	wire_n1lli_dataout;
	wire	wire_n1lll_dataout;
	wire	wire_n1llO_dataout;
	wire	wire_n1lO_dataout;
	wire	wire_n1lOi_dataout;
	wire	wire_n1lOl_dataout;
	wire	wire_n1lOO_dataout;
	wire	wire_n1O0i_dataout;
	wire	wire_n1O0l_dataout;
	wire	wire_n1O0O_dataout;
	wire	wire_n1O1i_dataout;
	wire	wire_n1O1l_dataout;
	wire	wire_n1O1O_dataout;
	wire	wire_n1Oi_dataout;
	wire	wire_n1Oii_dataout;
	wire	wire_n1Oil_dataout;
	wire	wire_n1OiO_dataout;
	wire	wire_n1Ol_dataout;
	wire	wire_n1Oli_dataout;
	wire	wire_n1Oll_dataout;
	wire	wire_n1OlO_dataout;
	wire	wire_n1OO_dataout;
	wire	wire_n1OOi_dataout;
	wire	wire_n1OOl_dataout;
	wire	wire_n1OOO_dataout;
	wire	wire_ni00i_dataout;
	wire	wire_ni00l_dataout;
	wire	wire_ni00O_dataout;
	wire	wire_ni01i_dataout;
	wire	wire_ni01l_dataout;
	wire	wire_ni01O_dataout;
	wire	wire_ni0ii_dataout;
	wire	wire_ni0il_dataout;
	wire	wire_ni0iO_dataout;
	wire	wire_ni0li_dataout;
	wire	wire_ni0ll_dataout;
	wire	wire_ni0lO_dataout;
	wire	wire_ni0Oi_dataout;
	wire	wire_ni0Ol_dataout;
	wire	wire_ni0OO_dataout;
	wire	wire_ni10i_dataout;
	wire	wire_ni10l_dataout;
	wire	wire_ni10O_dataout;
	wire	wire_ni11i_dataout;
	wire	wire_ni11l_dataout;
	wire	wire_ni11O_dataout;
	wire	wire_ni1i_dataout;
	wire	wire_ni1ii_dataout;
	wire	wire_ni1il_dataout;
	wire	wire_ni1iO_dataout;
	wire	wire_ni1l_dataout;
	wire	wire_ni1li_dataout;
	wire	wire_ni1ll_dataout;
	wire	wire_ni1lO_dataout;
	wire	wire_ni1Oi_dataout;
	wire	wire_ni1Ol_dataout;
	wire	wire_ni1OO_dataout;
	wire	wire_nii1i_dataout;
	wire	wire_niiiO_dataout;
	wire	wire_niili_dataout;
	wire	wire_niill_dataout;
	wire	wire_niilO_dataout;
	wire	wire_niiOi_dataout;
	wire	wire_niiOl_dataout;
	wire	wire_niiOO_dataout;
	wire	wire_nil0i_dataout;
	wire	wire_nil0l_dataout;
	wire	wire_nil0O_dataout;
	wire	wire_nil1i_dataout;
	wire	wire_nil1l_dataout;
	wire	wire_nil1O_dataout;
	wire	wire_nilii_dataout;
	wire	wire_nilil_dataout;
	wire	wire_niliO_dataout;
	wire	wire_nilli_dataout;
	wire	wire_nilll_dataout;
	wire	wire_nillO_dataout;
	wire	wire_nilOi_dataout;
	wire	wire_nilOl_dataout;
	wire	wire_nilOO_dataout;
	wire	wire_niO0i_dataout;
	wire	wire_niO0l_dataout;
	wire	wire_niO0O_dataout;
	wire	wire_niO1i_dataout;
	wire	wire_niO1l_dataout;
	wire	wire_niO1O_dataout;
	wire	wire_niOii_dataout;
	wire	wire_niOil_dataout;
	wire	wire_niOiO_dataout;
	wire	wire_niOli_dataout;
	wire	wire_niOll_dataout;
	wire	wire_niOlO_dataout;
	wire	wire_niOOi_dataout;
	wire	wire_niOOl_dataout;
	wire	wire_niOOO_dataout;
	wire	wire_nliO0i_dataout;
	wire	wire_nliO0l_dataout;
	wire	wire_nliO0O_dataout;
	wire	wire_nliOii_dataout;
	wire	wire_nliOil_dataout;
	wire	wire_nliOiO_dataout;
	wire	wire_nliOli_dataout;
	wire	wire_nliOll_dataout;
	wire	wire_nliOlO_dataout;
	wire	wire_nliOOi_dataout;
	wire	wire_nliOOl_dataout;
	wire	wire_nliOOO_dataout;
	wire	wire_nll00i_dataout;
	wire	wire_nll00l_dataout;
	wire	wire_nll00O_dataout;
	wire	wire_nll01i_dataout;
	wire	wire_nll01l_dataout;
	wire	wire_nll01O_dataout;
	wire	wire_nll0ii_dataout;
	wire	wire_nll0il_dataout;
	wire	wire_nll0iO_dataout;
	wire	wire_nll0li_dataout;
	wire	wire_nll0ll_dataout;
	wire	wire_nll0lO_dataout;
	wire	wire_nll0Oi_dataout;
	wire	wire_nll0Ol_dataout;
	wire	wire_nll0OO_dataout;
	wire	wire_nll10i_dataout;
	wire	wire_nll10l_dataout;
	wire	wire_nll10O_dataout;
	wire	wire_nll11i_dataout;
	wire	wire_nll11l_dataout;
	wire	wire_nll11O_dataout;
	wire	wire_nll1ii_dataout;
	wire	wire_nll1il_dataout;
	wire	wire_nll1iO_dataout;
	wire	wire_nll1li_dataout;
	wire	wire_nll1ll_dataout;
	wire	wire_nll1lO_dataout;
	wire	wire_nll1Oi_dataout;
	wire	wire_nll1Ol_dataout;
	wire	wire_nll1OO_dataout;
	wire	wire_nlli0i_dataout;
	wire	wire_nlli1i_dataout;
	wire	wire_nlli1l_dataout;
	wire	wire_nlli1O_dataout;
	wire	wire_nlllli_dataout;
	wire	wire_nlllll_dataout;
	wire	wire_nllllO_dataout;
	wire	wire_nlllOi_dataout;
	wire	wire_nlllOl_dataout;
	wire	wire_nlllOO_dataout;
	wire	wire_nllO1i_dataout;
	wire	wire_nllO1l_dataout;
	wire	wire_nllOil_dataout;
	wire	wire_nllOiO_dataout;
	wire	wire_nllOli_dataout;
	wire	wire_nllOll_dataout;
	wire	wire_nllOlO_dataout;
	wire	wire_nllOOi_dataout;
	wire	wire_nllOOl_dataout;
	wire	wire_nllOOO_dataout;
	wire	wire_nlO01i_dataout;
	wire	wire_nlO0ii_dataout;
	wire	wire_nlO0il_dataout;
	wire	wire_nlO0iO_dataout;
	wire	wire_nlO0li_dataout;
	wire	wire_nlO0ll_dataout;
	wire	wire_nlO0lO_dataout;
	wire	wire_nlO0Oi_dataout;
	wire	wire_nlO0Ol_dataout;
	wire	wire_nlO0OO_dataout;
	wire	wire_nlO10i_dataout;
	wire	wire_nlO10l_dataout;
	wire	wire_nlO10O_dataout;
	wire	wire_nlO11i_dataout;
	wire	wire_nlO11l_dataout;
	wire	wire_nlO11O_dataout;
	wire	wire_nlO1ii_dataout;
	wire	wire_nlO1il_dataout;
	wire	wire_nlO1iO_dataout;
	wire	wire_nlO1li_dataout;
	wire	wire_nlO1ll_dataout;
	wire	wire_nlO1lO_dataout;
	wire	wire_nlO1Oi_dataout;
	wire	wire_nlO1Ol_dataout;
	wire	wire_nlO1OO_dataout;
	wire	wire_nlOi0i_dataout;
	wire	wire_nlOi0l_dataout;
	wire	wire_nlOi0O_dataout;
	wire	wire_nlOi1i_dataout;
	wire	wire_nlOi1l_dataout;
	wire	wire_nlOi1O_dataout;
	wire	wire_nlOiii_dataout;
	wire	wire_nlOiil_dataout;
	wire	wire_nlOiiO_dataout;
	wire	wire_nlOili_dataout;
	wire	wire_nlOill_dataout;
	wire	wire_nlOilO_dataout;
	wire	wire_nlOiOi_dataout;
	wire	wire_nlOiOl_dataout;
	wire	wire_nlOiOO_dataout;
	wire	wire_nlOll_dataout;
	wire	wire_nlOlO_dataout;
	wire	wire_nlOOi_dataout;
	wire	wire_nlOOl_dataout;
	wire	wire_nlOOO_dataout;
	wire  [32:0]   wire_n0O0O_o;
	wire  [33:0]   wire_n0Oii_o;
	wire  [33:0]   wire_n0Oil_o;
	wire  [23:0]   wire_n0OiO_o;
	wire  [37:0]   wire_n0Oli_o;
	wire  [9:0]   wire_ni1O_o;
	wire  [10:0]   wire_nii0O_o;
	wire  [38:0]   wire_nii1l_o;
	wire  [10:0]   wire_niiii_o;
	wire  [32:0]   wire_nllOii_o;
	wire  [36:0]   wire_nlO00i_o;
	wire  [13:0]   wire_nlO00l_o;
	wire  [33:0]   wire_nlO00O_o;
	wire  [9:0]   wire_nlO01l_o;
	wire  [37:0]   wire_nlO01O_o;
	wire  wire_n0i_o;
	wire  wire_n0i0i_o;
	wire  wire_n0i0l_o;
	wire  wire_n0i0O_o;
	wire  wire_n0i1l_o;
	wire  wire_n0i1O_o;
	wire  wire_n0iii_o;
	wire  wire_n0iil_o;
	wire  wire_n0iiO_o;
	wire  wire_n0ili_o;
	wire  wire_n0ill_o;
	wire  wire_n0ilO_o;
	wire  wire_n0iOi_o;
	wire  wire_n0iOl_o;
	wire  wire_n0iOO_o;
	wire  wire_n0l_o;
	wire  wire_n0l0i_o;
	wire  wire_n0l0l_o;
	wire  wire_n0l0O_o;
	wire  wire_n0l1i_o;
	wire  wire_n0l1l_o;
	wire  wire_n0l1O_o;
	wire  wire_n0lii_o;
	wire  wire_n0lil_o;
	wire  wire_n0liO_o;
	wire  wire_n0lli_o;
	wire  wire_n0lll_o;
	wire  wire_n0llO_o;
	wire  wire_n0lOi_o;
	wire  wire_n0lOl_o;
	wire  wire_n0lOO_o;
	wire  wire_n0O_o;
	wire  wire_n0O0i_o;
	wire  wire_n0O0l_o;
	wire  wire_n0O1i_o;
	wire  wire_n0O1l_o;
	wire  wire_n0O1O_o;
	wire  wire_n101i_o;
	wire  wire_n101l_o;
	wire  wire_n101O_o;
	wire  wire_n110i_o;
	wire  wire_n110l_o;
	wire  wire_n110O_o;
	wire  wire_n111i_o;
	wire  wire_n111l_o;
	wire  wire_n111O_o;
	wire  wire_n11ii_o;
	wire  wire_n11il_o;
	wire  wire_n11iO_o;
	wire  wire_n11li_o;
	wire  wire_n11ll_o;
	wire  wire_n11lO_o;
	wire  wire_n11Oi_o;
	wire  wire_n11Ol_o;
	wire  wire_n11OO_o;
	wire  wire_n1i_o;
	wire  wire_n1l_o;
	wire  wire_n1O_o;
	wire  wire_ni_o;
	wire  wire_ni0i_o;
	wire  wire_ni0l_o;
	wire  wire_ni0O_o;
	wire  wire_nii_o;
	wire  wire_niii_o;
	wire  wire_niil_o;
	wire  wire_niiO_o;
	wire  wire_nil_o;
	wire  wire_nili_o;
	wire  wire_nill_o;
	wire  wire_nilO_o;
	wire  wire_niO_o;
	wire  wire_niOi_o;
	wire  wire_niOl_o;
	wire  wire_niOO_o;
	wire  wire_nl_o;
	wire  wire_nl00i_o;
	wire  wire_nl00l_o;
	wire  wire_nl00O_o;
	wire  wire_nl01i_o;
	wire  wire_nl01l_o;
	wire  wire_nl01O_o;
	wire  wire_nl0i_o;
	wire  wire_nl0ii_o;
	wire  wire_nl0il_o;
	wire  wire_nl0iO_o;
	wire  wire_nl0l_o;
	wire  wire_nl0li_o;
	wire  wire_nl0ll_o;
	wire  wire_nl0lO_o;
	wire  wire_nl0O_o;
	wire  wire_nl0Oi_o;
	wire  wire_nl0Ol_o;
	wire  wire_nl0OO_o;
	wire  wire_nl10i_o;
	wire  wire_nl10l_o;
	wire  wire_nl10O_o;
	wire  wire_nl11i_o;
	wire  wire_nl11l_o;
	wire  wire_nl11O_o;
	wire  wire_nl1i_o;
	wire  wire_nl1ii_o;
	wire  wire_nl1il_o;
	wire  wire_nl1iO_o;
	wire  wire_nl1l_o;
	wire  wire_nl1li_o;
	wire  wire_nl1ll_o;
	wire  wire_nl1lO_o;
	wire  wire_nl1O_o;
	wire  wire_nl1Oi_o;
	wire  wire_nl1Ol_o;
	wire  wire_nl1OO_o;
	wire  wire_nli_o;
	wire  wire_nli0i_o;
	wire  wire_nli0l_o;
	wire  wire_nli0O_o;
	wire  wire_nli1i_o;
	wire  wire_nli1l_o;
	wire  wire_nli1O_o;
	wire  wire_nlii_o;
	wire  wire_nliii_o;
	wire  wire_nliil_o;
	wire  wire_nliiO_o;
	wire  wire_nlil_o;
	wire  wire_nlili_o;
	wire  wire_nlill_o;
	wire  wire_nlilO_o;
	wire  wire_nliO_o;
	wire  wire_nliOi_o;
	wire  wire_nliOl_o;
	wire  wire_nliOO_o;
	wire  wire_nll_o;
	wire  wire_nll0i_o;
	wire  wire_nll0l_o;
	wire  wire_nll0O_o;
	wire  wire_nll1i_o;
	wire  wire_nll1l_o;
	wire  wire_nll1O_o;
	wire  wire_nlli_o;
	wire  wire_nllii_o;
	wire  wire_nlliiO_o;
	wire  wire_nllil_o;
	wire  wire_nllili_o;
	wire  wire_nllill_o;
	wire  wire_nllilO_o;
	wire  wire_nlliO_o;
	wire  wire_nlliOi_o;
	wire  wire_nlliOl_o;
	wire  wire_nlliOO_o;
	wire  wire_nlll_o;
	wire  wire_nlll1i_o;
	wire  wire_nllli_o;
	wire  wire_nllll_o;
	wire  wire_nlllO_o;
	wire  wire_nllO_o;
	wire  wire_nllOi_o;
	wire  wire_nllOl_o;
	wire  wire_nllOO_o;
	wire  wire_nlO_o;
	wire  wire_nlO0i_o;
	wire  wire_nlO0l_o;
	wire  wire_nlO0O_o;
	wire  wire_nlO1i_o;
	wire  wire_nlO1l_o;
	wire  wire_nlO1O_o;
	wire  wire_nlOi_o;
	wire  wire_nlOii_o;
	wire  wire_nlOil_o;
	wire  wire_nlOiO_o;
	wire  wire_nlOl_o;
	wire  wire_nlOl0i_o;
	wire  wire_nlOl0l_o;
	wire  wire_nlOl0O_o;
	wire  wire_nlOl1i_o;
	wire  wire_nlOl1l_o;
	wire  wire_nlOl1O_o;
	wire  wire_nlOli_o;
	wire  wire_nlOlii_o;
	wire  wire_nlOlil_o;
	wire  wire_nlOliO_o;
	wire  wire_nlOlli_o;
	wire  wire_nlOlll_o;
	wire  wire_nlOllO_o;
	wire  wire_nlOlOi_o;
	wire  wire_nlOlOl_o;
	wire  wire_nlOlOO_o;
	wire  wire_nlOO_o;
	wire  wire_nlOO0i_o;
	wire  wire_nlOO0l_o;
	wire  wire_nlOO0O_o;
	wire  wire_nlOO1i_o;
	wire  wire_nlOO1l_o;
	wire  wire_nlOO1O_o;
	wire  wire_nlOOii_o;
	wire  wire_nlOOil_o;
	wire  wire_nlOOiO_o;
	wire  wire_nlOOli_o;
	wire  wire_nlOOll_o;
	wire  wire_nlOOlO_o;
	wire  wire_nlOOOi_o;
	wire  wire_nlOOOl_o;
	wire  wire_nlOOOO_o;
	wire  wire_nO_o;
	wire  niii0i;
	wire  niii0l;
	wire  niii0O;
	wire  niii1l;
	wire  niii1O;
	wire  niiiii;
	wire  niiiil;
	wire  niiiiO;
	wire  niiili;
	wire  niiill;
	wire  niiilO;
	wire  niiiOi;
	wire  niiiOl;
	wire  niiiOO;

	altsyncram   niilll
	( 
	.aclr0(areset),
	.address_a({wire_n0Oli_o[35:29]}),
	.clock0(clk),
	.clocken0(1'b1),
	.eccstatus(),
	.q_a(wire_niilll_q_a),
	.q_b(),
	.aclr1(),
	.address_b(),
	.addressstall_a(),
	.addressstall_b(),
	.byteena_a(),
	.byteena_b(),
	.clock1(),
	.clocken1(),
	.clocken2(),
	.clocken3(),
	.data_a(),
	.data_b(),
	.rden_a(),
	.rden_b(),
	.wren_a(),
	.wren_b()
	);
	defparam
		niilll.address_aclr_a = "NONE",
		niilll.address_aclr_b = "NONE",
		niilll.address_reg_b = "CLOCK1",
		niilll.byte_size = 8,
		niilll.byteena_aclr_a = "NONE",
		niilll.byteena_aclr_b = "NONE",
		niilll.byteena_reg_b = "CLOCK1",
		niilll.clock_enable_core_a = "USE_INPUT_CLKEN",
		niilll.clock_enable_core_b = "USE_INPUT_CLKEN",
		niilll.clock_enable_input_a = "NORMAL",
		niilll.clock_enable_input_b = "NORMAL",
		niilll.clock_enable_output_a = "NORMAL",
		niilll.clock_enable_output_b = "NORMAL",
		niilll.ecc_pipeline_stage_enabled = "FALSE",
		niilll.enable_ecc = "FALSE",
		niilll.indata_aclr_a = "NONE",
		niilll.indata_aclr_b = "NONE",
		niilll.indata_reg_b = "CLOCK1",
		niilll.init_file = "fp_cos_memoryC2_uid150_cosPiXTables_lutmem.hex",
		niilll.init_file_layout = "PORT_A",
		niilll.intended_device_family = "MAX 10",
		niilll.numwords_a = 128,
		niilll.numwords_b = 0,
		niilll.operation_mode = "ROM",
		niilll.outdata_aclr_a = "CLEAR0",
		niilll.outdata_aclr_b = "NONE",
		niilll.outdata_reg_a = "CLOCK0",
		niilll.outdata_reg_b = "UNREGISTERED",
		niilll.ram_block_type = "M9K",
		niilll.rdcontrol_aclr_b = "NONE",
		niilll.rdcontrol_reg_b = "CLOCK1",
		niilll.read_during_write_mode_mixed_ports = "DONT_CARE",
		niilll.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
		niilll.read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ",
		niilll.width_a = 14,
		niilll.width_b = 1,
		niilll.width_byteena_a = 1,
		niilll.width_byteena_b = 1,
		niilll.width_eccstatus = 3,
		niilll.widthad_a = 7,
		niilll.widthad_b = 1,
		niilll.wrcontrol_aclr_a = "NONE",
		niilll.wrcontrol_aclr_b = "NONE",
		niilll.wrcontrol_wraddress_reg_b = "CLOCK1",
		niilll.lpm_hint = "WIDTH_BYTEENA=1";
	altsyncram   nilOii
	( 
	.aclr0(areset),
	.address_a({nillOl, nillOi, nilllO, nillll, nillli, nilliO, nillil}),
	.clock0(clk),
	.clocken0(1'b1),
	.eccstatus(),
	.q_a(wire_nilOii_q_a),
	.q_b(),
	.aclr1(),
	.address_b(),
	.addressstall_a(),
	.addressstall_b(),
	.byteena_a(),
	.byteena_b(),
	.clock1(),
	.clocken1(),
	.clocken2(),
	.clocken3(),
	.data_a(),
	.data_b(),
	.rden_a(),
	.rden_b(),
	.wren_a(),
	.wren_b()
	);
	defparam
		nilOii.address_aclr_a = "NONE",
		nilOii.address_aclr_b = "NONE",
		nilOii.address_reg_b = "CLOCK1",
		nilOii.byte_size = 8,
		nilOii.byteena_aclr_a = "NONE",
		nilOii.byteena_aclr_b = "NONE",
		nilOii.byteena_reg_b = "CLOCK1",
		nilOii.clock_enable_core_a = "USE_INPUT_CLKEN",
		nilOii.clock_enable_core_b = "USE_INPUT_CLKEN",
		nilOii.clock_enable_input_a = "NORMAL",
		nilOii.clock_enable_input_b = "NORMAL",
		nilOii.clock_enable_output_a = "NORMAL",
		nilOii.clock_enable_output_b = "NORMAL",
		nilOii.ecc_pipeline_stage_enabled = "FALSE",
		nilOii.enable_ecc = "FALSE",
		nilOii.indata_aclr_a = "NONE",
		nilOii.indata_aclr_b = "NONE",
		nilOii.indata_reg_b = "CLOCK1",
		nilOii.init_file = "fp_cos_memoryC1_uid147_cosPiXTables_lutmem.hex",
		nilOii.init_file_layout = "PORT_A",
		nilOii.intended_device_family = "MAX 10",
		nilOii.numwords_a = 128,
		nilOii.numwords_b = 0,
		nilOii.operation_mode = "ROM",
		nilOii.outdata_aclr_a = "CLEAR0",
		nilOii.outdata_aclr_b = "NONE",
		nilOii.outdata_reg_a = "CLOCK0",
		nilOii.outdata_reg_b = "UNREGISTERED",
		nilOii.ram_block_type = "M9K",
		nilOii.rdcontrol_aclr_b = "NONE",
		nilOii.rdcontrol_reg_b = "CLOCK1",
		nilOii.read_during_write_mode_mixed_ports = "DONT_CARE",
		nilOii.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
		nilOii.read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ",
		nilOii.width_a = 21,
		nilOii.width_b = 1,
		nilOii.width_byteena_a = 1,
		nilOii.width_byteena_b = 1,
		nilOii.width_eccstatus = 3,
		nilOii.widthad_a = 7,
		nilOii.widthad_b = 1,
		nilOii.wrcontrol_aclr_a = "NONE",
		nilOii.wrcontrol_aclr_b = "NONE",
		nilOii.wrcontrol_wraddress_reg_b = "CLOCK1",
		nilOii.lpm_hint = "WIDTH_BYTEENA=1";
	altsyncram   niOilO
	( 
	.aclr0(areset),
	.address_a({niOi0i, niOi1O, niOi1l, niOi1i, niO0OO, niO0Ol, niO0Oi}),
	.clock0(clk),
	.clocken0(1'b1),
	.eccstatus(),
	.q_a(wire_niOilO_q_a),
	.q_b(),
	.aclr1(),
	.address_b(),
	.addressstall_a(),
	.addressstall_b(),
	.byteena_a(),
	.byteena_b(),
	.clock1(),
	.clocken1(),
	.clocken2(),
	.clocken3(),
	.data_a(),
	.data_b(),
	.rden_a(),
	.rden_b(),
	.wren_a(),
	.wren_b()
	);
	defparam
		niOilO.address_aclr_a = "NONE",
		niOilO.address_aclr_b = "NONE",
		niOilO.address_reg_b = "CLOCK1",
		niOilO.byte_size = 8,
		niOilO.byteena_aclr_a = "NONE",
		niOilO.byteena_aclr_b = "NONE",
		niOilO.byteena_reg_b = "CLOCK1",
		niOilO.clock_enable_core_a = "USE_INPUT_CLKEN",
		niOilO.clock_enable_core_b = "USE_INPUT_CLKEN",
		niOilO.clock_enable_input_a = "NORMAL",
		niOilO.clock_enable_input_b = "NORMAL",
		niOilO.clock_enable_output_a = "NORMAL",
		niOilO.clock_enable_output_b = "NORMAL",
		niOilO.ecc_pipeline_stage_enabled = "FALSE",
		niOilO.enable_ecc = "FALSE",
		niOilO.indata_aclr_a = "NONE",
		niOilO.indata_aclr_b = "NONE",
		niOilO.indata_reg_b = "CLOCK1",
		niOilO.init_file = "fp_cos_memoryC0_uid144_cosPiXTables_lutmem.hex",
		niOilO.init_file_layout = "PORT_A",
		niOilO.intended_device_family = "MAX 10",
		niOilO.numwords_a = 128,
		niOilO.numwords_b = 0,
		niOilO.operation_mode = "ROM",
		niOilO.outdata_aclr_a = "CLEAR0",
		niOilO.outdata_aclr_b = "NONE",
		niOilO.outdata_reg_a = "CLOCK0",
		niOilO.outdata_reg_b = "UNREGISTERED",
		niOilO.ram_block_type = "M9K",
		niOilO.rdcontrol_aclr_b = "NONE",
		niOilO.rdcontrol_reg_b = "CLOCK1",
		niOilO.read_during_write_mode_mixed_ports = "DONT_CARE",
		niOilO.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
		niOilO.read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ",
		niOilO.width_a = 29,
		niOilO.width_b = 1,
		niOilO.width_byteena_a = 1,
		niOilO.width_byteena_b = 1,
		niOilO.width_eccstatus = 3,
		niOilO.widthad_a = 7,
		niOilO.widthad_b = 1,
		niOilO.wrcontrol_aclr_a = "NONE",
		niOilO.wrcontrol_aclr_b = "NONE",
		niOilO.wrcontrol_wraddress_reg_b = "CLOCK1",
		niOilO.lpm_hint = "WIDTH_BYTEENA=1";
	initial
	begin
		niil0i = 0;
		niil0l = 0;
		niil0O = 0;
		niil1O = 0;
		niilii = 0;
		niilil = 0;
		niiliO = 0;
		niilli = 0;
		niillO = 0;
		niilOi = 0;
		niilOl = 0;
		niilOO = 0;
		niiO0i = 0;
		niiO0l = 0;
		niiO0O = 0;
		niiO1i = 0;
		niiO1l = 0;
		niiO1O = 0;
		niiOii = 0;
		niiOil = 0;
		niiOiO = 0;
		niiOli = 0;
		niiOll = 0;
		niiOlO = 0;
		niiOOi = 0;
		niiOOl = 0;
		niiOOO = 0;
		nil00i = 0;
		nil00l = 0;
		nil00O = 0;
		nil01i = 0;
		nil01l = 0;
		nil01O = 0;
		nil0ii = 0;
		nil0il = 0;
		nil0iO = 0;
		nil0li = 0;
		nil0ll = 0;
		nil0lO = 0;
		nil0Oi = 0;
		nil0Ol = 0;
		nil0OO = 0;
		nil10i = 0;
		nil10l = 0;
		nil10O = 0;
		nil11i = 0;
		nil11l = 0;
		nil11O = 0;
		nil1ii = 0;
		nil1il = 0;
		nil1iO = 0;
		nil1li = 0;
		nil1ll = 0;
		nil1lO = 0;
		nil1Oi = 0;
		nil1Ol = 0;
		nil1OO = 0;
		nili0i = 0;
		nili0l = 0;
		nili0O = 0;
		nili1i = 0;
		nili1l = 0;
		nili1O = 0;
		niliii = 0;
		niliil = 0;
		niliiO = 0;
		nilili = 0;
		nilill = 0;
		nililO = 0;
		niliOi = 0;
		niliOl = 0;
		niliOO = 0;
		nill0i = 0;
		nill0l = 0;
		nill0O = 0;
		nill1i = 0;
		nill1l = 0;
		nill1O = 0;
		nillil = 0;
		nilliO = 0;
		nillli = 0;
		nillll = 0;
		nilllO = 0;
		nillOi = 0;
		nillOl = 0;
		nillOO = 0;
		nilO0i = 0;
		nilO0l = 0;
		nilO0O = 0;
		nilO1i = 0;
		nilO1l = 0;
		nilO1O = 0;
		nilOil = 0;
		nilOiO = 0;
		nilOli = 0;
		nilOll = 0;
		nilOlO = 0;
		nilOOi = 0;
		nilOOl = 0;
		nilOOO = 0;
		niO00i = 0;
		niO00l = 0;
		niO00O = 0;
		niO01i = 0;
		niO01l = 0;
		niO01O = 0;
		niO0ii = 0;
		niO0il = 0;
		niO0iO = 0;
		niO0Oi = 0;
		niO0Ol = 0;
		niO0OO = 0;
		niO10i = 0;
		niO10l = 0;
		niO10O = 0;
		niO11i = 0;
		niO11l = 0;
		niO11O = 0;
		niO1ii = 0;
		niO1il = 0;
		niO1iO = 0;
		niO1li = 0;
		niO1ll = 0;
		niO1lO = 0;
		niO1Oi = 0;
		niO1Ol = 0;
		niO1OO = 0;
		niOi0i = 0;
		niOi0l = 0;
		niOi0O = 0;
		niOi1i = 0;
		niOi1l = 0;
		niOi1O = 0;
		niOiii = 0;
		niOiil = 0;
		niOiiO = 0;
		niOili = 0;
		niOill = 0;
		niOiOi = 0;
		niOiOl = 0;
		niOiOO = 0;
		niOl0i = 0;
		niOl0l = 0;
		niOl0O = 0;
		niOl1i = 0;
		niOl1l = 0;
		niOl1O = 0;
		niOlii = 0;
		niOlil = 0;
		niOliO = 0;
		niOlli = 0;
		niOlll = 0;
		niOllO = 0;
		niOlOi = 0;
		niOlOl = 0;
		niOlOO = 0;
		niOO0i = 0;
		niOO0l = 0;
		niOO0O = 0;
		niOO1i = 0;
		niOO1l = 0;
		niOO1O = 0;
		niOOii = 0;
		niOOil = 0;
		niOOiO = 0;
		niOOli = 0;
		niOOll = 0;
		niOOlO = 0;
		niOOOi = 0;
		niOOOl = 0;
		niOOOO = 0;
		nl000i = 0;
		nl000l = 0;
		nl000O = 0;
		nl001i = 0;
		nl001l = 0;
		nl001O = 0;
		nl00ii = 0;
		nl00il = 0;
		nl00iO = 0;
		nl00li = 0;
		nl00ll = 0;
		nl00lO = 0;
		nl00Oi = 0;
		nl00Ol = 0;
		nl00OO = 0;
		nl010i = 0;
		nl010l = 0;
		nl010O = 0;
		nl011i = 0;
		nl011l = 0;
		nl011O = 0;
		nl01ii = 0;
		nl01il = 0;
		nl01iO = 0;
		nl01li = 0;
		nl01ll = 0;
		nl01lO = 0;
		nl01Oi = 0;
		nl01Ol = 0;
		nl01OO = 0;
		nl0i0i = 0;
		nl0i0l = 0;
		nl0i0O = 0;
		nl0i1i = 0;
		nl0i1l = 0;
		nl0i1O = 0;
		nl0iii = 0;
		nl0iil = 0;
		nl0iiO = 0;
		nl0ili = 0;
		nl0ill = 0;
		nl0ilO = 0;
		nl0iOi = 0;
		nl0iOl = 0;
		nl0iOO = 0;
		nl0l0i = 0;
		nl0l0l = 0;
		nl0l0O = 0;
		nl0l1i = 0;
		nl0l1l = 0;
		nl0l1O = 0;
		nl0lii = 0;
		nl0lil = 0;
		nl0liO = 0;
		nl0lli = 0;
		nl0lll = 0;
		nl0llO = 0;
		nl0lOi = 0;
		nl0lOl = 0;
		nl0lOO = 0;
		nl0O1l = 0;
		nl100i = 0;
		nl100l = 0;
		nl100O = 0;
		nl101i = 0;
		nl101l = 0;
		nl101O = 0;
		nl10ii = 0;
		nl10il = 0;
		nl10iO = 0;
		nl10li = 0;
		nl10ll = 0;
		nl10lO = 0;
		nl10Oi = 0;
		nl10Ol = 0;
		nl10OO = 0;
		nl110i = 0;
		nl110l = 0;
		nl110O = 0;
		nl111i = 0;
		nl111l = 0;
		nl111O = 0;
		nl11ii = 0;
		nl11il = 0;
		nl11iO = 0;
		nl11li = 0;
		nl11ll = 0;
		nl11lO = 0;
		nl11Oi = 0;
		nl11Ol = 0;
		nl11OO = 0;
		nl1i0i = 0;
		nl1i0l = 0;
		nl1i0O = 0;
		nl1i1i = 0;
		nl1i1l = 0;
		nl1i1O = 0;
		nl1iii = 0;
		nl1iil = 0;
		nl1iiO = 0;
		nl1ili = 0;
		nl1ill = 0;
		nl1ilO = 0;
		nl1iOi = 0;
		nl1iOl = 0;
		nl1iOO = 0;
		nl1l0i = 0;
		nl1l0l = 0;
		nl1l0O = 0;
		nl1l1i = 0;
		nl1l1l = 0;
		nl1l1O = 0;
		nl1lii = 0;
		nl1lil = 0;
		nl1liO = 0;
		nl1lli = 0;
		nl1lll = 0;
		nl1llO = 0;
		nl1lOi = 0;
		nl1lOl = 0;
		nl1lOO = 0;
		nl1O1i = 0;
		nl1O1l = 0;
		nl1O1O = 0;
		nl1OiO = 0;
		nl1Oli = 0;
		nl1Oll = 0;
		nl1OlO = 0;
		nl1OOi = 0;
		nl1OOl = 0;
		nl1OOO = 0;
	end
	always @ ( posedge clk or  posedge areset)
	begin
		if (areset == 1'b1) 
		begin
			niil0i <= 0;
			niil0l <= 0;
			niil0O <= 0;
			niil1O <= 0;
			niilii <= 0;
			niilil <= 0;
			niiliO <= 0;
			niilli <= 0;
			niillO <= 0;
			niilOi <= 0;
			niilOl <= 0;
			niilOO <= 0;
			niiO0i <= 0;
			niiO0l <= 0;
			niiO0O <= 0;
			niiO1i <= 0;
			niiO1l <= 0;
			niiO1O <= 0;
			niiOii <= 0;
			niiOil <= 0;
			niiOiO <= 0;
			niiOli <= 0;
			niiOll <= 0;
			niiOlO <= 0;
			niiOOi <= 0;
			niiOOl <= 0;
			niiOOO <= 0;
			nil00i <= 0;
			nil00l <= 0;
			nil00O <= 0;
			nil01i <= 0;
			nil01l <= 0;
			nil01O <= 0;
			nil0ii <= 0;
			nil0il <= 0;
			nil0iO <= 0;
			nil0li <= 0;
			nil0ll <= 0;
			nil0lO <= 0;
			nil0Oi <= 0;
			nil0Ol <= 0;
			nil0OO <= 0;
			nil10i <= 0;
			nil10l <= 0;
			nil10O <= 0;
			nil11i <= 0;
			nil11l <= 0;
			nil11O <= 0;
			nil1ii <= 0;
			nil1il <= 0;
			nil1iO <= 0;
			nil1li <= 0;
			nil1ll <= 0;
			nil1lO <= 0;
			nil1Oi <= 0;
			nil1Ol <= 0;
			nil1OO <= 0;
			nili0i <= 0;
			nili0l <= 0;
			nili0O <= 0;
			nili1i <= 0;
			nili1l <= 0;
			nili1O <= 0;
			niliii <= 0;
			niliil <= 0;
			niliiO <= 0;
			nilili <= 0;
			nilill <= 0;
			nililO <= 0;
			niliOi <= 0;
			niliOl <= 0;
			niliOO <= 0;
			nill0i <= 0;
			nill0l <= 0;
			nill0O <= 0;
			nill1i <= 0;
			nill1l <= 0;
			nill1O <= 0;
			nillil <= 0;
			nilliO <= 0;
			nillli <= 0;
			nillll <= 0;
			nilllO <= 0;
			nillOi <= 0;
			nillOl <= 0;
			nillOO <= 0;
			nilO0i <= 0;
			nilO0l <= 0;
			nilO0O <= 0;
			nilO1i <= 0;
			nilO1l <= 0;
			nilO1O <= 0;
			nilOil <= 0;
			nilOiO <= 0;
			nilOli <= 0;
			nilOll <= 0;
			nilOlO <= 0;
			nilOOi <= 0;
			nilOOl <= 0;
			nilOOO <= 0;
			niO00i <= 0;
			niO00l <= 0;
			niO00O <= 0;
			niO01i <= 0;
			niO01l <= 0;
			niO01O <= 0;
			niO0ii <= 0;
			niO0il <= 0;
			niO0iO <= 0;
			niO0Oi <= 0;
			niO0Ol <= 0;
			niO0OO <= 0;
			niO10i <= 0;
			niO10l <= 0;
			niO10O <= 0;
			niO11i <= 0;
			niO11l <= 0;
			niO11O <= 0;
			niO1ii <= 0;
			niO1il <= 0;
			niO1iO <= 0;
			niO1li <= 0;
			niO1ll <= 0;
			niO1lO <= 0;
			niO1Oi <= 0;
			niO1Ol <= 0;
			niO1OO <= 0;
			niOi0i <= 0;
			niOi0l <= 0;
			niOi0O <= 0;
			niOi1i <= 0;
			niOi1l <= 0;
			niOi1O <= 0;
			niOiii <= 0;
			niOiil <= 0;
			niOiiO <= 0;
			niOili <= 0;
			niOill <= 0;
			niOiOi <= 0;
			niOiOl <= 0;
			niOiOO <= 0;
			niOl0i <= 0;
			niOl0l <= 0;
			niOl0O <= 0;
			niOl1i <= 0;
			niOl1l <= 0;
			niOl1O <= 0;
			niOlii <= 0;
			niOlil <= 0;
			niOliO <= 0;
			niOlli <= 0;
			niOlll <= 0;
			niOllO <= 0;
			niOlOi <= 0;
			niOlOl <= 0;
			niOlOO <= 0;
			niOO0i <= 0;
			niOO0l <= 0;
			niOO0O <= 0;
			niOO1i <= 0;
			niOO1l <= 0;
			niOO1O <= 0;
			niOOii <= 0;
			niOOil <= 0;
			niOOiO <= 0;
			niOOli <= 0;
			niOOll <= 0;
			niOOlO <= 0;
			niOOOi <= 0;
			niOOOl <= 0;
			niOOOO <= 0;
			nl000i <= 0;
			nl000l <= 0;
			nl000O <= 0;
			nl001i <= 0;
			nl001l <= 0;
			nl001O <= 0;
			nl00ii <= 0;
			nl00il <= 0;
			nl00iO <= 0;
			nl00li <= 0;
			nl00ll <= 0;
			nl00lO <= 0;
			nl00Oi <= 0;
			nl00Ol <= 0;
			nl00OO <= 0;
			nl010i <= 0;
			nl010l <= 0;
			nl010O <= 0;
			nl011i <= 0;
			nl011l <= 0;
			nl011O <= 0;
			nl01ii <= 0;
			nl01il <= 0;
			nl01iO <= 0;
			nl01li <= 0;
			nl01ll <= 0;
			nl01lO <= 0;
			nl01Oi <= 0;
			nl01Ol <= 0;
			nl01OO <= 0;
			nl0i0i <= 0;
			nl0i0l <= 0;
			nl0i0O <= 0;
			nl0i1i <= 0;
			nl0i1l <= 0;
			nl0i1O <= 0;
			nl0iii <= 0;
			nl0iil <= 0;
			nl0iiO <= 0;
			nl0ili <= 0;
			nl0ill <= 0;
			nl0ilO <= 0;
			nl0iOi <= 0;
			nl0iOl <= 0;
			nl0iOO <= 0;
			nl0l0i <= 0;
			nl0l0l <= 0;
			nl0l0O <= 0;
			nl0l1i <= 0;
			nl0l1l <= 0;
			nl0l1O <= 0;
			nl0lii <= 0;
			nl0lil <= 0;
			nl0liO <= 0;
			nl0lli <= 0;
			nl0lll <= 0;
			nl0llO <= 0;
			nl0lOi <= 0;
			nl0lOl <= 0;
			nl0lOO <= 0;
			nl0O1l <= 0;
			nl100i <= 0;
			nl100l <= 0;
			nl100O <= 0;
			nl101i <= 0;
			nl101l <= 0;
			nl101O <= 0;
			nl10ii <= 0;
			nl10il <= 0;
			nl10iO <= 0;
			nl10li <= 0;
			nl10ll <= 0;
			nl10lO <= 0;
			nl10Oi <= 0;
			nl10Ol <= 0;
			nl10OO <= 0;
			nl110i <= 0;
			nl110l <= 0;
			nl110O <= 0;
			nl111i <= 0;
			nl111l <= 0;
			nl111O <= 0;
			nl11ii <= 0;
			nl11il <= 0;
			nl11iO <= 0;
			nl11li <= 0;
			nl11ll <= 0;
			nl11lO <= 0;
			nl11Oi <= 0;
			nl11Ol <= 0;
			nl11OO <= 0;
			nl1i0i <= 0;
			nl1i0l <= 0;
			nl1i0O <= 0;
			nl1i1i <= 0;
			nl1i1l <= 0;
			nl1i1O <= 0;
			nl1iii <= 0;
			nl1iil <= 0;
			nl1iiO <= 0;
			nl1ili <= 0;
			nl1ill <= 0;
			nl1ilO <= 0;
			nl1iOi <= 0;
			nl1iOl <= 0;
			nl1iOO <= 0;
			nl1l0i <= 0;
			nl1l0l <= 0;
			nl1l0O <= 0;
			nl1l1i <= 0;
			nl1l1l <= 0;
			nl1l1O <= 0;
			nl1lii <= 0;
			nl1lil <= 0;
			nl1liO <= 0;
			nl1lli <= 0;
			nl1lll <= 0;
			nl1llO <= 0;
			nl1lOi <= 0;
			nl1lOl <= 0;
			nl1lOO <= 0;
			nl1O1i <= 0;
			nl1O1l <= 0;
			nl1O1O <= 0;
			nl1OiO <= 0;
			nl1Oli <= 0;
			nl1Oll <= 0;
			nl1OlO <= 0;
			nl1OOi <= 0;
			nl1OOl <= 0;
			nl1OOO <= 0;
		end
		else 
		begin
			niil0i <= niil0l;
			niil0l <= niil0O;
			niil0O <= niilii;
			niil1O <= (((wire_niOOO_dataout ^ wire_niOOl_dataout) & ((~ wire_niiii_o[10]) & (~ wire_nii0O_o[10]))) & (~ niiiii));
			niilii <= niilil;
			niilil <= niiliO;
			niiliO <= niilli;
			niilli <= niil1O;
			niillO <= nil01l;
			niilOi <= nil01O;
			niilOl <= nil00i;
			niilOO <= nil00l;
			niiO0i <= nil0iO;
			niiO0l <= nil0li;
			niiO0O <= nil0ll;
			niiO1i <= nil00O;
			niiO1l <= nil0ii;
			niiO1O <= nil0il;
			niiOii <= nil0lO;
			niiOil <= nil0Oi;
			niiOiO <= nil0Ol;
			niiOli <= nil0OO;
			niiOll <= nili1i;
			niiOlO <= nili1l;
			niiOOi <= nili1O;
			niiOOl <= nili0i;
			niiOOO <= nili0l;
			nil00i <= wire_n0Oli_o[3];
			nil00l <= wire_n0Oli_o[4];
			nil00O <= wire_n0Oli_o[5];
			nil01i <= nill0O;
			nil01l <= wire_n0Oli_o[1];
			nil01O <= wire_n0Oli_o[2];
			nil0ii <= wire_n0Oli_o[6];
			nil0il <= wire_n0Oli_o[7];
			nil0iO <= wire_n0Oli_o[8];
			nil0li <= wire_n0Oli_o[9];
			nil0ll <= wire_n0Oli_o[10];
			nil0lO <= wire_n0Oli_o[11];
			nil0Oi <= wire_n0Oli_o[12];
			nil0Ol <= wire_n0Oli_o[13];
			nil0OO <= wire_n0Oli_o[14];
			nil10i <= niliiO;
			nil10l <= nilili;
			nil10O <= nilill;
			nil11i <= nili0O;
			nil11l <= niliii;
			nil11O <= niliil;
			nil1ii <= nililO;
			nil1il <= niliOi;
			nil1iO <= niliOl;
			nil1li <= niliOO;
			nil1ll <= nill1i;
			nil1lO <= nill1l;
			nil1Oi <= nill1O;
			nil1Ol <= nill0i;
			nil1OO <= nill0l;
			nili0i <= wire_n0Oli_o[18];
			nili0l <= wire_n0Oli_o[19];
			nili0O <= wire_n0Oli_o[20];
			nili1i <= wire_n0Oli_o[15];
			nili1l <= wire_n0Oli_o[16];
			nili1O <= wire_n0Oli_o[17];
			niliii <= wire_n0Oli_o[21];
			niliil <= wire_n0Oli_o[22];
			niliiO <= wire_n0Oli_o[23];
			nilili <= wire_n0Oli_o[24];
			nilill <= wire_n0Oli_o[25];
			nililO <= wire_n0Oli_o[26];
			niliOi <= wire_n0Oli_o[27];
			niliOl <= wire_n0Oli_o[28];
			niliOO <= wire_n0Oli_o[29];
			nill0i <= wire_n0Oli_o[33];
			nill0l <= wire_n0Oli_o[34];
			nill0O <= wire_n0Oli_o[35];
			nill1i <= wire_n0Oli_o[30];
			nill1l <= wire_n0Oli_o[31];
			nill1O <= wire_n0Oli_o[32];
			nillil <= nillOO;
			nilliO <= nilO1i;
			nillli <= nilO1l;
			nillll <= nilO1O;
			nilllO <= nilO0i;
			nillOi <= nilO0l;
			nillOl <= nilO0O;
			nillOO <= wire_n0Oli_o[29];
			nilO0i <= wire_n0Oli_o[33];
			nilO0l <= wire_n0Oli_o[34];
			nilO0O <= wire_n0Oli_o[35];
			nilO1i <= wire_n0Oli_o[30];
			nilO1l <= wire_n0Oli_o[31];
			nilO1O <= wire_n0Oli_o[32];
			nilOil <= niO1iO;
			nilOiO <= niO1li;
			nilOli <= niO1ll;
			nilOll <= niO1lO;
			nilOlO <= niO1Oi;
			nilOOi <= niO1Ol;
			nilOOl <= niO1OO;
			nilOOO <= niO01i;
			niO00i <= nil10i;
			niO00l <= nil10l;
			niO00O <= nil10O;
			niO01i <= nil11i;
			niO01l <= nil11l;
			niO01O <= nil11O;
			niO0ii <= nil1ii;
			niO0il <= nil1il;
			niO0iO <= nil1iO;
			niO0Oi <= niOi0l;
			niO0Ol <= niOi0O;
			niO0OO <= niOiii;
			niO10i <= niO00l;
			niO10l <= niO00O;
			niO10O <= niO0ii;
			niO11i <= niO01l;
			niO11l <= niO01O;
			niO11O <= niO00i;
			niO1ii <= niO0il;
			niO1il <= niO0iO;
			niO1iO <= niiOiO;
			niO1li <= niiOli;
			niO1ll <= niiOll;
			niO1lO <= niiOlO;
			niO1Oi <= niiOOi;
			niO1Ol <= niiOOl;
			niO1OO <= niiOOO;
			niOi0i <= niOill;
			niOi0l <= nillil;
			niOi0O <= nilliO;
			niOi1i <= niOiil;
			niOi1l <= niOiiO;
			niOi1O <= niOili;
			niOiii <= nillli;
			niOiil <= nillll;
			niOiiO <= nilllO;
			niOili <= nillOi;
			niOill <= nillOl;
			niOiOi <= niOOii;
			niOiOl <= niOOil;
			niOiOO <= niOOiO;
			niOl0i <= niOOOi;
			niOl0l <= niOOOl;
			niOl0O <= niOOOO;
			niOl1i <= niOOli;
			niOl1l <= niOOll;
			niOl1O <= niOOlO;
			niOlii <= nl111i;
			niOlil <= nl111l;
			niOliO <= nl111O;
			niOlli <= nl110i;
			niOlll <= nl110l;
			niOllO <= nl110O;
			niOlOi <= nl11ii;
			niOlOl <= nl11il;
			niOlOO <= nl11iO;
			niOO0i <= nl11Oi;
			niOO0l <= nl11Ol;
			niOO0O <= nl11OO;
			niOO1i <= nl11li;
			niOO1l <= nl11ll;
			niOO1O <= nl11lO;
			niOOii <= nl101i;
			niOOil <= nl101l;
			niOOiO <= nl101O;
			niOOli <= nl100i;
			niOOll <= nl100l;
			niOOlO <= nl100O;
			niOOOi <= nl10ii;
			niOOOl <= nl10il;
			niOOOO <= nl10iO;
			nl000i <= nl00li;
			nl000l <= nl00ll;
			nl000O <= nl00lO;
			nl001i <= nl00ii;
			nl001l <= nl00il;
			nl001O <= nl00iO;
			nl00ii <= nl00Oi;
			nl00il <= nl00Ol;
			nl00iO <= (~ wire_n1l0l_dataout);
			nl00li <= niiill;
			nl00ll <= niiilO;
			nl00lO <= niiiOO;
			nl00Oi <= niiiOl;
			nl00Ol <= niiiOi;
			nl00OO <= nl0i1i;
			nl010i <= nl01li;
			nl010l <= nl01ll;
			nl010O <= nl01lO;
			nl011i <= nl01ii;
			nl011l <= nl01il;
			nl011O <= nl01iO;
			nl01ii <= nl01Oi;
			nl01il <= nl01Ol;
			nl01iO <= nl01OO;
			nl01li <= nl001i;
			nl01ll <= nl001l;
			nl01lO <= nl001O;
			nl01Oi <= nl000i;
			nl01Ol <= nl000l;
			nl01OO <= nl000O;
			nl0i0i <= nl0i0l;
			nl0i0l <= nl0i0O;
			nl0i0O <= nl0iii;
			nl0i1i <= nl0i1l;
			nl0i1l <= nl0i1O;
			nl0i1O <= nl0i0i;
			nl0iii <= niii0O;
			nl0iil <= (wire_nii0O_o[10] | (niii0i | niiiiO));
			nl0iiO <= nl0ili;
			nl0ili <= nl0ill;
			nl0ill <= nl0ilO;
			nl0ilO <= nl0iOi;
			nl0iOi <= nl0iOl;
			nl0iOl <= nl0iOO;
			nl0iOO <= nl0iil;
			nl0l0i <= nl0l0l;
			nl0l0l <= nl0l0O;
			nl0l0O <= nl0lii;
			nl0l1i <= ((niiili & niii1O) | (niiili & (~ niii1O)));
			nl0l1l <= nl0l1O;
			nl0l1O <= nl0l0i;
			nl0lii <= nl0lil;
			nl0lil <= nl0l1i;
			nl0liO <= (niii0O | (((wire_nii0O_o[10] | niii0i) | niiiii) | niiiiO));
			nl0lli <= nl0lll;
			nl0lll <= nl0llO;
			nl0llO <= nl0lOi;
			nl0lOi <= nl0lOl;
			nl0lOl <= nl0lOO;
			nl0lOO <= nl0O1l;
			nl0O1l <= nl0liO;
			nl100i <= nl1iOi;
			nl100l <= nl1iOl;
			nl100O <= nl1iOO;
			nl101i <= nl1ili;
			nl101l <= nl1ill;
			nl101O <= nl1ilO;
			nl10ii <= nl1l1i;
			nl10il <= nl1l1l;
			nl10iO <= nl1l1O;
			nl10li <= nl1l0i;
			nl10ll <= nl1l0l;
			nl10lO <= nl1l0O;
			nl10Oi <= nl1lii;
			nl10Ol <= nl1lil;
			nl10OO <= nl1liO;
			nl110i <= nl10Oi;
			nl110l <= nl10Ol;
			nl110O <= nl10OO;
			nl111i <= nl10li;
			nl111l <= nl10ll;
			nl111O <= nl10lO;
			nl11ii <= nl1i1i;
			nl11il <= nl1i1l;
			nl11iO <= nl1i1O;
			nl11li <= nl1i0i;
			nl11ll <= nl1i0l;
			nl11lO <= nl1i0O;
			nl11Oi <= nl1iii;
			nl11Ol <= nl1iil;
			nl11OO <= nl1iiO;
			nl1i0i <= nl1lOi;
			nl1i0l <= nl1lOl;
			nl1i0O <= nl1lOO;
			nl1i1i <= nl1lli;
			nl1i1l <= nl1lll;
			nl1i1O <= nl1llO;
			nl1iii <= nl1O1i;
			nl1iil <= nl1O1l;
			nl1iiO <= nl1O1O;
			nl1ili <= wire_nlO0ii_dataout;
			nl1ill <= wire_nlO0il_dataout;
			nl1ilO <= wire_nlO0iO_dataout;
			nl1iOi <= wire_nlO0li_dataout;
			nl1iOl <= wire_nlO0ll_dataout;
			nl1iOO <= wire_nlO0lO_dataout;
			nl1l0i <= wire_nlOi1i_dataout;
			nl1l0l <= wire_nlOi1l_dataout;
			nl1l0O <= wire_nlOi1O_dataout;
			nl1l1i <= wire_nlO0Oi_dataout;
			nl1l1l <= wire_nlO0Ol_dataout;
			nl1l1O <= wire_nlO0OO_dataout;
			nl1lii <= wire_nlOi0i_dataout;
			nl1lil <= wire_nlOi0l_dataout;
			nl1liO <= wire_nlOi0O_dataout;
			nl1lli <= wire_nlOiii_dataout;
			nl1lll <= wire_nlOiil_dataout;
			nl1llO <= wire_nlOiiO_dataout;
			nl1lOi <= wire_nlOili_dataout;
			nl1lOl <= wire_nlOill_dataout;
			nl1lOO <= wire_nlOilO_dataout;
			nl1O1i <= wire_nlOiOi_dataout;
			nl1O1l <= wire_nlOiOl_dataout;
			nl1O1O <= wire_nlOiOO_dataout;
			nl1OiO <= nl1OOO;
			nl1Oli <= nl011i;
			nl1Oll <= nl011l;
			nl1OlO <= nl011O;
			nl1OOi <= nl010i;
			nl1OOl <= nl010l;
			nl1OOO <= nl010O;
		end
	end
	lpm_mult   nillii
	( 
	.aclr(areset),
	.clken(1'b1),
	.clock(clk),
	.dataa({1'b0, nil1iO, nil1il, nil1ii, nil10O, nil10l, nil10i, nil11O, nil11l, nil11i, niiOOO, niiOOl, niiOOi, niiOlO, niiOll, {2{1'b0}}}),
	.datab({wire_niilll_q_a[13:0], {3{1'b0}}}),
	.result(wire_nillii_result),
	.sum()
	);
	defparam
		nillii.lpm_pipeline = 2,
		nillii.lpm_representation = "SIGNED",
		nillii.lpm_widtha = 17,
		nillii.lpm_widthb = 17,
		nillii.lpm_widthp = 34,
		nillii.lpm_widths = 1,
		nillii.lpm_hint = "INPUT_A_FIXED_VALUE=Bx, INPUT_B_FIXED_VALUE=Bx";
	lpm_mult   niO0li
	( 
	.aclr(areset),
	.clken(1'b1),
	.clock(clk),
	.dataa({niO11i, nilOOO, nilOOl}),
	.datab({wire_n0OiO_o[6:4]}),
	.result(wire_niO0li_result),
	.sum()
	);
	defparam
		niO0li.lpm_pipeline = 2,
		niO0li.lpm_representation = "UNSIGNED",
		niO0li.lpm_widtha = 3,
		niO0li.lpm_widthb = 3,
		niO0li.lpm_widthp = 6,
		niO0li.lpm_widths = 1,
		niO0li.lpm_hint = "INPUT_A_FIXED_VALUE=Bx, INPUT_B_FIXED_VALUE=Bx";
	lpm_mult   niO0ll
	( 
	.aclr(areset),
	.clken(1'b1),
	.clock(clk),
	.dataa({1'b0, niO1il, niO1ii, niO10O, niO10l, niO10i, niO11O, niO11l}),
	.datab({1'b0, wire_n0OiO_o[6:1], {2{1'b0}}}),
	.result(wire_niO0ll_result),
	.sum()
	);
	defparam
		niO0ll.lpm_pipeline = 2,
		niO0ll.lpm_representation = "SIGNED",
		niO0ll.lpm_widtha = 8,
		niO0ll.lpm_widthb = 9,
		niO0ll.lpm_widthp = 17,
		niO0ll.lpm_widths = 1,
		niO0ll.lpm_hint = "INPUT_A_FIXED_VALUE=Bx, INPUT_B_FIXED_VALUE=Bx";
	lpm_mult   niO0lO
	( 
	.aclr(areset),
	.clken(1'b1),
	.clock(clk),
	.dataa({1'b0, niO1il, niO1ii, niO10O, niO10l, niO10i, niO11O, niO11l, niO11i, nilOOO, nilOOl, nilOOi, nilOlO, nilOll, nilOli, nilOiO, nilOil}),
	.datab({wire_n0OiO_o[23:7]}),
	.result(wire_niO0lO_result),
	.sum()
	);
	defparam
		niO0lO.lpm_pipeline = 2,
		niO0lO.lpm_representation = "SIGNED",
		niO0lO.lpm_widtha = 17,
		niO0lO.lpm_widthb = 17,
		niO0lO.lpm_widthp = 34,
		niO0lO.lpm_widths = 1,
		niO0lO.lpm_hint = "INPUT_A_FIXED_VALUE=Bx, INPUT_B_FIXED_VALUE=Bx";
	lpm_mult   nl1O0i
	( 
	.aclr(areset),
	.clken(1'b1),
	.clock(clk),
	.dataa({niOl1O, niOl1l}),
	.datab({wire_n0O0O_o[21:20]}),
	.result(wire_nl1O0i_result),
	.sum()
	);
	defparam
		nl1O0i.lpm_pipeline = 2,
		nl1O0i.lpm_representation = "UNSIGNED",
		nl1O0i.lpm_widtha = 2,
		nl1O0i.lpm_widthb = 2,
		nl1O0i.lpm_widthp = 4,
		nl1O0i.lpm_widths = 1,
		nl1O0i.lpm_hint = "INPUT_A_FIXED_VALUE=Bx, INPUT_B_FIXED_VALUE=Bx";
	lpm_mult   nl1O0l
	( 
	.aclr(areset),
	.clken(1'b1),
	.clock(clk),
	.dataa({niOllO, niOlll}),
	.datab({wire_n0O0O_o[12:11]}),
	.result(wire_nl1O0l_result),
	.sum()
	);
	defparam
		nl1O0l.lpm_pipeline = 2,
		nl1O0l.lpm_representation = "UNSIGNED",
		nl1O0l.lpm_widtha = 2,
		nl1O0l.lpm_widthb = 2,
		nl1O0l.lpm_widthp = 4,
		nl1O0l.lpm_widths = 1,
		nl1O0l.lpm_hint = "INPUT_A_FIXED_VALUE=Bx, INPUT_B_FIXED_VALUE=Bx";
	lpm_mult   nl1O0O
	( 
	.aclr(areset),
	.clken(1'b1),
	.clock(clk),
	.dataa({niOl1O, niOl1l, niOl1i, niOiOO, niOiOl, niOiOi, {3{1'b0}}}),
	.datab({wire_n0O0O_o[30:22]}),
	.result(wire_nl1O0O_result),
	.sum()
	);
	defparam
		nl1O0O.lpm_pipeline = 2,
		nl1O0O.lpm_representation = "UNSIGNED",
		nl1O0O.lpm_widtha = 9,
		nl1O0O.lpm_widthb = 9,
		nl1O0O.lpm_widthp = 18,
		nl1O0O.lpm_widths = 1,
		nl1O0O.lpm_hint = "INPUT_A_FIXED_VALUE=Bx, INPUT_B_FIXED_VALUE=Bx";
	lpm_mult   nl1Oii
	( 
	.aclr(areset),
	.clken(1'b1),
	.clock(clk),
	.dataa({niOO0O, niOO0l, niOO0i, niOO1O, niOO1l, niOO1i, niOlOO, niOlOl, niOlOi}),
	.datab({wire_n0O0O_o[12:6], {2{1'b0}}}),
	.result(wire_nl1Oii_result),
	.sum()
	);
	defparam
		nl1Oii.lpm_pipeline = 2,
		nl1Oii.lpm_representation = "UNSIGNED",
		nl1Oii.lpm_widtha = 9,
		nl1Oii.lpm_widthb = 9,
		nl1Oii.lpm_widthp = 18,
		nl1Oii.lpm_widths = 1,
		nl1Oii.lpm_hint = "INPUT_A_FIXED_VALUE=Bx, INPUT_B_FIXED_VALUE=Bx";
	lpm_mult   nl1Oil
	( 
	.aclr(areset),
	.clken(1'b1),
	.clock(clk),
	.dataa({niOO0O, niOO0l, niOO0i, niOO1O, niOO1l, niOO1i, niOlOO, niOlOl, niOlOi, niOllO, niOlll, niOlli, niOliO, niOlil, niOlii, niOl0O, niOl0l, niOl0i}),
	.datab({wire_n0O0O_o[30:13]}),
	.result(wire_nl1Oil_result),
	.sum()
	);
	defparam
		nl1Oil.lpm_pipeline = 2,
		nl1Oil.lpm_representation = "UNSIGNED",
		nl1Oil.lpm_widtha = 18,
		nl1Oil.lpm_widthb = 18,
		nl1Oil.lpm_widthp = 36,
		nl1Oil.lpm_widths = 1,
		nl1Oil.lpm_hint = "INPUT_A_FIXED_VALUE=Bx, INPUT_B_FIXED_VALUE=Bx";
	or(wire_n000i_dataout, nil10i, ~((~ niiiOi)));
	or(wire_n000l_dataout, nil10l, ~((~ niiiOi)));
	or(wire_n000O_dataout, nil10O, ~((~ niiiOi)));
	or(wire_n001i_dataout, nil11i, ~((~ niiiOi)));
	or(wire_n001l_dataout, nil11l, ~((~ niiiOi)));
	or(wire_n001O_dataout, nil11O, ~((~ niiiOi)));
	and(wire_n00i_dataout, wire_nllO_o, (~ wire_ni1O_o[6]));
	or(wire_n00ii_dataout, nil1ii, ~((~ niiiOi)));
	or(wire_n00il_dataout, nil1il, ~((~ niiiOi)));
	or(wire_n00iO_dataout, nil1iO, ~((~ niiiOi)));
	and(wire_n00l_dataout, wire_nlOi_o, (~ wire_ni1O_o[6]));
	or(wire_n00li_dataout, nil1li, ~((~ niiiOi)));
	or(wire_n00ll_dataout, nil1ll, ~((~ niiiOi)));
	or(wire_n00lO_dataout, nil1lO, ~((~ niiiOi)));
	and(wire_n00O_dataout, wire_nlOl_o, (~ wire_ni1O_o[6]));
	or(wire_n00Oi_dataout, nil1Oi, ~((~ niiiOi)));
	assign		wire_n00Ol_dataout = ((~ niiiOi) === 1'b1) ? nil1Ol : niillO;
	assign		wire_n00OO_dataout = ((~ niiiOi) === 1'b1) ? nil1OO : niilOi;
	or(wire_n010i_dataout, niiO0i, ~((~ niiiOi)));
	or(wire_n010l_dataout, niiO0l, ~((~ niiiOi)));
	or(wire_n010O_dataout, niiO0O, ~((~ niiiOi)));
	or(wire_n011i_dataout, niiO1i, ~((~ niiiOi)));
	or(wire_n011l_dataout, niiO1l, ~((~ niiiOi)));
	or(wire_n011O_dataout, niiO1O, ~((~ niiiOi)));
	and(wire_n01i_dataout, wire_nliO_o, (~ wire_ni1O_o[6]));
	or(wire_n01ii_dataout, niiOii, ~((~ niiiOi)));
	or(wire_n01il_dataout, niiOil, ~((~ niiiOi)));
	or(wire_n01iO_dataout, niiOiO, ~((~ niiiOi)));
	and(wire_n01l_dataout, wire_nlli_o, (~ wire_ni1O_o[6]));
	or(wire_n01li_dataout, niiOli, ~((~ niiiOi)));
	or(wire_n01ll_dataout, niiOll, ~((~ niiiOi)));
	or(wire_n01lO_dataout, niiOlO, ~((~ niiiOi)));
	and(wire_n01O_dataout, wire_nlll_o, (~ wire_ni1O_o[6]));
	or(wire_n01Oi_dataout, niiOOi, ~((~ niiiOi)));
	or(wire_n01Ol_dataout, niiOOl, ~((~ niiiOi)));
	or(wire_n01OO_dataout, niiOOO, ~((~ niiiOi)));
	assign		wire_n0i1i_dataout = ((~ niiiOi) === 1'b1) ? nil01i : niilOl;
	and(wire_n0ii_dataout, wire_nlOO_o, (~ wire_ni1O_o[6]));
	and(wire_n0il_dataout, wire_n1i_o, (~ wire_ni1O_o[6]));
	and(wire_n0iO_dataout, wire_n1l_o, (~ wire_ni1O_o[6]));
	and(wire_n0li_dataout, wire_n1O_o, (~ wire_ni1O_o[6]));
	and(wire_n0ll_dataout, wire_n0i_o, (~ wire_ni1O_o[6]));
	and(wire_n0lO_dataout, wire_n0l_o, (~ wire_ni1O_o[6]));
	assign		wire_n0Oi_dataout = ((~ wire_ni1O_o[6]) === 1'b1) ? wire_n0O_o : wire_nll_o;
	assign		wire_n0Ol_dataout = ((~ wire_ni1O_o[6]) === 1'b1) ? wire_nii_o : wire_nlO_o;
	assign		wire_n0Oll_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niiiO_dataout : wire_nii1l_o[1];
	assign		wire_n0OlO_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niili_dataout : wire_nii1l_o[2];
	assign		wire_n0OO_dataout = ((~ wire_ni1O_o[6]) === 1'b1) ? wire_nil_o : wire_ni_o;
	assign		wire_n0OOi_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niill_dataout : wire_nii1l_o[3];
	assign		wire_n0OOl_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niilO_dataout : wire_nii1l_o[4];
	assign		wire_n0OOO_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niiOi_dataout : wire_nii1l_o[5];
	and(wire_n100i_dataout, wire_n0i1l_o, (~ niiiOi));
	and(wire_n100l_dataout, wire_n0i1O_o, (~ niiiOi));
	and(wire_n100O_dataout, wire_n0i0i_o, (~ niiiOi));
	and(wire_n10i_dataout, wire_nilO_o, (~ wire_ni1O_o[6]));
	and(wire_n10ii_dataout, wire_n0i0l_o, (~ niiiOi));
	and(wire_n10il_dataout, wire_n0i0O_o, (~ niiiOi));
	and(wire_n10iO_dataout, wire_n0iii_o, (~ niiiOi));
	and(wire_n10l_dataout, wire_niOi_o, (~ wire_ni1O_o[6]));
	and(wire_n10li_dataout, wire_n0iil_o, (~ niiiOi));
	and(wire_n10ll_dataout, wire_n0iiO_o, (~ niiiOi));
	and(wire_n10lO_dataout, wire_n0ili_o, (~ niiiOi));
	and(wire_n10O_dataout, wire_niOl_o, (~ wire_ni1O_o[6]));
	and(wire_n10Oi_dataout, wire_n0ill_o, (~ niiiOi));
	and(wire_n10Ol_dataout, wire_n0ilO_o, (~ niiiOi));
	and(wire_n10OO_dataout, wire_n0iOi_o, (~ niiiOi));
	and(wire_n11i_dataout, wire_niiO_o, (~ wire_ni1O_o[6]));
	and(wire_n11l_dataout, wire_nili_o, (~ wire_ni1O_o[6]));
	and(wire_n11O_dataout, wire_nill_o, (~ wire_ni1O_o[6]));
	and(wire_n1i0i_dataout, wire_n0l1l_o, (~ niiiOi));
	and(wire_n1i0l_dataout, wire_n0l1O_o, (~ niiiOi));
	and(wire_n1i0O_dataout, wire_n0l0i_o, (~ niiiOi));
	and(wire_n1i1i_dataout, wire_n0iOl_o, (~ niiiOi));
	and(wire_n1i1l_dataout, wire_n0iOO_o, (~ niiiOi));
	and(wire_n1i1O_dataout, wire_n0l1i_o, (~ niiiOi));
	and(wire_n1ii_dataout, wire_niOO_o, (~ wire_ni1O_o[6]));
	and(wire_n1iii_dataout, wire_n0l0l_o, (~ niiiOi));
	and(wire_n1iil_dataout, wire_n0l0O_o, (~ niiiOi));
	and(wire_n1iiO_dataout, wire_n0lii_o, (~ niiiOi));
	and(wire_n1il_dataout, wire_nl1i_o, (~ wire_ni1O_o[6]));
	and(wire_n1ili_dataout, wire_n0lil_o, (~ niiiOi));
	and(wire_n1ill_dataout, wire_n0liO_o, (~ niiiOi));
	and(wire_n1ilO_dataout, wire_n0lli_o, (~ niiiOi));
	and(wire_n1iO_dataout, wire_nl1l_o, (~ wire_ni1O_o[6]));
	and(wire_n1iOi_dataout, wire_n0lll_o, (~ niiiOi));
	and(wire_n1iOl_dataout, wire_n0llO_o, (~ niiiOi));
	and(wire_n1iOO_dataout, wire_n0lOi_o, (~ niiiOi));
	assign		wire_n1l0i_dataout = ((~ niiiOi) === 1'b1) ? wire_n0O1l_o : wire_n0O0l_o;
	assign		wire_n1l0l_dataout = ((~ niiill) === 1'b1) ? wire_n1lil_dataout : wire_n1l0O_dataout;
	assign		wire_n1l0O_dataout = ((~ niiilO) === 1'b1) ? wire_n1lOi_dataout : wire_n1liO_dataout;
	and(wire_n1l1i_dataout, wire_n0lOl_o, (~ niiiOi));
	assign		wire_n1l1l_dataout = ((~ niiiOi) === 1'b1) ? wire_n0lOO_o : wire_n0O1O_o;
	assign		wire_n1l1O_dataout = ((~ niiiOi) === 1'b1) ? wire_n0O1i_o : wire_n0O0i_o;
	and(wire_n1li_dataout, wire_nl1O_o, (~ wire_ni1O_o[6]));
	assign		wire_n1lii_dataout = ((~ niiilO) === 1'b1) ? wire_n1lOl_dataout : wire_n1lli_dataout;
	assign		wire_n1lil_dataout = ((~ niiilO) === 1'b1) ? wire_n1lOO_dataout : wire_n1lll_dataout;
	assign		wire_n1liO_dataout = ((~ niiiOO) === 1'b1) ? wire_n1OiO_dataout : wire_n1O1i_dataout;
	and(wire_n1ll_dataout, wire_nl0i_o, (~ wire_ni1O_o[6]));
	assign		wire_n1lli_dataout = ((~ niiiOO) === 1'b1) ? wire_n1Oli_dataout : wire_n1O1l_dataout;
	assign		wire_n1lll_dataout = ((~ niiiOO) === 1'b1) ? wire_n1Oll_dataout : wire_n1O1O_dataout;
	assign		wire_n1llO_dataout = ((~ niiiOO) === 1'b1) ? wire_n1OlO_dataout : wire_n1O0i_dataout;
	and(wire_n1lO_dataout, wire_nl0l_o, (~ wire_ni1O_o[6]));
	assign		wire_n1lOi_dataout = ((~ niiiOO) === 1'b1) ? wire_n1OOi_dataout : wire_n1O0l_dataout;
	assign		wire_n1lOl_dataout = ((~ niiiOO) === 1'b1) ? wire_n1OOl_dataout : wire_n1O0O_dataout;
	assign		wire_n1lOO_dataout = ((~ niiiOO) === 1'b1) ? wire_n1OOO_dataout : wire_n1Oii_dataout;
	assign		wire_n1O0i_dataout = ((~ niiiOl) === 1'b1) ? wire_n000l_dataout : wire_n010i_dataout;
	assign		wire_n1O0l_dataout = ((~ niiiOl) === 1'b1) ? wire_n000O_dataout : wire_n010l_dataout;
	assign		wire_n1O0O_dataout = ((~ niiiOl) === 1'b1) ? wire_n00ii_dataout : wire_n010O_dataout;
	assign		wire_n1O1i_dataout = ((~ niiiOl) === 1'b1) ? wire_n001l_dataout : wire_n011i_dataout;
	assign		wire_n1O1l_dataout = ((~ niiiOl) === 1'b1) ? wire_n001O_dataout : wire_n011l_dataout;
	assign		wire_n1O1O_dataout = ((~ niiiOl) === 1'b1) ? wire_n000i_dataout : wire_n011O_dataout;
	and(wire_n1Oi_dataout, wire_nl0O_o, (~ wire_ni1O_o[6]));
	assign		wire_n1Oii_dataout = ((~ niiiOl) === 1'b1) ? wire_n00il_dataout : wire_n01ii_dataout;
	assign		wire_n1Oil_dataout = ((~ niiiOl) === 1'b1) ? wire_n00iO_dataout : wire_n01il_dataout;
	assign		wire_n1OiO_dataout = ((~ niiiOl) === 1'b1) ? wire_n00li_dataout : wire_n01iO_dataout;
	and(wire_n1Ol_dataout, wire_nlii_o, (~ wire_ni1O_o[6]));
	assign		wire_n1Oli_dataout = ((~ niiiOl) === 1'b1) ? wire_n00ll_dataout : wire_n01li_dataout;
	assign		wire_n1Oll_dataout = ((~ niiiOl) === 1'b1) ? wire_n00lO_dataout : wire_n01ll_dataout;
	assign		wire_n1OlO_dataout = ((~ niiiOl) === 1'b1) ? wire_n00Oi_dataout : wire_n01lO_dataout;
	and(wire_n1OO_dataout, wire_nlil_o, (~ wire_ni1O_o[6]));
	assign		wire_n1OOi_dataout = ((~ niiiOl) === 1'b1) ? wire_n00Ol_dataout : wire_n01Oi_dataout;
	assign		wire_n1OOl_dataout = ((~ niiiOl) === 1'b1) ? wire_n00OO_dataout : wire_n01Ol_dataout;
	assign		wire_n1OOO_dataout = ((~ niiiOl) === 1'b1) ? wire_n0i1i_dataout : wire_n01OO_dataout;
	assign		wire_ni00i_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niO1l_dataout : wire_nii1l_o[24];
	assign		wire_ni00l_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niO1O_dataout : wire_nii1l_o[25];
	assign		wire_ni00O_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niO0i_dataout : wire_nii1l_o[26];
	assign		wire_ni01i_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_nilOl_dataout : wire_nii1l_o[21];
	assign		wire_ni01l_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_nilOO_dataout : wire_nii1l_o[22];
	assign		wire_ni01O_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niO1i_dataout : wire_nii1l_o[23];
	assign		wire_ni0ii_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niO0l_dataout : wire_nii1l_o[27];
	assign		wire_ni0il_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niO0O_dataout : wire_nii1l_o[28];
	assign		wire_ni0iO_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niOii_dataout : wire_nii1l_o[29];
	assign		wire_ni0li_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niOil_dataout : wire_nii1l_o[30];
	assign		wire_ni0ll_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niOiO_dataout : wire_nii1l_o[31];
	assign		wire_ni0lO_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niOli_dataout : wire_nii1l_o[32];
	assign		wire_ni0Oi_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niOll_dataout : wire_nii1l_o[33];
	assign		wire_ni0Ol_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niOlO_dataout : wire_nii1l_o[34];
	assign		wire_ni0OO_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niOOi_dataout : wire_nii1l_o[35];
	assign		wire_ni10i_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_nil1l_dataout : wire_nii1l_o[9];
	assign		wire_ni10l_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_nil1O_dataout : wire_nii1l_o[10];
	assign		wire_ni10O_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_nil0i_dataout : wire_nii1l_o[11];
	assign		wire_ni11i_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niiOl_dataout : wire_nii1l_o[6];
	assign		wire_ni11l_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niiOO_dataout : wire_nii1l_o[7];
	assign		wire_ni11O_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_nil1i_dataout : wire_nii1l_o[8];
	assign		wire_ni1i_dataout = ((~ wire_ni1O_o[6]) === 1'b1) ? wire_niO_o : wire_nl_o;
	assign		wire_ni1ii_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_nil0l_dataout : wire_nii1l_o[12];
	assign		wire_ni1il_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_nil0O_dataout : wire_nii1l_o[13];
	assign		wire_ni1iO_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_nilii_dataout : wire_nii1l_o[14];
	assign		wire_ni1l_dataout = ((~ wire_ni1O_o[6]) === 1'b1) ? wire_nli_o : wire_nO_o;
	assign		wire_ni1li_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_nilil_dataout : wire_nii1l_o[15];
	assign		wire_ni1ll_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_niliO_dataout : wire_nii1l_o[16];
	assign		wire_ni1lO_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_nilli_dataout : wire_nii1l_o[17];
	assign		wire_ni1Oi_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_nilll_dataout : wire_nii1l_o[18];
	assign		wire_ni1Ol_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_nillO_dataout : wire_nii1l_o[19];
	assign		wire_ni1OO_dataout = ((~ wire_niOOl_dataout) === 1'b1) ? wire_nilOi_dataout : wire_nii1l_o[20];
	and(wire_nii1i_dataout, wire_nii1l_o[36], ~((~ wire_niOOl_dataout)));
	and(wire_niiiO_dataout, wire_nl11i_o, (~ wire_ni1O_o[3]));
	and(wire_niili_dataout, wire_nl11l_o, (~ wire_ni1O_o[3]));
	and(wire_niill_dataout, wire_nl11O_o, (~ wire_ni1O_o[3]));
	and(wire_niilO_dataout, wire_nl10i_o, (~ wire_ni1O_o[3]));
	assign		wire_niiOi_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl10l_o : wire_nliil_o;
	assign		wire_niiOl_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl10O_o : wire_nliiO_o;
	assign		wire_niiOO_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl1ii_o : wire_nlili_o;
	assign		wire_nil0i_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl1ll_o : wire_nliOl_o;
	assign		wire_nil0l_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl1lO_o : wire_nliOO_o;
	assign		wire_nil0O_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl1Oi_o : wire_nll1i_o;
	assign		wire_nil1i_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl1il_o : wire_nlill_o;
	assign		wire_nil1l_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl1iO_o : wire_nlilO_o;
	assign		wire_nil1O_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl1li_o : wire_nliOi_o;
	assign		wire_nilii_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl1Ol_o : wire_nll1l_o;
	assign		wire_nilil_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl1OO_o : wire_nll1O_o;
	assign		wire_niliO_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl01i_o : wire_nll0i_o;
	assign		wire_nilli_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl01l_o : wire_nll0l_o;
	assign		wire_nilll_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl01O_o : wire_nll0O_o;
	assign		wire_nillO_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl00i_o : wire_nllii_o;
	assign		wire_nilOi_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl00l_o : wire_nllil_o;
	assign		wire_nilOl_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl00O_o : wire_nlliO_o;
	assign		wire_nilOO_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl0ii_o : wire_nllli_o;
	assign		wire_niO0i_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl0ll_o : wire_nllOl_o;
	assign		wire_niO0l_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl0lO_o : wire_nllOO_o;
	assign		wire_niO0O_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl0Oi_o : wire_nlO1i_o;
	assign		wire_niO1i_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl0il_o : wire_nllll_o;
	assign		wire_niO1l_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl0iO_o : wire_nlllO_o;
	assign		wire_niO1O_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl0li_o : wire_nllOi_o;
	assign		wire_niOii_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl0Ol_o : wire_nlO1l_o;
	assign		wire_niOil_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nl0OO_o : wire_nlO1O_o;
	assign		wire_niOiO_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nli1i_o : wire_nlO0i_o;
	assign		wire_niOli_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nli1l_o : wire_nlO0l_o;
	assign		wire_niOll_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nli1O_o : wire_nlO0O_o;
	assign		wire_niOlO_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nli0i_o : wire_nlOii_o;
	assign		wire_niOOi_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nli0l_o : wire_nlOil_o;
	assign		wire_niOOl_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nli0O_o : wire_nlOiO_o;
	assign		wire_niOOO_dataout = ((~ wire_ni1O_o[3]) === 1'b1) ? wire_nliii_o : wire_nlOli_o;
	or(wire_nliO0i_dataout, wire_nll1lO_dataout, ~((~ nl0l1l)));
	and(wire_nliO0l_dataout, wire_nll1Oi_dataout, (~ nl0l1l));
	and(wire_nliO0O_dataout, wire_nll1Ol_dataout, (~ nl0l1l));
	and(wire_nliOii_dataout, wire_nll1OO_dataout, (~ nl0l1l));
	and(wire_nliOil_dataout, wire_nll01i_dataout, (~ nl0l1l));
	and(wire_nliOiO_dataout, wire_nll01l_dataout, (~ nl0l1l));
	and(wire_nliOli_dataout, wire_nll01O_dataout, (~ nl0l1l));
	and(wire_nliOll_dataout, wire_nll00i_dataout, (~ nl0l1l));
	and(wire_nliOlO_dataout, wire_nll00l_dataout, (~ nl0l1l));
	and(wire_nliOOi_dataout, wire_nll00O_dataout, (~ nl0l1l));
	and(wire_nliOOl_dataout, wire_nll0ii_dataout, (~ nl0l1l));
	and(wire_nliOOO_dataout, wire_nll0il_dataout, (~ nl0l1l));
	and(wire_nll00i_dataout, wire_nllOii_o[8], (~ nl0lli));
	and(wire_nll00l_dataout, wire_nllOii_o[9], (~ nl0lli));
	and(wire_nll00O_dataout, wire_nllOii_o[10], (~ nl0lli));
	and(wire_nll01i_dataout, wire_nllOii_o[5], (~ nl0lli));
	and(wire_nll01l_dataout, wire_nllOii_o[6], (~ nl0lli));
	and(wire_nll01O_dataout, wire_nllOii_o[7], (~ nl0lli));
	and(wire_nll0ii_dataout, wire_nllOii_o[11], (~ nl0lli));
	and(wire_nll0il_dataout, wire_nllOii_o[12], (~ nl0lli));
	and(wire_nll0iO_dataout, wire_nllOii_o[13], (~ nl0lli));
	and(wire_nll0li_dataout, wire_nllOii_o[14], (~ nl0lli));
	and(wire_nll0ll_dataout, wire_nllOii_o[15], (~ nl0lli));
	and(wire_nll0lO_dataout, wire_nllOii_o[16], (~ nl0lli));
	and(wire_nll0Oi_dataout, wire_nllOii_o[17], (~ nl0lli));
	and(wire_nll0Ol_dataout, wire_nllOii_o[18], (~ nl0lli));
	and(wire_nll0OO_dataout, wire_nllOii_o[19], (~ nl0lli));
	and(wire_nll10i_dataout, wire_nll0lO_dataout, (~ nl0l1l));
	and(wire_nll10l_dataout, wire_nll0Oi_dataout, (~ nl0l1l));
	and(wire_nll10O_dataout, wire_nll0Ol_dataout, (~ nl0l1l));
	and(wire_nll11i_dataout, wire_nll0iO_dataout, (~ nl0l1l));
	and(wire_nll11l_dataout, wire_nll0li_dataout, (~ nl0l1l));
	and(wire_nll11O_dataout, wire_nll0ll_dataout, (~ nl0l1l));
	and(wire_nll1ii_dataout, wire_nll0OO_dataout, (~ nl0l1l));
	and(wire_nll1il_dataout, wire_nlli1i_dataout, (~ nl0l1l));
	and(wire_nll1iO_dataout, wire_nlli1l_dataout, (~ nl0l1l));
	and(wire_nll1li_dataout, wire_nlli1O_dataout, (~ nl0l1l));
	and(wire_nll1ll_dataout, wire_nlli0i_dataout, (~ nl0l1l));
	and(wire_nll1lO_dataout, wire_nllOii_o[1], (~ nl0lli));
	and(wire_nll1Oi_dataout, wire_nllOii_o[2], (~ nl0lli));
	and(wire_nll1Ol_dataout, wire_nllOii_o[3], (~ nl0lli));
	and(wire_nll1OO_dataout, wire_nllOii_o[4], (~ nl0lli));
	and(wire_nlli0i_dataout, wire_nllOii_o[23], (~ nl0lli));
	and(wire_nlli1i_dataout, wire_nllOii_o[20], (~ nl0lli));
	and(wire_nlli1l_dataout, wire_nllOii_o[21], (~ nl0lli));
	and(wire_nlli1O_dataout, wire_nllOii_o[22], (~ nl0lli));
	and(wire_nlllli_dataout, wire_nllOii_o[24], (~ nl00OO));
	and(wire_nlllll_dataout, wire_nllOii_o[25], (~ nl00OO));
	and(wire_nllllO_dataout, wire_nllOii_o[26], (~ nl00OO));
	and(wire_nlllOi_dataout, wire_nllOii_o[27], (~ nl00OO));
	and(wire_nlllOl_dataout, wire_nllOii_o[28], (~ nl00OO));
	and(wire_nlllOO_dataout, wire_nllOii_o[29], (~ nl00OO));
	and(wire_nllO1i_dataout, wire_nllOii_o[30], (~ nl00OO));
	and(wire_nllO1l_dataout, wire_nllOii_o[31], (~ nl00OO));
	assign		wire_nllOil_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[5] : wire_nlO00O_o[6];
	assign		wire_nllOiO_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[6] : wire_nlO00O_o[7];
	assign		wire_nllOli_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[7] : wire_nlO00O_o[8];
	assign		wire_nllOll_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[8] : wire_nlO00O_o[9];
	assign		wire_nllOlO_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[9] : wire_nlO00O_o[10];
	assign		wire_nllOOi_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[10] : wire_nlO00O_o[11];
	assign		wire_nllOOl_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[11] : wire_nlO00O_o[12];
	assign		wire_nllOOO_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[12] : wire_nlO00O_o[13];
	assign		wire_nlO01i_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[28] : wire_nlO00O_o[29];
	assign		wire_nlO0ii_dataout = ((~ niiilO) === 1'b1) ? wire_nlOl1i_o : wire_nlOOli_o;
	assign		wire_nlO0il_dataout = ((~ niiilO) === 1'b1) ? wire_nlOl1l_o : wire_nlOOll_o;
	assign		wire_nlO0iO_dataout = ((~ niiilO) === 1'b1) ? wire_nlOl1O_o : wire_nlOOlO_o;
	assign		wire_nlO0li_dataout = ((~ niiilO) === 1'b1) ? wire_nlOl0i_o : wire_nlOOOi_o;
	assign		wire_nlO0ll_dataout = ((~ niiilO) === 1'b1) ? wire_nlOl0l_o : wire_nlOOOl_o;
	assign		wire_nlO0lO_dataout = ((~ niiilO) === 1'b1) ? wire_nlOl0O_o : wire_nlOOOO_o;
	assign		wire_nlO0Oi_dataout = ((~ niiilO) === 1'b1) ? wire_nlOlii_o : wire_n111i_o;
	assign		wire_nlO0Ol_dataout = ((~ niiilO) === 1'b1) ? wire_nlOlil_o : wire_n111l_o;
	assign		wire_nlO0OO_dataout = ((~ niiilO) === 1'b1) ? wire_nlOliO_o : wire_n111O_o;
	assign		wire_nlO10i_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[16] : wire_nlO00O_o[17];
	assign		wire_nlO10l_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[17] : wire_nlO00O_o[18];
	assign		wire_nlO10O_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[18] : wire_nlO00O_o[19];
	assign		wire_nlO11i_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[13] : wire_nlO00O_o[14];
	assign		wire_nlO11l_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[14] : wire_nlO00O_o[15];
	assign		wire_nlO11O_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[15] : wire_nlO00O_o[16];
	assign		wire_nlO1ii_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[19] : wire_nlO00O_o[20];
	assign		wire_nlO1il_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[20] : wire_nlO00O_o[21];
	assign		wire_nlO1iO_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[21] : wire_nlO00O_o[22];
	assign		wire_nlO1li_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[22] : wire_nlO00O_o[23];
	assign		wire_nlO1ll_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[23] : wire_nlO00O_o[24];
	assign		wire_nlO1lO_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[24] : wire_nlO00O_o[25];
	assign		wire_nlO1Oi_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[25] : wire_nlO00O_o[26];
	assign		wire_nlO1Ol_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[26] : wire_nlO00O_o[27];
	assign		wire_nlO1OO_dataout = ((~ wire_nlO00O_o[30]) === 1'b1) ? wire_nlO00O_o[27] : wire_nlO00O_o[28];
	assign		wire_nlOi0i_dataout = ((~ niiilO) === 1'b1) ? wire_nlOlOi_o : wire_n11ii_o;
	assign		wire_nlOi0l_dataout = ((~ niiilO) === 1'b1) ? wire_nlOlOl_o : wire_n11il_o;
	assign		wire_nlOi0O_dataout = ((~ niiilO) === 1'b1) ? wire_nlOlOO_o : wire_n11iO_o;
	assign		wire_nlOi1i_dataout = ((~ niiilO) === 1'b1) ? wire_nlOlli_o : wire_n110i_o;
	assign		wire_nlOi1l_dataout = ((~ niiilO) === 1'b1) ? wire_nlOlll_o : wire_n110l_o;
	assign		wire_nlOi1O_dataout = ((~ niiilO) === 1'b1) ? wire_nlOllO_o : wire_n110O_o;
	assign		wire_nlOiii_dataout = ((~ niiilO) === 1'b1) ? wire_nlOO1i_o : wire_n11li_o;
	assign		wire_nlOiil_dataout = ((~ niiilO) === 1'b1) ? wire_nlOO1l_o : wire_n11ll_o;
	assign		wire_nlOiiO_dataout = ((~ niiilO) === 1'b1) ? wire_nlOO1O_o : wire_n11lO_o;
	assign		wire_nlOili_dataout = ((~ niiilO) === 1'b1) ? wire_nlOO0i_o : wire_n11Oi_o;
	assign		wire_nlOill_dataout = ((~ niiilO) === 1'b1) ? wire_nlOO0l_o : wire_n11Ol_o;
	assign		wire_nlOilO_dataout = ((~ niiilO) === 1'b1) ? wire_nlOO0O_o : wire_n11OO_o;
	assign		wire_nlOiOi_dataout = ((~ niiilO) === 1'b1) ? wire_nlOOii_o : wire_n101i_o;
	assign		wire_nlOiOl_dataout = ((~ niiilO) === 1'b1) ? wire_nlOOil_o : wire_n101l_o;
	assign		wire_nlOiOO_dataout = ((~ niiilO) === 1'b1) ? wire_nlOOiO_o : wire_n101O_o;
	and(wire_nlOll_dataout, wire_ni0i_o, (~ wire_ni1O_o[6]));
	and(wire_nlOlO_dataout, wire_ni0l_o, (~ wire_ni1O_o[6]));
	and(wire_nlOOi_dataout, wire_ni0O_o, (~ wire_ni1O_o[6]));
	and(wire_nlOOl_dataout, wire_niii_o, (~ wire_ni1O_o[6]));
	and(wire_nlOOO_dataout, wire_niil_o, (~ wire_ni1O_o[6]));
	oper_add   n0O0O
	( 
	.a({wire_niOilO_q_a[28], wire_niOilO_q_a[28:0], {2{1'b0}}, 1'b1}),
	.b({{8{wire_n0Oii_o[29]}}, wire_n0Oii_o[29:5]}),
	.cin(1'b0),
	.cout(),
	.o(wire_n0O0O_o));
	defparam
		n0O0O.sgate_representation = 0,
		n0O0O.width_a = 33,
		n0O0O.width_b = 33,
		n0O0O.width_o = 33;
	oper_add   n0Oii
	( 
	.a({{2{wire_n0Oil_o[33]}}, wire_n0Oil_o[33:2]}),
	.b({{28{1'b0}}, wire_niO0li_result[5:0]}),
	.cin(1'b0),
	.cout(),
	.o(wire_n0Oii_o));
	defparam
		n0Oii.sgate_representation = 0,
		n0Oii.width_a = 34,
		n0Oii.width_b = 34,
		n0Oii.width_o = 34;
	oper_add   n0Oil
	( 
	.a({wire_niO0lO_result[33], wire_niO0lO_result[33:1]}),
	.b({{18{wire_niO0ll_result[15]}}, wire_niO0ll_result[15:0]}),
	.cin(1'b0),
	.cout(),
	.o(wire_n0Oil_o));
	defparam
		n0Oil.sgate_representation = 0,
		n0Oil.width_a = 34,
		n0Oil.width_b = 34,
		n0Oil.width_o = 34;
	oper_add   n0OiO
	( 
	.a({wire_nilOii_q_a[20], wire_nilOii_q_a[20:0], 1'b0, 1'b1}),
	.b({{8{wire_nillii_result[32]}}, wire_nillii_result[32:17]}),
	.cin(1'b0),
	.cout(),
	.o(wire_n0OiO_o));
	defparam
		n0OiO.sgate_representation = 0,
		n0OiO.width_a = 24,
		n0OiO.width_b = 24,
		n0OiO.width_o = 24;
	oper_add   n0Oli
	( 
	.a({1'b1, (~ wire_nii1i_dataout), (~ wire_ni0OO_dataout), (~ wire_ni0Ol_dataout), (~ wire_ni0Oi_dataout), (~ wire_ni0lO_dataout), (~ wire_ni0ll_dataout), (~ wire_ni0li_dataout), (~ wire_ni0iO_dataout), (~ wire_ni0il_dataout), (~ wire_ni0ii_dataout), (~ wire_ni00O_dataout), (~ wire_ni00l_dataout), (~ wire_ni00i_dataout), (~ wire_ni01O_dataout), (~ wire_ni01l_dataout), (~ wire_ni01i_dataout), (~ wire_ni1OO_dataout), (~ wire_ni1Ol_dataout), (~ wire_ni1Oi_dataout), (~ wire_ni1lO_dataout), (~ wire_ni1ll_dataout), (~ wire_ni1li_dataout), (~ wire_ni1iO_dataout), (~ wire_ni1il_dataout), (~ wire_ni1ii_dataout), (~ wire_ni10O_dataout), (~ wire_ni10l_dataout), (~ wire_ni10i_dataout), (~ wire_ni11O_dataout), (~ wire_ni11l_dataout), (~ wire_ni11i_dataout), (~ wire_n0OOO_dataout), (~ wire_n0OOl_dataout), (~ wire_n0OOi_dataout), (~ wire_n0OlO_dataout), (~ wire_n0Oll_dataout), 1'b1}),
	.b({1'b0, 1'b1, {35{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_n0Oli_o));
	defparam
		n0Oli.sgate_representation = 0,
		n0Oli.width_a = 38,
		n0Oli.width_b = 38,
		n0Oli.width_o = 38;
	oper_add   ni1O
	( 
	.a({1'b0, a[30:23], 1'b1}),
	.b({{2{1'b1}}, {3{1'b0}}, {2{1'b1}}, 1'b0, {2{1'b1}}}),
	.cin(1'b0),
	.cout(),
	.o(wire_ni1O_o));
	defparam
		ni1O.sgate_representation = 0,
		ni1O.width_a = 10,
		ni1O.width_b = 10,
		ni1O.width_o = 10;
	oper_add   nii0O
	( 
	.a({{2{1'b0}}, a[30:23], 1'b1}),
	.b({{3{1'b1}}, {3{1'b0}}, {2{1'b1}}, 1'b0, {2{1'b1}}}),
	.cin(1'b0),
	.cout(),
	.o(wire_nii0O_o));
	defparam
		nii0O.sgate_representation = 0,
		nii0O.width_a = 11,
		nii0O.width_b = 11,
		nii0O.width_o = 11;
	oper_add   nii1l
	( 
	.a({{2{1'b1}}, (~ wire_niOOl_dataout), (~ wire_niOOi_dataout), (~ wire_niOlO_dataout), (~ wire_niOll_dataout), (~ wire_niOli_dataout), (~ wire_niOiO_dataout), (~ wire_niOil_dataout), (~ wire_niOii_dataout), (~ wire_niO0O_dataout), (~ wire_niO0l_dataout), (~ wire_niO0i_dataout), (~ wire_niO1O_dataout), (~ wire_niO1l_dataout), (~ wire_niO1i_dataout), (~ wire_nilOO_dataout), (~ wire_nilOl_dataout), (~ wire_nilOi_dataout), (~ wire_nillO_dataout), (~ wire_nilll_dataout), (~ wire_nilli_dataout), (~ wire_niliO_dataout), (~ wire_nilil_dataout), (~ wire_nilii_dataout), (~ wire_nil0O_dataout), (~ wire_nil0l_dataout), (~ wire_nil0i_dataout), (~ wire_nil1O_dataout), (~ wire_nil1l_dataout), (~ wire_nil1i_dataout), (~ wire_niiOO_dataout), (~ wire_niiOl_dataout), (~ wire_niiOi_dataout), (~ wire_niilO_dataout), (~ wire_niill_dataout), (~ wire_niili_dataout), (~ wire_niiiO_dataout), 1'b1}),
	.b({1'b0, 1'b1, {36{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_nii1l_o));
	defparam
		nii1l.sgate_representation = 0,
		nii1l.width_a = 39,
		nii1l.width_b = 39,
		nii1l.width_o = 39;
	oper_add   niiii
	( 
	.a({{2{1'b1}}, (~ a[30]), (~ a[29]), (~ a[28]), (~ a[27]), (~ a[26]), (~ a[25]), (~ a[24]), (~ a[23]), 1'b1}),
	.b({{2{1'b0}}, 1'b1, {2{1'b0}}, 1'b1, 1'b0, {2{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_niiii_o));
	defparam
		niiii.sgate_representation = 0,
		niiii.width_a = 11,
		niiii.width_b = 11,
		niiii.width_o = 11;
	oper_add   nllOii
	( 
	.a({1'b0, wire_nlO01l_o[8:1], wire_nlO01i_dataout, wire_nlO1OO_dataout, wire_nlO1Ol_dataout, wire_nlO1Oi_dataout, wire_nlO1lO_dataout, wire_nlO1ll_dataout, wire_nlO1li_dataout, wire_nlO1iO_dataout, wire_nlO1il_dataout, wire_nlO1ii_dataout, wire_nlO10O_dataout, wire_nlO10l_dataout, wire_nlO10i_dataout, wire_nlO11O_dataout, wire_nlO11l_dataout, wire_nlO11i_dataout, wire_nllOOO_dataout, wire_nllOOl_dataout, wire_nllOOi_dataout, wire_nllOlO_dataout, wire_nllOll_dataout, wire_nllOli_dataout, wire_nllOiO_dataout, wire_nllOil_dataout}),
	.b({{8{1'b0}}, wire_nlO00O_o[30], {23{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_nllOii_o));
	defparam
		nllOii.sgate_representation = 0,
		nllOii.width_a = 33,
		nllOii.width_b = 33,
		nllOii.width_o = 33;
	oper_add   nlO00i
	( 
	.a({1'b0, wire_nl1Oil_result[35:0]}),
	.b({{19{1'b0}}, wire_nl1Oii_result[17:0]}),
	.cin(1'b0),
	.cout(),
	.o(wire_nlO00i_o));
	defparam
		nlO00i.sgate_representation = 0,
		nlO00i.width_a = 37,
		nlO00i.width_b = 37,
		nlO00i.width_o = 37;
	oper_add   nlO00l
	( 
	.a({1'b0, wire_nl1O0O_result[17:5]}),
	.b({{10{1'b0}}, wire_nl1O0l_result[3:0]}),
	.cin(1'b0),
	.cout(),
	.o(wire_nlO00l_o));
	defparam
		nlO00l.sgate_representation = 0,
		nlO00l.width_a = 14,
		nlO00l.width_b = 14,
		nlO00l.width_o = 14;
	oper_add   nlO00O
	( 
	.a({1'b0, wire_nlO01O_o[37:5]}),
	.b({{29{1'b0}}, 1'b1, wire_nl1O0i_result[3:0]}),
	.cin(1'b0),
	.cout(),
	.o(wire_nlO00O_o));
	defparam
		nlO00O.sgate_representation = 0,
		nlO00O.width_a = 34,
		nlO00O.width_b = 34,
		nlO00O.width_o = 34;
	oper_add   nlO01l
	( 
	.a({{3{1'b1}}, (~ nl1OOl), (~ nl1OOi), (~ nl1OlO), (~ nl1Oll), (~ nl1Oli), (~ nl1OiO), 1'b1}),
	.b({{2{1'b0}}, {6{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_nlO01l_o));
	defparam
		nlO01l.sgate_representation = 0,
		nlO01l.width_a = 10,
		nlO01l.width_b = 10,
		nlO01l.width_o = 10;
	oper_add   nlO01O
	( 
	.a({1'b0, wire_nlO00i_o[36:0]}),
	.b({{19{1'b0}}, wire_nlO00l_o[13:0], wire_nl1O0O_result[4:0]}),
	.cin(1'b0),
	.cout(),
	.o(wire_nlO01O_o));
	defparam
		nlO01O.sgate_representation = 0,
		nlO01O.width_a = 38,
		nlO01O.width_b = 38,
		nlO01O.width_o = 38;
	oper_mux   n0i
	( 
	.data({a[6], a[14], a[22], 1'b0}),
	.o(wire_n0i_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		n0i.width_data = 4,
		n0i.width_sel = 2;
	oper_mux   n0i0i
	( 
	.data({{3{1'b0}}, niiO1O}),
	.o(wire_n0i0i_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0i0i.width_data = 4,
		n0i0i.width_sel = 2;
	oper_mux   n0i0l
	( 
	.data({{3{1'b0}}, niiO0i}),
	.o(wire_n0i0l_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0i0l.width_data = 4,
		n0i0l.width_sel = 2;
	oper_mux   n0i0O
	( 
	.data({{2{1'b0}}, niillO, niiO0l}),
	.o(wire_n0i0O_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0i0O.width_data = 4,
		n0i0O.width_sel = 2;
	oper_mux   n0i1l
	( 
	.data({{3{1'b0}}, niiO1i}),
	.o(wire_n0i1l_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0i1l.width_data = 4,
		n0i1l.width_sel = 2;
	oper_mux   n0i1O
	( 
	.data({{3{1'b0}}, niiO1l}),
	.o(wire_n0i1O_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0i1O.width_data = 4,
		n0i1O.width_sel = 2;
	oper_mux   n0iii
	( 
	.data({{2{1'b0}}, niilOi, niiO0O}),
	.o(wire_n0iii_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0iii.width_data = 4,
		n0iii.width_sel = 2;
	oper_mux   n0iil
	( 
	.data({{2{1'b0}}, niilOl, niiOii}),
	.o(wire_n0iil_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0iil.width_data = 4,
		n0iil.width_sel = 2;
	oper_mux   n0iiO
	( 
	.data({{2{1'b0}}, niilOO, niiOil}),
	.o(wire_n0iiO_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0iiO.width_data = 4,
		n0iiO.width_sel = 2;
	oper_mux   n0ili
	( 
	.data({{2{1'b0}}, niiO1i, niiOiO}),
	.o(wire_n0ili_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0ili.width_data = 4,
		n0ili.width_sel = 2;
	oper_mux   n0ill
	( 
	.data({{2{1'b0}}, niiO1l, niiOli}),
	.o(wire_n0ill_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0ill.width_data = 4,
		n0ill.width_sel = 2;
	oper_mux   n0ilO
	( 
	.data({{2{1'b0}}, niiO1O, niiOll}),
	.o(wire_n0ilO_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0ilO.width_data = 4,
		n0ilO.width_sel = 2;
	oper_mux   n0iOi
	( 
	.data({{2{1'b0}}, niiO0i, niiOlO}),
	.o(wire_n0iOi_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0iOi.width_data = 4,
		n0iOi.width_sel = 2;
	oper_mux   n0iOl
	( 
	.data({1'b0, niillO, niiO0l, niiOOi}),
	.o(wire_n0iOl_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0iOl.width_data = 4,
		n0iOl.width_sel = 2;
	oper_mux   n0iOO
	( 
	.data({1'b0, niilOi, niiO0O, niiOOl}),
	.o(wire_n0iOO_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0iOO.width_data = 4,
		n0iOO.width_sel = 2;
	oper_mux   n0l
	( 
	.data({a[7], a[15], 1'b1, 1'b0}),
	.o(wire_n0l_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		n0l.width_data = 4,
		n0l.width_sel = 2;
	oper_mux   n0l0i
	( 
	.data({1'b0, niiO1l, niiOli, nil11O}),
	.o(wire_n0l0i_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0l0i.width_data = 4,
		n0l0i.width_sel = 2;
	oper_mux   n0l0l
	( 
	.data({1'b0, niiO1O, niiOll, nil10i}),
	.o(wire_n0l0l_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0l0l.width_data = 4,
		n0l0l.width_sel = 2;
	oper_mux   n0l0O
	( 
	.data({1'b0, niiO0i, niiOlO, nil10l}),
	.o(wire_n0l0O_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0l0O.width_data = 4,
		n0l0O.width_sel = 2;
	oper_mux   n0l1i
	( 
	.data({1'b0, niilOl, niiOii, niiOOO}),
	.o(wire_n0l1i_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0l1i.width_data = 4,
		n0l1i.width_sel = 2;
	oper_mux   n0l1l
	( 
	.data({1'b0, niilOO, niiOil, nil11i}),
	.o(wire_n0l1l_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0l1l.width_data = 4,
		n0l1l.width_sel = 2;
	oper_mux   n0l1O
	( 
	.data({1'b0, niiO1i, niiOiO, nil11l}),
	.o(wire_n0l1O_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0l1O.width_data = 4,
		n0l1O.width_sel = 2;
	oper_mux   n0lii
	( 
	.data({niillO, niiO0l, niiOOi, nil10O}),
	.o(wire_n0lii_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0lii.width_data = 4,
		n0lii.width_sel = 2;
	oper_mux   n0lil
	( 
	.data({niilOi, niiO0O, niiOOl, nil1ii}),
	.o(wire_n0lil_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0lil.width_data = 4,
		n0lil.width_sel = 2;
	oper_mux   n0liO
	( 
	.data({niilOl, niiOii, niiOOO, nil1il}),
	.o(wire_n0liO_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0liO.width_data = 4,
		n0liO.width_sel = 2;
	oper_mux   n0lli
	( 
	.data({niilOO, niiOil, nil11i, nil1iO}),
	.o(wire_n0lli_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0lli.width_data = 4,
		n0lli.width_sel = 2;
	oper_mux   n0lll
	( 
	.data({niiO1i, niiOiO, nil11l, nil1li}),
	.o(wire_n0lll_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0lll.width_data = 4,
		n0lll.width_sel = 2;
	oper_mux   n0llO
	( 
	.data({niiO1l, niiOli, nil11O, nil1ll}),
	.o(wire_n0llO_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0llO.width_data = 4,
		n0llO.width_sel = 2;
	oper_mux   n0lOi
	( 
	.data({niiO1O, niiOll, nil10i, nil1lO}),
	.o(wire_n0lOi_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0lOi.width_data = 4,
		n0lOi.width_sel = 2;
	oper_mux   n0lOl
	( 
	.data({niiO0i, niiOlO, nil10l, nil1Oi}),
	.o(wire_n0lOl_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0lOl.width_data = 4,
		n0lOl.width_sel = 2;
	oper_mux   n0lOO
	( 
	.data({niiO0l, niiOOi, nil10O, nil1Ol}),
	.o(wire_n0lOO_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0lOO.width_data = 4,
		n0lOO.width_sel = 2;
	oper_mux   n0O
	( 
	.data({a[8], a[16], {2{1'b0}}}),
	.o(wire_n0O_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		n0O.width_data = 4,
		n0O.width_sel = 2;
	oper_mux   n0O0i
	( 
	.data({{3{1'b0}}, niilOi}),
	.o(wire_n0O0i_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0O0i.width_data = 4,
		n0O0i.width_sel = 2;
	oper_mux   n0O0l
	( 
	.data({{3{1'b0}}, niilOl}),
	.o(wire_n0O0l_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0O0l.width_data = 4,
		n0O0l.width_sel = 2;
	oper_mux   n0O1i
	( 
	.data({niiO0O, niiOOl, nil1ii, nil1OO}),
	.o(wire_n0O1i_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0O1i.width_data = 4,
		n0O1i.width_sel = 2;
	oper_mux   n0O1l
	( 
	.data({niiOii, niiOOO, nil1il, nil01i}),
	.o(wire_n0O1l_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0O1l.width_data = 4,
		n0O1l.width_sel = 2;
	oper_mux   n0O1O
	( 
	.data({{3{1'b0}}, niillO}),
	.o(wire_n0O1O_o),
	.sel({niiiOl, niiiOO}));
	defparam
		n0O1O.width_data = 4,
		n0O1O.width_sel = 2;
	oper_mux   n101i
	( 
	.data({wire_n1ill_dataout, wire_n1ili_dataout, wire_n1iOi_dataout, wire_n1ilO_dataout}),
	.o(wire_n101i_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n101i.width_data = 4,
		n101i.width_sel = 2;
	oper_mux   n101l
	( 
	.data({wire_n1ilO_dataout, wire_n1ill_dataout, wire_n1iOl_dataout, wire_n1iOi_dataout}),
	.o(wire_n101l_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n101l.width_data = 4,
		n101l.width_sel = 2;
	oper_mux   n101O
	( 
	.data({wire_n1iOi_dataout, wire_n1ilO_dataout, wire_n1iOO_dataout, wire_n1iOl_dataout}),
	.o(wire_n101O_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n101O.width_data = 4,
		n101O.width_sel = 2;
	oper_mux   n110i
	( 
	.data({wire_n10Ol_dataout, wire_n10Oi_dataout, wire_n1i1i_dataout, wire_n10OO_dataout}),
	.o(wire_n110i_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n110i.width_data = 4,
		n110i.width_sel = 2;
	oper_mux   n110l
	( 
	.data({wire_n10OO_dataout, wire_n10Ol_dataout, wire_n1i1l_dataout, wire_n1i1i_dataout}),
	.o(wire_n110l_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n110l.width_data = 4,
		n110l.width_sel = 2;
	oper_mux   n110O
	( 
	.data({wire_n1i1i_dataout, wire_n10OO_dataout, wire_n1i1O_dataout, wire_n1i1l_dataout}),
	.o(wire_n110O_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n110O.width_data = 4,
		n110O.width_sel = 2;
	oper_mux   n111i
	( 
	.data({wire_n10ll_dataout, wire_n10li_dataout, wire_n10Oi_dataout, wire_n10lO_dataout}),
	.o(wire_n111i_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n111i.width_data = 4,
		n111i.width_sel = 2;
	oper_mux   n111l
	( 
	.data({wire_n10lO_dataout, wire_n10ll_dataout, wire_n10Ol_dataout, wire_n10Oi_dataout}),
	.o(wire_n111l_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n111l.width_data = 4,
		n111l.width_sel = 2;
	oper_mux   n111O
	( 
	.data({wire_n10Oi_dataout, wire_n10lO_dataout, wire_n10OO_dataout, wire_n10Ol_dataout}),
	.o(wire_n111O_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n111O.width_data = 4,
		n111O.width_sel = 2;
	oper_mux   n11ii
	( 
	.data({wire_n1i1l_dataout, wire_n1i1i_dataout, wire_n1i0i_dataout, wire_n1i1O_dataout}),
	.o(wire_n11ii_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n11ii.width_data = 4,
		n11ii.width_sel = 2;
	oper_mux   n11il
	( 
	.data({wire_n1i1O_dataout, wire_n1i1l_dataout, wire_n1i0l_dataout, wire_n1i0i_dataout}),
	.o(wire_n11il_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n11il.width_data = 4,
		n11il.width_sel = 2;
	oper_mux   n11iO
	( 
	.data({wire_n1i0i_dataout, wire_n1i1O_dataout, wire_n1i0O_dataout, wire_n1i0l_dataout}),
	.o(wire_n11iO_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n11iO.width_data = 4,
		n11iO.width_sel = 2;
	oper_mux   n11li
	( 
	.data({wire_n1i0l_dataout, wire_n1i0i_dataout, wire_n1iii_dataout, wire_n1i0O_dataout}),
	.o(wire_n11li_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n11li.width_data = 4,
		n11li.width_sel = 2;
	oper_mux   n11ll
	( 
	.data({wire_n1i0O_dataout, wire_n1i0l_dataout, wire_n1iil_dataout, wire_n1iii_dataout}),
	.o(wire_n11ll_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n11ll.width_data = 4,
		n11ll.width_sel = 2;
	oper_mux   n11lO
	( 
	.data({wire_n1iii_dataout, wire_n1i0O_dataout, wire_n1iiO_dataout, wire_n1iil_dataout}),
	.o(wire_n11lO_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n11lO.width_data = 4,
		n11lO.width_sel = 2;
	oper_mux   n11Oi
	( 
	.data({wire_n1iil_dataout, wire_n1iii_dataout, wire_n1ili_dataout, wire_n1iiO_dataout}),
	.o(wire_n11Oi_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n11Oi.width_data = 4,
		n11Oi.width_sel = 2;
	oper_mux   n11Ol
	( 
	.data({wire_n1iiO_dataout, wire_n1iil_dataout, wire_n1ill_dataout, wire_n1ili_dataout}),
	.o(wire_n11Ol_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n11Ol.width_data = 4,
		n11Ol.width_sel = 2;
	oper_mux   n11OO
	( 
	.data({wire_n1ili_dataout, wire_n1iiO_dataout, wire_n1ilO_dataout, wire_n1ill_dataout}),
	.o(wire_n11OO_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		n11OO.width_data = 4,
		n11OO.width_sel = 2;
	oper_mux   n1i
	( 
	.data({a[3], a[11], a[19], 1'b0}),
	.o(wire_n1i_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		n1i.width_data = 4,
		n1i.width_sel = 2;
	oper_mux   n1l
	( 
	.data({a[4], a[12], a[20], 1'b0}),
	.o(wire_n1l_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		n1l.width_data = 4,
		n1l.width_sel = 2;
	oper_mux   n1O
	( 
	.data({a[5], a[13], a[21], 1'b0}),
	.o(wire_n1O_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		n1O.width_data = 4,
		n1O.width_sel = 2;
	oper_mux   ni
	( 
	.data({{3{1'b0}}, a[2]}),
	.o(wire_ni_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		ni.width_data = 4,
		ni.width_sel = 2;
	oper_mux   ni0i
	( 
	.data({{3{1'b0}}, a[0]}),
	.o(wire_ni0i_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		ni0i.width_data = 4,
		ni0i.width_sel = 2;
	oper_mux   ni0l
	( 
	.data({{3{1'b0}}, a[1]}),
	.o(wire_ni0l_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		ni0l.width_data = 4,
		ni0l.width_sel = 2;
	oper_mux   ni0O
	( 
	.data({{3{1'b0}}, a[2]}),
	.o(wire_ni0O_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		ni0O.width_data = 4,
		ni0O.width_sel = 2;
	oper_mux   nii
	( 
	.data({a[9], a[17], {2{1'b0}}}),
	.o(wire_nii_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nii.width_data = 4,
		nii.width_sel = 2;
	oper_mux   niii
	( 
	.data({{3{1'b0}}, a[3]}),
	.o(wire_niii_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		niii.width_data = 4,
		niii.width_sel = 2;
	oper_mux   niil
	( 
	.data({{3{1'b0}}, a[4]}),
	.o(wire_niil_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		niil.width_data = 4,
		niil.width_sel = 2;
	oper_mux   niiO
	( 
	.data({{3{1'b0}}, a[5]}),
	.o(wire_niiO_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		niiO.width_data = 4,
		niiO.width_sel = 2;
	oper_mux   nil
	( 
	.data({a[10], a[18], {2{1'b0}}}),
	.o(wire_nil_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nil.width_data = 4,
		nil.width_sel = 2;
	oper_mux   nili
	( 
	.data({{3{1'b0}}, a[6]}),
	.o(wire_nili_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nili.width_data = 4,
		nili.width_sel = 2;
	oper_mux   nill
	( 
	.data({{3{1'b0}}, a[7]}),
	.o(wire_nill_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nill.width_data = 4,
		nill.width_sel = 2;
	oper_mux   nilO
	( 
	.data({{2{1'b0}}, a[0], a[8]}),
	.o(wire_nilO_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nilO.width_data = 4,
		nilO.width_sel = 2;
	oper_mux   niO
	( 
	.data({a[11], a[19], {2{1'b0}}}),
	.o(wire_niO_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		niO.width_data = 4,
		niO.width_sel = 2;
	oper_mux   niOi
	( 
	.data({{2{1'b0}}, a[1], a[9]}),
	.o(wire_niOi_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		niOi.width_data = 4,
		niOi.width_sel = 2;
	oper_mux   niOl
	( 
	.data({{2{1'b0}}, a[2], a[10]}),
	.o(wire_niOl_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		niOl.width_data = 4,
		niOl.width_sel = 2;
	oper_mux   niOO
	( 
	.data({{2{1'b0}}, a[3], a[11]}),
	.o(wire_niOO_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		niOO.width_data = 4,
		niOO.width_sel = 2;
	oper_mux   nl
	( 
	.data({{3{1'b0}}, a[3]}),
	.o(wire_nl_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nl.width_data = 4,
		nl.width_sel = 2;
	oper_mux   nl00i
	( 
	.data({wire_n1ll_dataout, wire_n1lO_dataout, wire_n1Oi_dataout, wire_n1Ol_dataout}),
	.o(wire_nl00i_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl00i.width_data = 4,
		nl00i.width_sel = 2;
	oper_mux   nl00l
	( 
	.data({wire_n1lO_dataout, wire_n1Oi_dataout, wire_n1Ol_dataout, wire_n1OO_dataout}),
	.o(wire_nl00l_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl00l.width_data = 4,
		nl00l.width_sel = 2;
	oper_mux   nl00O
	( 
	.data({wire_n1Oi_dataout, wire_n1Ol_dataout, wire_n1OO_dataout, wire_n01i_dataout}),
	.o(wire_nl00O_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl00O.width_data = 4,
		nl00O.width_sel = 2;
	oper_mux   nl01i
	( 
	.data({wire_n1il_dataout, wire_n1iO_dataout, wire_n1li_dataout, wire_n1ll_dataout}),
	.o(wire_nl01i_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl01i.width_data = 4,
		nl01i.width_sel = 2;
	oper_mux   nl01l
	( 
	.data({wire_n1iO_dataout, wire_n1li_dataout, wire_n1ll_dataout, wire_n1lO_dataout}),
	.o(wire_nl01l_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl01l.width_data = 4,
		nl01l.width_sel = 2;
	oper_mux   nl01O
	( 
	.data({wire_n1li_dataout, wire_n1ll_dataout, wire_n1lO_dataout, wire_n1Oi_dataout}),
	.o(wire_nl01O_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl01O.width_data = 4,
		nl01O.width_sel = 2;
	oper_mux   nl0i
	( 
	.data({{2{1'b0}}, a[7], a[15]}),
	.o(wire_nl0i_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nl0i.width_data = 4,
		nl0i.width_sel = 2;
	oper_mux   nl0ii
	( 
	.data({wire_n1Ol_dataout, wire_n1OO_dataout, wire_n01i_dataout, wire_n01l_dataout}),
	.o(wire_nl0ii_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl0ii.width_data = 4,
		nl0ii.width_sel = 2;
	oper_mux   nl0il
	( 
	.data({wire_n1OO_dataout, wire_n01i_dataout, wire_n01l_dataout, wire_n01O_dataout}),
	.o(wire_nl0il_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl0il.width_data = 4,
		nl0il.width_sel = 2;
	oper_mux   nl0iO
	( 
	.data({wire_n01i_dataout, wire_n01l_dataout, wire_n01O_dataout, wire_n00i_dataout}),
	.o(wire_nl0iO_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl0iO.width_data = 4,
		nl0iO.width_sel = 2;
	oper_mux   nl0l
	( 
	.data({1'b0, a[0], a[8], a[16]}),
	.o(wire_nl0l_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nl0l.width_data = 4,
		nl0l.width_sel = 2;
	oper_mux   nl0li
	( 
	.data({wire_n01l_dataout, wire_n01O_dataout, wire_n00i_dataout, wire_n00l_dataout}),
	.o(wire_nl0li_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl0li.width_data = 4,
		nl0li.width_sel = 2;
	oper_mux   nl0ll
	( 
	.data({wire_n01O_dataout, wire_n00i_dataout, wire_n00l_dataout, wire_n00O_dataout}),
	.o(wire_nl0ll_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl0ll.width_data = 4,
		nl0ll.width_sel = 2;
	oper_mux   nl0lO
	( 
	.data({wire_n00i_dataout, wire_n00l_dataout, wire_n00O_dataout, wire_n0ii_dataout}),
	.o(wire_nl0lO_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl0lO.width_data = 4,
		nl0lO.width_sel = 2;
	oper_mux   nl0O
	( 
	.data({1'b0, a[1], a[9], a[17]}),
	.o(wire_nl0O_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nl0O.width_data = 4,
		nl0O.width_sel = 2;
	oper_mux   nl0Oi
	( 
	.data({wire_n00l_dataout, wire_n00O_dataout, wire_n0ii_dataout, wire_n0il_dataout}),
	.o(wire_nl0Oi_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl0Oi.width_data = 4,
		nl0Oi.width_sel = 2;
	oper_mux   nl0Ol
	( 
	.data({wire_n00O_dataout, wire_n0ii_dataout, wire_n0il_dataout, wire_n0iO_dataout}),
	.o(wire_nl0Ol_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl0Ol.width_data = 4,
		nl0Ol.width_sel = 2;
	oper_mux   nl0OO
	( 
	.data({wire_n0ii_dataout, wire_n0il_dataout, wire_n0iO_dataout, wire_n0li_dataout}),
	.o(wire_nl0OO_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl0OO.width_data = 4,
		nl0OO.width_sel = 2;
	oper_mux   nl10i
	( 
	.data({wire_nlOll_dataout, wire_nlOlO_dataout, wire_nlOOi_dataout, wire_nlOOl_dataout}),
	.o(wire_nl10i_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl10i.width_data = 4,
		nl10i.width_sel = 2;
	oper_mux   nl10l
	( 
	.data({wire_nlOlO_dataout, wire_nlOOi_dataout, wire_nlOOl_dataout, wire_nlOOO_dataout}),
	.o(wire_nl10l_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl10l.width_data = 4,
		nl10l.width_sel = 2;
	oper_mux   nl10O
	( 
	.data({wire_nlOOi_dataout, wire_nlOOl_dataout, wire_nlOOO_dataout, wire_n11i_dataout}),
	.o(wire_nl10O_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl10O.width_data = 4,
		nl10O.width_sel = 2;
	oper_mux   nl11i
	( 
	.data({{3{1'b0}}, wire_nlOll_dataout}),
	.o(wire_nl11i_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl11i.width_data = 4,
		nl11i.width_sel = 2;
	oper_mux   nl11l
	( 
	.data({{2{1'b0}}, wire_nlOll_dataout, wire_nlOlO_dataout}),
	.o(wire_nl11l_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl11l.width_data = 4,
		nl11l.width_sel = 2;
	oper_mux   nl11O
	( 
	.data({1'b0, wire_nlOll_dataout, wire_nlOlO_dataout, wire_nlOOi_dataout}),
	.o(wire_nl11O_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl11O.width_data = 4,
		nl11O.width_sel = 2;
	oper_mux   nl1i
	( 
	.data({{2{1'b0}}, a[4], a[12]}),
	.o(wire_nl1i_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nl1i.width_data = 4,
		nl1i.width_sel = 2;
	oper_mux   nl1ii
	( 
	.data({wire_nlOOl_dataout, wire_nlOOO_dataout, wire_n11i_dataout, wire_n11l_dataout}),
	.o(wire_nl1ii_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl1ii.width_data = 4,
		nl1ii.width_sel = 2;
	oper_mux   nl1il
	( 
	.data({wire_nlOOO_dataout, wire_n11i_dataout, wire_n11l_dataout, wire_n11O_dataout}),
	.o(wire_nl1il_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl1il.width_data = 4,
		nl1il.width_sel = 2;
	oper_mux   nl1iO
	( 
	.data({wire_n11i_dataout, wire_n11l_dataout, wire_n11O_dataout, wire_n10i_dataout}),
	.o(wire_nl1iO_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl1iO.width_data = 4,
		nl1iO.width_sel = 2;
	oper_mux   nl1l
	( 
	.data({{2{1'b0}}, a[5], a[13]}),
	.o(wire_nl1l_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nl1l.width_data = 4,
		nl1l.width_sel = 2;
	oper_mux   nl1li
	( 
	.data({wire_n11l_dataout, wire_n11O_dataout, wire_n10i_dataout, wire_n10l_dataout}),
	.o(wire_nl1li_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl1li.width_data = 4,
		nl1li.width_sel = 2;
	oper_mux   nl1ll
	( 
	.data({wire_n11O_dataout, wire_n10i_dataout, wire_n10l_dataout, wire_n10O_dataout}),
	.o(wire_nl1ll_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl1ll.width_data = 4,
		nl1ll.width_sel = 2;
	oper_mux   nl1lO
	( 
	.data({wire_n10i_dataout, wire_n10l_dataout, wire_n10O_dataout, wire_n1ii_dataout}),
	.o(wire_nl1lO_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl1lO.width_data = 4,
		nl1lO.width_sel = 2;
	oper_mux   nl1O
	( 
	.data({{2{1'b0}}, a[6], a[14]}),
	.o(wire_nl1O_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nl1O.width_data = 4,
		nl1O.width_sel = 2;
	oper_mux   nl1Oi
	( 
	.data({wire_n10l_dataout, wire_n10O_dataout, wire_n1ii_dataout, wire_n1il_dataout}),
	.o(wire_nl1Oi_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl1Oi.width_data = 4,
		nl1Oi.width_sel = 2;
	oper_mux   nl1Ol
	( 
	.data({wire_n10O_dataout, wire_n1ii_dataout, wire_n1il_dataout, wire_n1iO_dataout}),
	.o(wire_nl1Ol_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl1Ol.width_data = 4,
		nl1Ol.width_sel = 2;
	oper_mux   nl1OO
	( 
	.data({wire_n1ii_dataout, wire_n1il_dataout, wire_n1iO_dataout, wire_n1li_dataout}),
	.o(wire_nl1OO_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nl1OO.width_data = 4,
		nl1OO.width_sel = 2;
	oper_mux   nli
	( 
	.data({a[12], a[20], {2{1'b0}}}),
	.o(wire_nli_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nli.width_data = 4,
		nli.width_sel = 2;
	oper_mux   nli0i
	( 
	.data({wire_n0ll_dataout, wire_n0lO_dataout, wire_n0Oi_dataout, wire_n0Ol_dataout}),
	.o(wire_nli0i_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nli0i.width_data = 4,
		nli0i.width_sel = 2;
	oper_mux   nli0l
	( 
	.data({wire_n0lO_dataout, wire_n0Oi_dataout, wire_n0Ol_dataout, wire_n0OO_dataout}),
	.o(wire_nli0l_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nli0l.width_data = 4,
		nli0l.width_sel = 2;
	oper_mux   nli0O
	( 
	.data({wire_n0Oi_dataout, wire_n0Ol_dataout, wire_n0OO_dataout, wire_ni1i_dataout}),
	.o(wire_nli0O_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nli0O.width_data = 4,
		nli0O.width_sel = 2;
	oper_mux   nli1i
	( 
	.data({wire_n0il_dataout, wire_n0iO_dataout, wire_n0li_dataout, wire_n0ll_dataout}),
	.o(wire_nli1i_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nli1i.width_data = 4,
		nli1i.width_sel = 2;
	oper_mux   nli1l
	( 
	.data({wire_n0iO_dataout, wire_n0li_dataout, wire_n0ll_dataout, wire_n0lO_dataout}),
	.o(wire_nli1l_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nli1l.width_data = 4,
		nli1l.width_sel = 2;
	oper_mux   nli1O
	( 
	.data({wire_n0li_dataout, wire_n0ll_dataout, wire_n0lO_dataout, wire_n0Oi_dataout}),
	.o(wire_nli1O_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nli1O.width_data = 4,
		nli1O.width_sel = 2;
	oper_mux   nlii
	( 
	.data({1'b0, a[2], a[10], a[18]}),
	.o(wire_nlii_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nlii.width_data = 4,
		nlii.width_sel = 2;
	oper_mux   nliii
	( 
	.data({wire_n0Ol_dataout, wire_n0OO_dataout, wire_ni1i_dataout, wire_ni1l_dataout}),
	.o(wire_nliii_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nliii.width_data = 4,
		nliii.width_sel = 2;
	oper_mux   nliil
	( 
	.data({{3{1'b0}}, wire_nlOll_dataout}),
	.o(wire_nliil_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nliil.width_data = 4,
		nliil.width_sel = 2;
	oper_mux   nliiO
	( 
	.data({{2{1'b0}}, wire_nlOll_dataout, wire_nlOlO_dataout}),
	.o(wire_nliiO_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nliiO.width_data = 4,
		nliiO.width_sel = 2;
	oper_mux   nlil
	( 
	.data({1'b0, a[3], a[11], a[19]}),
	.o(wire_nlil_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nlil.width_data = 4,
		nlil.width_sel = 2;
	oper_mux   nlili
	( 
	.data({1'b0, wire_nlOll_dataout, wire_nlOlO_dataout, wire_nlOOi_dataout}),
	.o(wire_nlili_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nlili.width_data = 4,
		nlili.width_sel = 2;
	oper_mux   nlill
	( 
	.data({wire_nlOll_dataout, wire_nlOlO_dataout, wire_nlOOi_dataout, wire_nlOOl_dataout}),
	.o(wire_nlill_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nlill.width_data = 4,
		nlill.width_sel = 2;
	oper_mux   nlilO
	( 
	.data({wire_nlOlO_dataout, wire_nlOOi_dataout, wire_nlOOl_dataout, wire_nlOOO_dataout}),
	.o(wire_nlilO_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nlilO.width_data = 4,
		nlilO.width_sel = 2;
	oper_mux   nliO
	( 
	.data({1'b0, a[4], a[12], a[20]}),
	.o(wire_nliO_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nliO.width_data = 4,
		nliO.width_sel = 2;
	oper_mux   nliOi
	( 
	.data({wire_nlOOi_dataout, wire_nlOOl_dataout, wire_nlOOO_dataout, wire_n11i_dataout}),
	.o(wire_nliOi_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nliOi.width_data = 4,
		nliOi.width_sel = 2;
	oper_mux   nliOl
	( 
	.data({wire_nlOOl_dataout, wire_nlOOO_dataout, wire_n11i_dataout, wire_n11l_dataout}),
	.o(wire_nliOl_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nliOl.width_data = 4,
		nliOl.width_sel = 2;
	oper_mux   nliOO
	( 
	.data({wire_nlOOO_dataout, wire_n11i_dataout, wire_n11l_dataout, wire_n11O_dataout}),
	.o(wire_nliOO_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nliOO.width_data = 4,
		nliOO.width_sel = 2;
	oper_mux   nll
	( 
	.data({{3{1'b0}}, a[0]}),
	.o(wire_nll_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nll.width_data = 4,
		nll.width_sel = 2;
	oper_mux   nll0i
	( 
	.data({wire_n10i_dataout, wire_n10l_dataout, wire_n10O_dataout, wire_n1ii_dataout}),
	.o(wire_nll0i_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nll0i.width_data = 4,
		nll0i.width_sel = 2;
	oper_mux   nll0l
	( 
	.data({wire_n10l_dataout, wire_n10O_dataout, wire_n1ii_dataout, wire_n1il_dataout}),
	.o(wire_nll0l_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nll0l.width_data = 4,
		nll0l.width_sel = 2;
	oper_mux   nll0O
	( 
	.data({wire_n10O_dataout, wire_n1ii_dataout, wire_n1il_dataout, wire_n1iO_dataout}),
	.o(wire_nll0O_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nll0O.width_data = 4,
		nll0O.width_sel = 2;
	oper_mux   nll1i
	( 
	.data({wire_n11i_dataout, wire_n11l_dataout, wire_n11O_dataout, wire_n10i_dataout}),
	.o(wire_nll1i_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nll1i.width_data = 4,
		nll1i.width_sel = 2;
	oper_mux   nll1l
	( 
	.data({wire_n11l_dataout, wire_n11O_dataout, wire_n10i_dataout, wire_n10l_dataout}),
	.o(wire_nll1l_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nll1l.width_data = 4,
		nll1l.width_sel = 2;
	oper_mux   nll1O
	( 
	.data({wire_n11O_dataout, wire_n10i_dataout, wire_n10l_dataout, wire_n10O_dataout}),
	.o(wire_nll1O_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nll1O.width_data = 4,
		nll1O.width_sel = 2;
	oper_mux   nlli
	( 
	.data({1'b0, a[5], a[13], a[21]}),
	.o(wire_nlli_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nlli.width_data = 4,
		nlli.width_sel = 2;
	oper_mux   nllii
	( 
	.data({wire_n1ii_dataout, wire_n1il_dataout, wire_n1iO_dataout, wire_n1li_dataout}),
	.o(wire_nllii_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nllii.width_data = 4,
		nllii.width_sel = 2;
	oper_mux   nlliiO
	( 
	.data({{3{1'b1}}, wire_nlllli_dataout}),
	.o(wire_nlliiO_o),
	.sel({nl0iiO, nl0l1l}));
	defparam
		nlliiO.width_data = 4,
		nlliiO.width_sel = 2;
	oper_mux   nllil
	( 
	.data({wire_n1il_dataout, wire_n1iO_dataout, wire_n1li_dataout, wire_n1ll_dataout}),
	.o(wire_nllil_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nllil.width_data = 4,
		nllil.width_sel = 2;
	oper_mux   nllili
	( 
	.data({{3{1'b1}}, wire_nlllll_dataout}),
	.o(wire_nllili_o),
	.sel({nl0iiO, nl0l1l}));
	defparam
		nllili.width_data = 4,
		nllili.width_sel = 2;
	oper_mux   nllill
	( 
	.data({{3{1'b1}}, wire_nllllO_dataout}),
	.o(wire_nllill_o),
	.sel({nl0iiO, nl0l1l}));
	defparam
		nllill.width_data = 4,
		nllill.width_sel = 2;
	oper_mux   nllilO
	( 
	.data({{3{1'b1}}, wire_nlllOi_dataout}),
	.o(wire_nllilO_o),
	.sel({nl0iiO, nl0l1l}));
	defparam
		nllilO.width_data = 4,
		nllilO.width_sel = 2;
	oper_mux   nlliO
	( 
	.data({wire_n1iO_dataout, wire_n1li_dataout, wire_n1ll_dataout, wire_n1lO_dataout}),
	.o(wire_nlliO_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nlliO.width_data = 4,
		nlliO.width_sel = 2;
	oper_mux   nlliOi
	( 
	.data({{3{1'b1}}, wire_nlllOl_dataout}),
	.o(wire_nlliOi_o),
	.sel({nl0iiO, nl0l1l}));
	defparam
		nlliOi.width_data = 4,
		nlliOi.width_sel = 2;
	oper_mux   nlliOl
	( 
	.data({{3{1'b1}}, wire_nlllOO_dataout}),
	.o(wire_nlliOl_o),
	.sel({nl0iiO, nl0l1l}));
	defparam
		nlliOl.width_data = 4,
		nlliOl.width_sel = 2;
	oper_mux   nlliOO
	( 
	.data({{3{1'b1}}, wire_nllO1i_dataout}),
	.o(wire_nlliOO_o),
	.sel({nl0iiO, nl0l1l}));
	defparam
		nlliOO.width_data = 4,
		nlliOO.width_sel = 2;
	oper_mux   nlll
	( 
	.data({1'b0, a[6], a[14], a[22]}),
	.o(wire_nlll_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nlll.width_data = 4,
		nlll.width_sel = 2;
	oper_mux   nlll1i
	( 
	.data({{2{1'b0}}, 1'b1, wire_nllO1l_dataout}),
	.o(wire_nlll1i_o),
	.sel({nl0iiO, nl0l1l}));
	defparam
		nlll1i.width_data = 4,
		nlll1i.width_sel = 2;
	oper_mux   nllli
	( 
	.data({wire_n1li_dataout, wire_n1ll_dataout, wire_n1lO_dataout, wire_n1Oi_dataout}),
	.o(wire_nllli_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nllli.width_data = 4,
		nllli.width_sel = 2;
	oper_mux   nllll
	( 
	.data({wire_n1ll_dataout, wire_n1lO_dataout, wire_n1Oi_dataout, wire_n1Ol_dataout}),
	.o(wire_nllll_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nllll.width_data = 4,
		nllll.width_sel = 2;
	oper_mux   nlllO
	( 
	.data({wire_n1lO_dataout, wire_n1Oi_dataout, wire_n1Ol_dataout, wire_n1OO_dataout}),
	.o(wire_nlllO_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nlllO.width_data = 4,
		nlllO.width_sel = 2;
	oper_mux   nllO
	( 
	.data({1'b0, a[7], a[15], 1'b1}),
	.o(wire_nllO_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nllO.width_data = 4,
		nllO.width_sel = 2;
	oper_mux   nllOi
	( 
	.data({wire_n1Oi_dataout, wire_n1Ol_dataout, wire_n1OO_dataout, wire_n01i_dataout}),
	.o(wire_nllOi_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nllOi.width_data = 4,
		nllOi.width_sel = 2;
	oper_mux   nllOl
	( 
	.data({wire_n1Ol_dataout, wire_n1OO_dataout, wire_n01i_dataout, wire_n01l_dataout}),
	.o(wire_nllOl_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nllOl.width_data = 4,
		nllOl.width_sel = 2;
	oper_mux   nllOO
	( 
	.data({wire_n1OO_dataout, wire_n01i_dataout, wire_n01l_dataout, wire_n01O_dataout}),
	.o(wire_nllOO_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nllOO.width_data = 4,
		nllOO.width_sel = 2;
	oper_mux   nlO
	( 
	.data({{3{1'b0}}, a[1]}),
	.o(wire_nlO_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nlO.width_data = 4,
		nlO.width_sel = 2;
	oper_mux   nlO0i
	( 
	.data({wire_n00i_dataout, wire_n00l_dataout, wire_n00O_dataout, wire_n0ii_dataout}),
	.o(wire_nlO0i_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nlO0i.width_data = 4,
		nlO0i.width_sel = 2;
	oper_mux   nlO0l
	( 
	.data({wire_n00l_dataout, wire_n00O_dataout, wire_n0ii_dataout, wire_n0il_dataout}),
	.o(wire_nlO0l_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nlO0l.width_data = 4,
		nlO0l.width_sel = 2;
	oper_mux   nlO0O
	( 
	.data({wire_n00O_dataout, wire_n0ii_dataout, wire_n0il_dataout, wire_n0iO_dataout}),
	.o(wire_nlO0O_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nlO0O.width_data = 4,
		nlO0O.width_sel = 2;
	oper_mux   nlO1i
	( 
	.data({wire_n01i_dataout, wire_n01l_dataout, wire_n01O_dataout, wire_n00i_dataout}),
	.o(wire_nlO1i_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nlO1i.width_data = 4,
		nlO1i.width_sel = 2;
	oper_mux   nlO1l
	( 
	.data({wire_n01l_dataout, wire_n01O_dataout, wire_n00i_dataout, wire_n00l_dataout}),
	.o(wire_nlO1l_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nlO1l.width_data = 4,
		nlO1l.width_sel = 2;
	oper_mux   nlO1O
	( 
	.data({wire_n01O_dataout, wire_n00i_dataout, wire_n00l_dataout, wire_n00O_dataout}),
	.o(wire_nlO1O_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nlO1O.width_data = 4,
		nlO1O.width_sel = 2;
	oper_mux   nlOi
	( 
	.data({a[0], a[8], a[16], 1'b0}),
	.o(wire_nlOi_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nlOi.width_data = 4,
		nlOi.width_sel = 2;
	oper_mux   nlOii
	( 
	.data({wire_n0ii_dataout, wire_n0il_dataout, wire_n0iO_dataout, wire_n0li_dataout}),
	.o(wire_nlOii_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nlOii.width_data = 4,
		nlOii.width_sel = 2;
	oper_mux   nlOil
	( 
	.data({wire_n0il_dataout, wire_n0iO_dataout, wire_n0li_dataout, wire_n0ll_dataout}),
	.o(wire_nlOil_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nlOil.width_data = 4,
		nlOil.width_sel = 2;
	oper_mux   nlOiO
	( 
	.data({wire_n0iO_dataout, wire_n0li_dataout, wire_n0ll_dataout, wire_n0lO_dataout}),
	.o(wire_nlOiO_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nlOiO.width_data = 4,
		nlOiO.width_sel = 2;
	oper_mux   nlOl
	( 
	.data({a[1], a[9], a[17], 1'b0}),
	.o(wire_nlOl_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nlOl.width_data = 4,
		nlOl.width_sel = 2;
	oper_mux   nlOl0i
	( 
	.data({wire_n10lO_dataout, wire_n10ll_dataout, wire_n10Ol_dataout, wire_n10Oi_dataout}),
	.o(wire_nlOl0i_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOl0i.width_data = 4,
		nlOl0i.width_sel = 2;
	oper_mux   nlOl0l
	( 
	.data({wire_n10Oi_dataout, wire_n10lO_dataout, wire_n10OO_dataout, wire_n10Ol_dataout}),
	.o(wire_nlOl0l_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOl0l.width_data = 4,
		nlOl0l.width_sel = 2;
	oper_mux   nlOl0O
	( 
	.data({wire_n10Ol_dataout, wire_n10Oi_dataout, wire_n1i1i_dataout, wire_n10OO_dataout}),
	.o(wire_nlOl0O_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOl0O.width_data = 4,
		nlOl0O.width_sel = 2;
	oper_mux   nlOl1i
	( 
	.data({wire_n10iO_dataout, wire_n10il_dataout, wire_n10ll_dataout, wire_n10li_dataout}),
	.o(wire_nlOl1i_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOl1i.width_data = 4,
		nlOl1i.width_sel = 2;
	oper_mux   nlOl1l
	( 
	.data({wire_n10li_dataout, wire_n10iO_dataout, wire_n10lO_dataout, wire_n10ll_dataout}),
	.o(wire_nlOl1l_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOl1l.width_data = 4,
		nlOl1l.width_sel = 2;
	oper_mux   nlOl1O
	( 
	.data({wire_n10ll_dataout, wire_n10li_dataout, wire_n10Oi_dataout, wire_n10lO_dataout}),
	.o(wire_nlOl1O_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOl1O.width_data = 4,
		nlOl1O.width_sel = 2;
	oper_mux   nlOli
	( 
	.data({wire_n0li_dataout, wire_n0ll_dataout, wire_n0lO_dataout, wire_n0Oi_dataout}),
	.o(wire_nlOli_o),
	.sel({wire_ni1O_o[2:1]}));
	defparam
		nlOli.width_data = 4,
		nlOli.width_sel = 2;
	oper_mux   nlOlii
	( 
	.data({wire_n10OO_dataout, wire_n10Ol_dataout, wire_n1i1l_dataout, wire_n1i1i_dataout}),
	.o(wire_nlOlii_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOlii.width_data = 4,
		nlOlii.width_sel = 2;
	oper_mux   nlOlil
	( 
	.data({wire_n1i1i_dataout, wire_n10OO_dataout, wire_n1i1O_dataout, wire_n1i1l_dataout}),
	.o(wire_nlOlil_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOlil.width_data = 4,
		nlOlil.width_sel = 2;
	oper_mux   nlOliO
	( 
	.data({wire_n1i1l_dataout, wire_n1i1i_dataout, wire_n1i0i_dataout, wire_n1i1O_dataout}),
	.o(wire_nlOliO_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOliO.width_data = 4,
		nlOliO.width_sel = 2;
	oper_mux   nlOlli
	( 
	.data({wire_n1i1O_dataout, wire_n1i1l_dataout, wire_n1i0l_dataout, wire_n1i0i_dataout}),
	.o(wire_nlOlli_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOlli.width_data = 4,
		nlOlli.width_sel = 2;
	oper_mux   nlOlll
	( 
	.data({wire_n1i0i_dataout, wire_n1i1O_dataout, wire_n1i0O_dataout, wire_n1i0l_dataout}),
	.o(wire_nlOlll_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOlll.width_data = 4,
		nlOlll.width_sel = 2;
	oper_mux   nlOllO
	( 
	.data({wire_n1i0l_dataout, wire_n1i0i_dataout, wire_n1iii_dataout, wire_n1i0O_dataout}),
	.o(wire_nlOllO_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOllO.width_data = 4,
		nlOllO.width_sel = 2;
	oper_mux   nlOlOi
	( 
	.data({wire_n1i0O_dataout, wire_n1i0l_dataout, wire_n1iil_dataout, wire_n1iii_dataout}),
	.o(wire_nlOlOi_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOlOi.width_data = 4,
		nlOlOi.width_sel = 2;
	oper_mux   nlOlOl
	( 
	.data({wire_n1iii_dataout, wire_n1i0O_dataout, wire_n1iiO_dataout, wire_n1iil_dataout}),
	.o(wire_nlOlOl_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOlOl.width_data = 4,
		nlOlOl.width_sel = 2;
	oper_mux   nlOlOO
	( 
	.data({wire_n1iil_dataout, wire_n1iii_dataout, wire_n1ili_dataout, wire_n1iiO_dataout}),
	.o(wire_nlOlOO_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOlOO.width_data = 4,
		nlOlOO.width_sel = 2;
	oper_mux   nlOO
	( 
	.data({a[2], a[10], a[18], 1'b0}),
	.o(wire_nlOO_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nlOO.width_data = 4,
		nlOO.width_sel = 2;
	oper_mux   nlOO0i
	( 
	.data({wire_n1ilO_dataout, wire_n1ill_dataout, wire_n1iOl_dataout, wire_n1iOi_dataout}),
	.o(wire_nlOO0i_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOO0i.width_data = 4,
		nlOO0i.width_sel = 2;
	oper_mux   nlOO0l
	( 
	.data({wire_n1iOi_dataout, wire_n1ilO_dataout, wire_n1iOO_dataout, wire_n1iOl_dataout}),
	.o(wire_nlOO0l_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOO0l.width_data = 4,
		nlOO0l.width_sel = 2;
	oper_mux   nlOO0O
	( 
	.data({wire_n1iOl_dataout, wire_n1iOi_dataout, wire_n1l1i_dataout, wire_n1iOO_dataout}),
	.o(wire_nlOO0O_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOO0O.width_data = 4,
		nlOO0O.width_sel = 2;
	oper_mux   nlOO1i
	( 
	.data({wire_n1iiO_dataout, wire_n1iil_dataout, wire_n1ill_dataout, wire_n1ili_dataout}),
	.o(wire_nlOO1i_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOO1i.width_data = 4,
		nlOO1i.width_sel = 2;
	oper_mux   nlOO1l
	( 
	.data({wire_n1ili_dataout, wire_n1iiO_dataout, wire_n1ilO_dataout, wire_n1ill_dataout}),
	.o(wire_nlOO1l_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOO1l.width_data = 4,
		nlOO1l.width_sel = 2;
	oper_mux   nlOO1O
	( 
	.data({wire_n1ill_dataout, wire_n1ili_dataout, wire_n1iOi_dataout, wire_n1ilO_dataout}),
	.o(wire_nlOO1O_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOO1O.width_data = 4,
		nlOO1O.width_sel = 2;
	oper_mux   nlOOii
	( 
	.data({wire_n1iOO_dataout, wire_n1iOl_dataout, wire_n1l1l_dataout, wire_n1l1i_dataout}),
	.o(wire_nlOOii_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOOii.width_data = 4,
		nlOOii.width_sel = 2;
	oper_mux   nlOOil
	( 
	.data({wire_n1l1i_dataout, wire_n1iOO_dataout, wire_n1l1O_dataout, wire_n1l1l_dataout}),
	.o(wire_nlOOil_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOOil.width_data = 4,
		nlOOil.width_sel = 2;
	oper_mux   nlOOiO
	( 
	.data({wire_n1l1l_dataout, wire_n1l1i_dataout, wire_n1l0i_dataout, wire_n1l1O_dataout}),
	.o(wire_nlOOiO_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOOiO.width_data = 4,
		nlOOiO.width_sel = 2;
	oper_mux   nlOOli
	( 
	.data({wire_n100l_dataout, wire_n100i_dataout, wire_n10ii_dataout, wire_n100O_dataout}),
	.o(wire_nlOOli_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOOli.width_data = 4,
		nlOOli.width_sel = 2;
	oper_mux   nlOOll
	( 
	.data({wire_n100O_dataout, wire_n100l_dataout, wire_n10il_dataout, wire_n10ii_dataout}),
	.o(wire_nlOOll_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOOll.width_data = 4,
		nlOOll.width_sel = 2;
	oper_mux   nlOOlO
	( 
	.data({wire_n10ii_dataout, wire_n100O_dataout, wire_n10iO_dataout, wire_n10il_dataout}),
	.o(wire_nlOOlO_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOOlO.width_data = 4,
		nlOOlO.width_sel = 2;
	oper_mux   nlOOOi
	( 
	.data({wire_n10il_dataout, wire_n10ii_dataout, wire_n10li_dataout, wire_n10iO_dataout}),
	.o(wire_nlOOOi_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOOOi.width_data = 4,
		nlOOOi.width_sel = 2;
	oper_mux   nlOOOl
	( 
	.data({wire_n10iO_dataout, wire_n10il_dataout, wire_n10ll_dataout, wire_n10li_dataout}),
	.o(wire_nlOOOl_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOOOl.width_data = 4,
		nlOOOl.width_sel = 2;
	oper_mux   nlOOOO
	( 
	.data({wire_n10li_dataout, wire_n10iO_dataout, wire_n10lO_dataout, wire_n10ll_dataout}),
	.o(wire_nlOOOO_o),
	.sel({niiill, wire_n1l0l_dataout}));
	defparam
		nlOOOO.width_data = 4,
		nlOOOO.width_sel = 2;
	oper_mux   nO
	( 
	.data({{3{1'b0}}, a[4]}),
	.o(wire_nO_o),
	.sel({wire_ni1O_o[5:4]}));
	defparam
		nO.width_data = 4,
		nO.width_sel = 2;
	assign
		niii0i = (niiiil & (wire_niiii_o[10] | ((~ wire_nii0O_o[10]) & niii0l))),
		niii0l = ((((((((((((((((((((((((((((((((((((~ wire_niOOl_dataout) & (~ wire_niOOi_dataout)) & (~ wire_niOlO_dataout)) & (~ wire_niOll_dataout)) & (~ wire_niOli_dataout)) & (~ wire_niOiO_dataout)) & (~ wire_niOil_dataout)) & (~ wire_niOii_dataout)) & (~ wire_niO0O_dataout)) & (~ wire_niO0l_dataout)) & (~ wire_niO0i_dataout)) & (~ wire_niO1O_dataout)) & (~ wire_niO1l_dataout)) & (~ wire_niO1i_dataout)) & (~ wire_nilOO_dataout)) & (~ wire_nilOl_dataout)) & (~ wire_nilOi_dataout)) & (~ wire_nillO_dataout)) & (~ wire_nilll_dataout)) & (~ wire_nilli_dataout)) & (~ wire_niliO_dataout)) & (~ wire_nilil_dataout)) & (~ wire_nilii_dataout)) & (~ wire_nil0O_dataout)) & (~ wire_nil0l_dataout)) & (~ wire_nil0i_dataout)) & (~ wire_nil1O_dataout)) & (~ wire_nil1l_dataout)) & (~ wire_nil1i_dataout)) & (~ wire_niiOO_dataout)) & (~ wire_niiOl_dataout)) & (~ wire_niiOi_dataout)) & (~ wire_niilO_dataout)) & (~ wire_niill_dataout)) & (~ wire_niili_dataout)) & (~ wire_niiiO_dataout)),
		niii0O = ((~ wire_niiii_o[10]) & ((~ wire_nii0O_o[10]) & (niiiil & niiiii))),
		niii1l = 1'b1,
		niii1O = (((((((((((((((((((((((~ a[0]) & (~ a[1])) & (~ a[2])) & (~ a[3])) & (~ a[4])) & (~ a[5])) & (~ a[6])) & (~ a[7])) & (~ a[8])) & (~ a[9])) & (~ a[10])) & (~ a[11])) & (~ a[12])) & (~ a[13])) & (~ a[14])) & (~ a[15])) & (~ a[16])) & (~ a[17])) & (~ a[18])) & (~ a[19])) & (~ a[20])) & (~ a[21])) & (~ a[22])),
		niiiii = (((((((((((((((((((((((((((((((((((wire_niOOl_dataout & (~ wire_niOOi_dataout)) & (~ wire_niOlO_dataout)) & (~ wire_niOll_dataout)) & (~ wire_niOli_dataout)) & (~ wire_niOiO_dataout)) & (~ wire_niOil_dataout)) & (~ wire_niOii_dataout)) & (~ wire_niO0O_dataout)) & (~ wire_niO0l_dataout)) & (~ wire_niO0i_dataout)) & (~ wire_niO1O_dataout)) & (~ wire_niO1l_dataout)) & (~ wire_niO1i_dataout)) & (~ wire_nilOO_dataout)) & (~ wire_nilOl_dataout)) & (~ wire_nilOi_dataout)) & (~ wire_nillO_dataout)) & (~ wire_nilll_dataout)) & (~ wire_nilli_dataout)) & (~ wire_niliO_dataout)) & (~ wire_nilil_dataout)) & (~ wire_nilii_dataout)) & (~ wire_nil0O_dataout)) & (~ wire_nil0l_dataout)) & (~ wire_nil0i_dataout)) & (~ wire_nil1O_dataout)) & (~ wire_nil1l_dataout)) & (~ wire_nil1i_dataout)) & (~ wire_niiOO_dataout)) & (~ wire_niiOl_dataout)) & (~ wire_niiOi_dataout)) & (~ wire_niilO_dataout)) & (~ wire_niill_dataout)) & (~ wire_niili_dataout)) & (~ wire_niiiO_dataout)),
		niiiil = ((~ niiili) & (~ niiiiO)),
		niiiiO = ((((((((~ a[23]) & (~ a[24])) & (~ a[25])) & (~ a[26])) & (~ a[27])) & (~ a[28])) & (~ a[29])) & (~ a[30])),
		niiili = (((((((a[23] & a[24]) & a[25]) & a[26]) & a[27]) & a[28]) & a[29]) & a[30]),
		niiill = ((~ wire_n1lil_dataout) & (~ wire_n1lii_dataout)),
		niiilO = ((((~ wire_n1lOO_dataout) & (~ wire_n1lOl_dataout)) & (~ wire_n1lOi_dataout)) & (~ wire_n1llO_dataout)),
		niiiOi = ((((((((((((((((((((((((((((((((~ nil01i) & (~ nil1OO)) & (~ nil1Ol)) & (~ nil1Oi)) & (~ nil1lO)) & (~ nil1ll)) & (~ nil1li)) & (~ nil1iO)) & (~ nil1il)) & (~ nil1ii)) & (~ nil10O)) & (~ nil10l)) & (~ nil10i)) & (~ nil11O)) & (~ nil11l)) & (~ nil11i)) & (~ niiOOO)) & (~ niiOOl)) & (~ niiOOi)) & (~ niiOlO)) & (~ niiOll)) & (~ niiOli)) & (~ niiOiO)) & (~ niiOil)) & (~ niiOii)) & (~ niiO0O)) & (~ niiO0l)) & (~ niiO0i)) & (~ niiO1O)) & (~ niiO1l)) & (~ niiO1i)) & (~ niilOO)),
		niiiOl = ((((((((((((((((~ wire_n0i1i_dataout) & (~ wire_n00OO_dataout)) & (~ wire_n00Ol_dataout)) & (~ wire_n00Oi_dataout)) & (~ wire_n00lO_dataout)) & (~ wire_n00ll_dataout)) & (~ wire_n00li_dataout)) & (~ wire_n00iO_dataout)) & (~ wire_n00il_dataout)) & (~ wire_n00ii_dataout)) & (~ wire_n000O_dataout)) & (~ wire_n000l_dataout)) & (~ wire_n000i_dataout)) & (~ wire_n001O_dataout)) & (~ wire_n001l_dataout)) & (~ wire_n001i_dataout)),
		niiiOO = ((((((((~ wire_n1OOO_dataout) & (~ wire_n1OOl_dataout)) & (~ wire_n1OOi_dataout)) & (~ wire_n1OlO_dataout)) & (~ wire_n1Oll_dataout)) & (~ wire_n1Oli_dataout)) & (~ wire_n1OiO_dataout)) & (~ wire_n1Oil_dataout)),
		q = {niil0i, wire_nlll1i_o, wire_nlliOO_o, wire_nlliOl_o, wire_nlliOi_o, wire_nllilO_o, wire_nllill_o, wire_nllili_o, wire_nlliiO_o, wire_nll1ll_dataout, wire_nll1li_dataout, wire_nll1iO_dataout, wire_nll1il_dataout, wire_nll1ii_dataout, wire_nll10O_dataout, wire_nll10l_dataout, wire_nll10i_dataout, wire_nll11O_dataout, wire_nll11l_dataout, wire_nll11i_dataout, wire_nliOOO_dataout, wire_nliOOl_dataout, wire_nliOOi_dataout, wire_nliOlO_dataout, wire_nliOll_dataout, wire_nliOli_dataout, wire_nliOiO_dataout, wire_nliOil_dataout, wire_nliOii_dataout, wire_nliO0O_dataout, wire_nliO0l_dataout, wire_nliO0i_dataout};
endmodule //fp_cos
//synopsys translate_on
//VALID FILE
