{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733821522457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733821522458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 14:05:22 2024 " "Processing started: Tue Dec 10 14:05:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733821522458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821522458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off execute -c execute " "Command: quartus_map --read_settings_files=on --write_settings_files=off execute -c execute" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821522458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733821522712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733821522712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-Behavioral " "Found design unit 1: execute-Behavioral" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531382 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-bhv " "Found design unit 1: fetch-bhv" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531384 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructiondecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionDecode-Behavioral " "Found design unit 1: InstructionDecode-Behavioral" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531385 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecode " "Found entity 1: InstructionDecode" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionfetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionFetch-bhv " "Found design unit 1: InstructionFetch-bhv" {  } { { "InstructionFetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionFetch.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531387 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionFetch " "Found entity 1: InstructionFetch" {  } { { "InstructionFetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionFetch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mydecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mydecode-bhv " "Found design unit 1: mydecode-bhv" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/mydecode.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531390 ""} { "Info" "ISGN_ENTITY_NAME" "1 mydecode " "Found entity 1: mydecode" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/mydecode.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyPackage " "Found design unit 1: MyPackage" {  } { { "MyPackage.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/MyPackage.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegement-Behavioural " "Found design unit 1: sevenSegement-Behavioural" {  } { { "sevenSegement.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/sevenSegement.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531394 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegement " "Found entity 1: sevenSegement" {  } { { "sevenSegement.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/sevenSegement.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executemodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file executemodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 executeModule-Behavioral " "Found design unit 1: executeModule-Behavioral" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531396 ""} { "Info" "ISGN_ENTITY_NAME" "1 executeModule " "Found entity 1: executeModule" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-bhv " "Found design unit 1: CU-bhv" {  } { { "CU.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/CU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531399 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/CU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531401 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-bhv " "Found design unit 1: controlUnit-bhv" {  } { { "controlUnit.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/controlUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531403 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/controlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733821531403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "execute " "Elaborating entity \"execute\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733821531438 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdWire execute.vhd(16) " "Verilog HDL or VHDL warning at execute.vhd(16): object \"rdWire\" assigned a value but never read" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733821531440 "|execute"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flagWire execute.vhd(19) " "Verilog HDL or VHDL warning at execute.vhd(19): object \"zero_flagWire\" assigned a value but never read" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733821531440 "|execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:fetch_unit " "Elaborating entity \"fetch\" for hierarchy \"fetch:fetch_unit\"" {  } { { "execute.vhd" "fetch_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733821531454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecode InstructionDecode:decode_unit " "Elaborating entity \"InstructionDecode\" for hierarchy \"InstructionDecode:decode_unit\"" {  } { { "execute.vhd" "decode_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733821531471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control_unit " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control_unit\"" {  } { { "execute.vhd" "control_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733821531533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executeModule executeModule:execute_unit " "Elaborating entity \"executeModule\" for hierarchy \"executeModule:execute_unit\"" {  } { { "execute.vhd" "execute_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733821531538 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs executeModule.vhd(28) " "VHDL Process Statement warning at executeModule.vhd(28): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733821531540 "|executeModule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rt executeModule.vhd(28) " "VHDL Process Statement warning at executeModule.vhd(28): signal \"register_rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733821531540 "|executeModule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs executeModule.vhd(30) " "VHDL Process Statement warning at executeModule.vhd(30): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733821531540 "|executeModule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate executeModule.vhd(30) " "VHDL Process Statement warning at executeModule.vhd(30): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733821531540 "|executeModule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs executeModule.vhd(33) " "VHDL Process Statement warning at executeModule.vhd(33): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733821531540 "|executeModule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rt executeModule.vhd(33) " "VHDL Process Statement warning at executeModule.vhd(33): signal \"register_rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733821531540 "|executeModule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs executeModule.vhd(39) " "VHDL Process Statement warning at executeModule.vhd(39): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733821531541 "|executeModule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rt executeModule.vhd(39) " "VHDL Process Statement warning at executeModule.vhd(39): signal \"register_rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733821531541 "|executeModule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate executeModule.vhd(44) " "VHDL Process Statement warning at executeModule.vhd(44): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733821531541 "|executeModule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC4 executeModule.vhd(45) " "VHDL Process Statement warning at executeModule.vhd(45): signal \"PC4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733821531541 "|executeModule"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero executeModule.vhd(20) " "VHDL Process Statement warning at executeModule.vhd(20): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733821531541 "|executeModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_unit " "Elaborating entity \"memory\" for hierarchy \"memory:memory_unit\"" {  } { { "execute.vhd" "memory_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733821531542 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemWrite memory.vhd(32) " "VHDL Process Statement warning at memory.vhd(32): signal \"MemWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733821531543 "|execute|memory:memory_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemRead memory.vhd(34) " "VHDL Process Statement warning at memory.vhd(34): signal \"MemRead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733821531543 "|execute|memory:memory_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_data memory.vhd(17) " "VHDL Process Statement warning at memory.vhd(17): inferring latch(es) for signal or variable \"read_data\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733821531545 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] memory.vhd(17) " "Inferred latch for \"read_data\[0\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531546 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] memory.vhd(17) " "Inferred latch for \"read_data\[1\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531546 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] memory.vhd(17) " "Inferred latch for \"read_data\[2\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531546 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] memory.vhd(17) " "Inferred latch for \"read_data\[3\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531546 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] memory.vhd(17) " "Inferred latch for \"read_data\[4\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531546 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] memory.vhd(17) " "Inferred latch for \"read_data\[5\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531546 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] memory.vhd(17) " "Inferred latch for \"read_data\[6\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531546 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] memory.vhd(17) " "Inferred latch for \"read_data\[7\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531546 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] memory.vhd(17) " "Inferred latch for \"read_data\[8\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531547 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] memory.vhd(17) " "Inferred latch for \"read_data\[9\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531547 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] memory.vhd(17) " "Inferred latch for \"read_data\[10\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531547 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] memory.vhd(17) " "Inferred latch for \"read_data\[11\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531547 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] memory.vhd(17) " "Inferred latch for \"read_data\[12\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531547 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] memory.vhd(17) " "Inferred latch for \"read_data\[13\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531547 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] memory.vhd(17) " "Inferred latch for \"read_data\[14\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531547 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] memory.vhd(17) " "Inferred latch for \"read_data\[15\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531547 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] memory.vhd(17) " "Inferred latch for \"read_data\[16\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531547 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] memory.vhd(17) " "Inferred latch for \"read_data\[17\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531547 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] memory.vhd(17) " "Inferred latch for \"read_data\[18\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531547 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] memory.vhd(17) " "Inferred latch for \"read_data\[19\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531547 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] memory.vhd(17) " "Inferred latch for \"read_data\[20\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531547 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] memory.vhd(17) " "Inferred latch for \"read_data\[21\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531548 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] memory.vhd(17) " "Inferred latch for \"read_data\[22\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531548 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] memory.vhd(17) " "Inferred latch for \"read_data\[23\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531548 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] memory.vhd(17) " "Inferred latch for \"read_data\[24\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531548 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] memory.vhd(17) " "Inferred latch for \"read_data\[25\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531548 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] memory.vhd(17) " "Inferred latch for \"read_data\[26\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531548 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] memory.vhd(17) " "Inferred latch for \"read_data\[27\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531548 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] memory.vhd(17) " "Inferred latch for \"read_data\[28\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531548 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] memory.vhd(17) " "Inferred latch for \"read_data\[29\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531548 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] memory.vhd(17) " "Inferred latch for \"read_data\[30\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531548 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] memory.vhd(17) " "Inferred latch for \"read_data\[31\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821531548 "|execute|memory:memory_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegement sevenSegement:display_unit " "Elaborating entity \"sevenSegement\" for hierarchy \"sevenSegement:display_unit\"" {  } { { "execute.vhd" "display_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733821531554 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733821532161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733821532714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733821532714 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733821532757 "|execute|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733821532757 "|execute|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733821532757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733821532758 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733821532758 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733821532758 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733821532758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733821532785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 14:05:32 2024 " "Processing ended: Tue Dec 10 14:05:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733821532785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733821532785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733821532785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733821532785 ""}
