// Auto-generated by OpenLane
module top(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input clk,
  input rst,
  input[7:0] data_in,
  input en,
  output busy,
  output tx
);
endmodule
