# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DFlipFlop.srcs/sources_1/new/DFFSingleBit.vhd" \
"../../../../DFlipFlop.srcs/sim_1/new/DFlipFlop_TB.vhd" \

# Do not sort compile order
nosort
