
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354941500                       # Number of ticks simulated
final_tick                               2261632558500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              275066637                       # Simulator instruction rate (inst/s)
host_op_rate                                275056841                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              827764821                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751768                       # Number of bytes of host memory used
host_seconds                                     0.43                       # Real time elapsed on the host
sim_insts                                   117939281                       # Number of instructions simulated
sim_ops                                     117939281                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       122304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       221568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        39168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        91776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       125696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       642368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1242880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       122304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        39168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       125696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        287168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       598848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          598848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9357                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9357                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    344575092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    624238079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    110350579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    258566553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    354131596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1809785556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3501647455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    344575092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    110350579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    354131596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        809057267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1687173802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1687173802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1687173802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    344575092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    624238079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    110350579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    258566553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    354131596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1809785556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5188821256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               139307000     91.91%     91.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.02% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      7.98%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151566500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61992500     75.32%     75.32% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20313000     24.68%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5033                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.423749                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64940                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5033                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.902841                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.340474                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   472.083274                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.047540                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.922038                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969578                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130286                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130286                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30609                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30609                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25769                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25769                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          595                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          595                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56378                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56378                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56378                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56378                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2879                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2879                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2135                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2135                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           16                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5014                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5014                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5014                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5014                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27904                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27904                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61392                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61392                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61392                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61392                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085971                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085971                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076512                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076512                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.026187                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026187                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081672                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081672                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081672                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081672                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3075                       # number of writebacks
system.cpu0.dcache.writebacks::total             3075                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2492                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971993                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338530                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2492                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           135.846709                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.600371                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.371622                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051954                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           335687                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          335687                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       164104                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         164104                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       164104                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          164104                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       164104                       # number of overall hits
system.cpu0.icache.overall_hits::total         164104                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2493                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2493                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2493                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2493                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2493                       # number of overall misses
system.cpu0.icache.overall_misses::total         2493                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166597                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166597                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166597                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166597                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166597                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166597                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014964                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014964                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014964                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014964                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014964                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014964                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2492                       # number of writebacks
system.cpu0.icache.writebacks::total             2492                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       795                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351989000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357775000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.32%      5.32% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8194500      0.74%      6.05% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1044634000     93.95%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2122                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.237652                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49025                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2122                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.103205                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.475143                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.762509                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722192                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893042                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78643                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78643                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22217                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12770                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1574                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1574                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          679                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          679                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2253                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2253                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2253                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2253                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37240                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37240                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37240                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37240                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066159                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066159                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060499                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060499                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060499                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060499                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          864                       # number of writebacks
system.cpu1.dcache.writebacks::total              864                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.803480                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99910                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.793375                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.575256                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.228224                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.376124                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623493                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999616                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273033                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273033                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134613                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134613                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134613                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134613                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134613                       # number of overall hits
system.cpu1.icache.overall_hits::total         134613                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135882                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135882                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135882                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135882                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135882                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135882                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009339                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009339                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009339                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009339                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009339                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009339                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357511500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357676000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          276.938053                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   275.789871                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.148182                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.538652                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002243                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.540895                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551499500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560932500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         510522000     87.12%     87.12% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75510000     12.88%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12726                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.428564                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             159054                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12726                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.498350                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.458205                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   317.970359                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.334879                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621036                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955915                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355544                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355544                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76081                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76081                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79968                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79968                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       156049                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          156049                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       156049                       # number of overall hits
system.cpu3.dcache.overall_hits::total         156049                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5819                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5819                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6919                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6919                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12738                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12738                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12738                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12738                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81900                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81900                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86887                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86887                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168787                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168787                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168787                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168787                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071050                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071050                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079632                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079632                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075468                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075468                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075468                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075468                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8136                       # number of writebacks
system.cpu3.dcache.writebacks::total             8136                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4269                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871363                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             254050                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4269                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.510424                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.629307                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.242056                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401620                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598129                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           907110                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          907110                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       447150                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         447150                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       447150                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          447150                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       447150                       # number of overall hits
system.cpu3.icache.overall_hits::total         447150                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4270                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4270                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4270                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4270                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4270                       # number of overall misses
system.cpu3.icache.overall_misses::total         4270                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451420                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451420                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451420                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451420                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451420                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451420                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009459                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009459                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009459                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009459                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009459                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009459                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4269                       # number of writebacks
system.cpu3.icache.writebacks::total             4269                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     22129                       # number of replacements
system.l2.tags.tagsinuse                  4009.527043                       # Cycle average of tags in use
system.l2.tags.total_refs                       17670                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22129                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.798500                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2152.782493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        80.067387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       180.735407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.998256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         3.481226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        49.878183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        43.757505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        18.598053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        13.922287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   305.031085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   273.294369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    83.529366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   126.867296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   234.393382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   442.190749                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.525582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.019548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.044125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.012177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.010683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.004541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.003399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.074470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.066722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.020393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.030973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.057225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.107957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978888                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4047                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          722                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1615                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1701                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988037                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    441994                       # Number of tag accesses
system.l2.tags.data_accesses                   441994                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12076                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12076                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5437                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5437                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          308                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           83                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          495                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   886                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          582                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          657                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2306                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3545                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data          965                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3801                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          582                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1273                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          657                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          727                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2306                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2687                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8232                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          582                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1273                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          657                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          727                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2306                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2687                       # number of overall hits
system.l2.overall_hits::total                    8232                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 24                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1750                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          557                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6377                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8684                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1911                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1964                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4487                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1713                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          877                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3667                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6257                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1911                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3463                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          612                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1434                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1964                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10044                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19428                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1911                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3463                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          612                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1434                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1964                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10044                       # number of overall misses
system.l2.overall_misses::total                 19428                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12076                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12076                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5437                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5437                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               27                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2493                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8032                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10058                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4736                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2161                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4270                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12731                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27660                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4736                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2161                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4270                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12731                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27660                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.888889                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.850340                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.870313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.927969                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.907419                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.766546                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.482270                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.459953                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.558640                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.639656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.576594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.625875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.622092                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.766546                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.731208                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.482270                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.663582                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.459953                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.788940                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.702386                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.766546                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.731208                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.482270                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.663582                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.459953                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.788940                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.702386                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9357                       # number of writebacks
system.l2.writebacks::total                      9357                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              10744                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9357                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8163                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              134                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             58                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              39                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8712                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8676                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10744                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        56647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  56647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1841728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1841808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1841808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             37178                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   37178    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               37178                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33986                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8192                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28497                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4653                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62483                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12845                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              44090                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          44184                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  302458                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             166485                       # Number of instructions committed
system.switch_cpus0.committedOps               166485                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160669                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17224                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160669                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       221614                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       113304                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62747                       # number of memory refs
system.switch_cpus0.num_load_insts              34190                       # Number of load instructions
system.switch_cpus0.num_store_insts             28557                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      231436.826260                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      71021.173740                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234813                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765187                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22627                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2866      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            96320     57.82%     59.54% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35150     21.10%     80.75% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28837     17.31%     98.06% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.94%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166597                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23722                       # DTB read hits
system.switch_cpus1.dtb.read_misses               327                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37542                       # DTB hits
system.switch_cpus1.dtb.data_misses               365                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23268                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23393                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522857976                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135496                       # Number of instructions committed
system.switch_cpus1.committedOps               135496                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130179                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16017                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130179                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172855                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99155                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38651                       # number of memory refs
system.switch_cpus1.num_load_insts              24607                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3656333073.596604                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      866524902.403396                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191588                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808412                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19746                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2818      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86818     63.89%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25657     18.88%     84.93% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6420      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135882                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522857862                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520506862.544630                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2350999.455369                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82722                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34093                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88112                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15517                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170834                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49610                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161855                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162007                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523265118                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450937                       # Number of instructions committed
system.switch_cpus3.committedOps               450937                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433986                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8523                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46957                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433986                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624418                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294772                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171948                       # number of memory refs
system.switch_cpus3.num_load_insts              83562                       # Number of load instructions
system.switch_cpus3.num_store_insts             88386                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1645924266.208611                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2877340851.791389                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636120                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363880                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58349                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9715      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256532     56.83%     58.98% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.09% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.09% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85822     19.01%     78.41% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88453     19.59%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451420                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56269                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26001                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6898                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6975                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5167                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1808                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18565                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12076                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5437                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6073                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             129                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            58                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9606                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8032                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10533                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       276032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       520400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       199768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1341344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2923856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22129                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            78408                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.339366                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.771335                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62095     79.19%     79.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9877     12.60%     91.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2955      3.77%     95.56% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3102      3.96%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    379      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              78408                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001986                       # Number of seconds simulated
sim_ticks                                  1986453500                       # Number of ticks simulated
final_tick                               2263975759500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               32885323                       # Simulator instruction rate (inst/s)
host_op_rate                                 32885082                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              534007836                       # Simulator tick rate (ticks/s)
host_mem_usage                                 765080                       # Number of bytes of host memory used
host_seconds                                     3.72                       # Real time elapsed on the host
sim_insts                                   122328230                       # Number of instructions simulated
sim_ops                                     122328230                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         7488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       132160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       232576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1355712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1086848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        30912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        26560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2877824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         7488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       132160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1355712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        30912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1526272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4410560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4410560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        21183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        16982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               44966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         68915                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68915                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      3769532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      2384148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     66530629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    117081019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    682478598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    547129847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     15561401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     13370562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide          418837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1448724574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      3769532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     66530629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    682478598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     15561401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        768340160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2220318774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2220318774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2220318774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      3769532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      2384148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     66530629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    117081019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    682478598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    547129847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     15561401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     13370562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         418837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3669043348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     229     40.60%     40.60% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72     12.77%     53.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.35%     53.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.18%     53.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    260     46.10%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 564                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      229     42.96%     42.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72     13.51%     56.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.38%     56.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.19%     57.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     229     42.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  533                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              2154328000     98.22%     98.22% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.25%     98.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  98000      0.00%     98.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     98.48% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               33388000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          2193378500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.880769                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.945035                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  416     84.04%     84.04% # number of callpals executed
system.cpu0.kern.callpal::rdps                      6      1.21%     85.25% # number of callpals executed
system.cpu0.kern.callpal::rti                      73     14.75%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   495                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               75                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               94                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          451.744257                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               5568                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               94                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            59.234043                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   451.744257                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.882313                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.882313                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          447                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            61849                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           61849                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        18968                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          18968                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        10752                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10752                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          517                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          517                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          449                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          449                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        29720                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           29720                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        29720                       # number of overall hits
system.cpu0.dcache.overall_hits::total          29720                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          113                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          113                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           32                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           14                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           10                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          145                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           145                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          145                       # number of overall misses
system.cpu0.dcache.overall_misses::total          145                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        19081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        19081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        10784                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        10784                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        29865                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        29865                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        29865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        29865                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.005922                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005922                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002967                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002967                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.026365                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.026365                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.021786                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.021786                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004855                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004855                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004855                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004855                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           42                       # number of writebacks
system.cpu0.dcache.writebacks::total               42                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              255                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              36208                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              255                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           141.992157                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          485                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           202521                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          202521                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       100878                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         100878                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       100878                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          100878                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       100878                       # number of overall hits
system.cpu0.icache.overall_hits::total         100878                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          255                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          255                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          255                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           255                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          255                       # number of overall misses
system.cpu0.icache.overall_misses::total          255                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       101133                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       101133                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       101133                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       101133                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       101133                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       101133                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002521                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002521                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002521                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002521                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002521                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002521                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          255                       # number of writebacks
system.cpu0.icache.writebacks::total              255                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       701                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     178     45.64%     45.64% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.51%     46.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.26%     46.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    209     53.59%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 390                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      178     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     177     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  358                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1669925000     99.19%     99.19% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  98000      0.01%     99.20% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.01%     99.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               13372000      0.79%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1683559500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.846890                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.917949                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      3.34%      3.58% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.48%      4.06% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  364     86.87%     90.93% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4      0.95%     91.89% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.24%     92.12% # number of callpals executed
system.cpu1.kern.callpal::rti                      23      5.49%     97.61% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   419                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.724138                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65245000     50.73%     50.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            63368000     49.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5207                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          498.088623                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              91726                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5207                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.615902                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   498.088623                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.972829                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972829                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           198743                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          198743                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        52116                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          52116                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        38165                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         38165                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          537                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          537                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          612                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          612                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        90281                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           90281                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        90281                       # number of overall hits
system.cpu1.dcache.overall_hits::total          90281                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3042                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3042                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2157                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2157                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           99                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           99                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           23                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5199                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5199                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5199                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5199                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        55158                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        55158                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        40322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        40322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          635                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          635                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        95480                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        95480                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        95480                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        95480                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.055151                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.055151                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.053494                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.053494                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.155660                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.155660                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.036220                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.036220                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.054451                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.054451                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.054451                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.054451                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3126                       # number of writebacks
system.cpu1.dcache.writebacks::total             3126                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2818                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.993683                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             439033                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2818                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           155.795955                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.036278                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.957404                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000071                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999917                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           523806                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          523806                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       257673                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         257673                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       257673                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          257673                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       257673                       # number of overall hits
system.cpu1.icache.overall_hits::total         257673                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2820                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2820                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2820                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2820                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2820                       # number of overall misses
system.cpu1.icache.overall_misses::total         2820                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       260493                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       260493                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       260493                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       260493                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       260493                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       260493                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010826                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010826                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010826                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010826                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010826                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010826                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2818                       # number of writebacks
system.cpu1.icache.writebacks::total             2818                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     223                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     13143                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2645     36.71%     36.71% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     65      0.90%     37.61% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      0.03%     37.64% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     37.65% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4492     62.35%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                7205                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2642     49.37%     49.37% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      65      1.21%     50.59% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      0.04%     50.63% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.02%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2641     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 5351                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1656286000     75.51%     75.51% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                4647500      0.21%     75.72% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  98000      0.00%     75.73% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     75.73% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              532280000     24.27%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          2193423500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998866                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.587934                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.742679                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      8.33%      8.33% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      8.33%     16.67% # number of syscalls executed
system.cpu2.kern.syscall::6                         3      8.33%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     11.11%     36.11% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.78%     38.89% # number of syscalls executed
system.cpu2.kern.syscall::33                        5     13.89%     52.78% # number of syscalls executed
system.cpu2.kern.syscall::45                        8     22.22%     75.00% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      2.78%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.78%     80.56% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      2.78%     83.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      5.56%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::92                        1      2.78%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.78%     94.44% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.78%     97.22% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.78%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    36                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  346      3.88%      3.93% # number of callpals executed
system.cpu2.kern.callpal::tbi                      10      0.11%      4.04% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 6717     75.34%     79.38% # number of callpals executed
system.cpu2.kern.callpal::rdps                    340      3.81%     83.20% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     83.21% # number of callpals executed
system.cpu2.kern.callpal::rti                     420      4.71%     87.92% # number of callpals executed
system.cpu2.kern.callpal::callsys                  71      0.80%     88.72% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.03%     88.75% # number of callpals executed
system.cpu2.kern.callpal::rdunique               1002     11.24%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  8915                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              765                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                349                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                348                      
system.cpu2.kern.mode_good::user                  349                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.454902                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.625673                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2604188500     87.60%     87.60% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           368616500     12.40%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     346                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            39774                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          500.080576                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             917582                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            39774                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            23.069895                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    16.136372                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   483.944204                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.031516                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.945204                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.976720                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1983057                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1983057                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       563742                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         563742                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       343366                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        343366                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        11461                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        11461                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        12701                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12701                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       907108                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          907108                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       907108                       # number of overall hits
system.cpu2.dcache.overall_hits::total         907108                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        28601                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        28601                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        10236                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        10236                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1337                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1337                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           44                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        38837                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         38837                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        38837                       # number of overall misses
system.cpu2.dcache.overall_misses::total        38837                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       592343                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       592343                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       353602                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       353602                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        12798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        12798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        12745                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        12745                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       945945                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       945945                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       945945                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       945945                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.048285                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.048285                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.028948                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.028948                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.104469                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.104469                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.003452                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.003452                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.041056                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.041056                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.041056                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.041056                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19737                       # number of writebacks
system.cpu2.dcache.writebacks::total            19737                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            83333                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3194796                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            83333                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            38.337705                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    30.314440                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   481.685560                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.059208                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.940792                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          430                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6575961                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6575961                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      3162981                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3162981                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      3162981                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3162981                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      3162981                       # number of overall hits
system.cpu2.icache.overall_hits::total        3162981                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        83333                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        83333                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        83333                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         83333                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        83333                       # number of overall misses
system.cpu2.icache.overall_misses::total        83333                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      3246314                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3246314                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      3246314                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3246314                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      3246314                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3246314                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.025670                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.025670                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.025670                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.025670                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.025670                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.025670                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        83333                       # number of writebacks
system.cpu2.icache.writebacks::total            83333                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       100                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      30     34.09%     34.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      2.27%     36.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      3.41%     39.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     53     60.23%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  88                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       30     46.88%     46.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      3.12%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      4.69%     54.69% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      29     45.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   64                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1885030500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  98000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.02%     99.75% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                4785000      0.25%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1890265000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.547170                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.727273                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.19%      3.19% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   80     85.11%     88.30% # number of callpals executed
system.cpu3.kern.callpal::rdps                      7      7.45%     95.74% # number of callpals executed
system.cpu3.kern.callpal::rti                       4      4.26%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    94                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                7                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              531                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          421.701517                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3477                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              531                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.548023                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   421.701517                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.823636                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.823636                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          419                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            16152                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           16152                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3656                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3656                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3289                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3289                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           42                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           40                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         6945                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6945                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         6945                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6945                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          428                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          428                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          253                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          253                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           20                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           18                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          681                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           681                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          681                       # number of overall misses
system.cpu3.dcache.overall_misses::total          681                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         4084                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         4084                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3542                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3542                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         7626                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7626                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         7626                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7626                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.104799                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.104799                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.071429                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.071429                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.322581                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.322581                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.310345                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.310345                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.089300                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.089300                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.089300                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.089300                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          284                       # number of writebacks
system.cpu3.dcache.writebacks::total              284                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              985                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              59193                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              985                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            60.094416                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            44417                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           44417                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        20731                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          20731                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        20731                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           20731                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        20731                       # number of overall hits
system.cpu3.icache.overall_hits::total          20731                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          985                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          985                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          985                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           985                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          985                       # number of overall misses
system.cpu3.icache.overall_misses::total          985                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        21716                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        21716                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        21716                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        21716                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        21716                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        21716                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.045358                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.045358                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.045358                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.045358                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.045358                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.045358                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          985                       # number of writebacks
system.cpu3.icache.writebacks::total              985                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 427                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  3559424                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        442                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1251                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1251                       # Transaction distribution
system.iobus.trans_dist::WriteReq               57061                       # Transaction distribution
system.iobus.trans_dist::WriteResp              57061                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          570                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       111512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       111512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  116624                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5684                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      3560544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      3560544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3566228                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                55756                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                55756                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               501804                       # Number of tag accesses
system.iocache.tags.data_accesses              501804                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          140                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              140                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        55616                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        55616                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          140                       # number of demand (read+write) misses
system.iocache.demand_misses::total               140                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          140                       # number of overall misses
system.iocache.overall_misses::total              140                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          140                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            140                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        55616                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        55616                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          140                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             140                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          140                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            140                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           55616                       # number of writebacks
system.iocache.writebacks::total                55616                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     57607                       # number of replacements
system.l2.tags.tagsinuse                  4031.740324                       # Cycle average of tags in use
system.l2.tags.total_refs                      122411                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     57607                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.124933                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1741.441720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.005014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.106245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    20.926593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    12.124412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   163.516466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   193.727051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1179.635707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   635.001455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    53.137285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    32.118375                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.425157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.005109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.002960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.039921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.047297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.287997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.155030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.012973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.007841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984312                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          609                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          700                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2054                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          709                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1858864                       # Number of tag accesses
system.l2.tags.data_accesses                  1858864                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        23189                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            23189                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        55213                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            55213                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          283                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         3194                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3496                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        62145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          502                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              63540                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           37                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          986                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        19056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20214                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          138                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           37                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          755                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        62145                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        22250                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          502                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          154                       # number of demand (read+write) hits
system.l2.demand_hits::total                    87250                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          138                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           37                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          755                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1269                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        62145                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        22250                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          502                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          154                       # number of overall hits
system.l2.overall_hits::total                   87250                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               22                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1794                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         6909                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8894                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        21188                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          483                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            23853                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           62                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1841                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        10140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12280                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          117                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           74                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2065                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3635                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        21188                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        17049                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          483                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          416                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45027                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          117                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           74                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2065                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3635                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        21188                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        17049                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          483                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          416                       # number of overall misses
system.l2.overall_misses::total                 45027                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        23189                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        23189                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        55213                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        55213                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               65                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2077                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        10103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        83333                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst          985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          87393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2827                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        29196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          255                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          111                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2820                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4904                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        83333                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39299                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst          985                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          570                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               132277                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          255                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          111                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2820                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4904                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        83333                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39299                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst          985                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          570                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              132277                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.760000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.861538                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.863746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.683856                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.904040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.717837                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.458824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.732270                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.254257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.490355                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.272939                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.626263                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.651220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.347308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.637097                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.377916                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.458824                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.732270                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.741232                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.254257                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.433828                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.490355                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.729825                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.340399                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.458824                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.732270                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.741232                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.254257                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.433828                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.490355                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.729825                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.340399                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13299                       # number of writebacks
system.l2.writebacks::total                     13299                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1111                       # Transaction distribution
system.membus.trans_dist::ReadResp              37384                       # Transaction distribution
system.membus.trans_dist::WriteReq               1445                       # Transaction distribution
system.membus.trans_dist::WriteResp              1445                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68915                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21886                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              250                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             91                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             126                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8923                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8846                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         36273                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         55616                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        55616                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       167141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       167141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       125674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       130786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 297927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      3568384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      3568384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5684                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3729792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3735476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7303860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            194640                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  194640    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              194640                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               19898                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              11605                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               31503                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              11087                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          11087                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 4386840                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             101133                       # Number of instructions committed
system.switch_cpus0.committedOps               101133                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        97126                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               9119                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         6732                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               97126                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       123733                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        75256                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                31650                       # number of memory refs
system.switch_cpus0.num_load_insts              20042                       # Number of load instructions
system.switch_cpus0.num_store_insts             11608                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4275176.682125                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      111663.317875                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.025454                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.974546                       # Percentage of idle cycles
system.switch_cpus0.Branches                    17198                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          454      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            64383     63.66%     64.11% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              86      0.09%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           21669     21.43%     85.62% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          11612     11.48%     97.10% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          2929      2.90%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            101133                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               55664                       # DTB read hits
system.switch_cpus1.dtb.read_misses               130                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           28506                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              40938                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          16400                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               96602                       # DTB hits
system.switch_cpus1.dtb.data_misses               148                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           44906                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             131107                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         131228                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 3366696                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             260335                       # Number of instructions committed
system.switch_cpus1.committedOps               260335                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       251936                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           349                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               6701                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        28108                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              251936                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  349                       # number of float instructions
system.switch_cpus1.num_int_register_reads       344910                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       179915                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          184                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                96936                       # number of memory refs
system.switch_cpus1.num_load_insts              55924                       # Number of load instructions
system.switch_cpus1.num_store_insts             41012                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3145850.656574                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      220845.343426                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.065597                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.934403                       # Percentage of idle cycles
system.switch_cpus1.Branches                    36812                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         4602      1.77%      1.77% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           153376     58.88%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             170      0.07%     60.71% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.02%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           56942     21.86%     82.59% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          41293     15.85%     98.44% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          4061      1.56%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            260493                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              602012                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1918                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          110637                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             366854                       # DTB write hits
system.switch_cpus2.dtb.write_misses              317                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  13                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          65544                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              968866                       # DTB hits
system.switch_cpus2.dtb.data_misses              2235                       # DTB misses
system.switch_cpus2.dtb.data_acv                   25                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          176181                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             832148                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1900                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         834048                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 4387081                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            3244054                       # Number of instructions committed
system.switch_cpus2.committedOps              3244054                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      3098518                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         17954                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             118854                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       326687                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             3098518                       # number of integer instructions
system.switch_cpus2.num_fp_insts                17954                       # number of float instructions
system.switch_cpus2.num_int_register_reads      4228174                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      2352457                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        10116                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         9979                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               975978                       # number of memory refs
system.switch_cpus2.num_load_insts             607748                       # Number of load instructions
system.switch_cpus2.num_store_insts            368230                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      800469.036928                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      3586611.963072                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.817539                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.182461                       # Percentage of idle cycles
system.switch_cpus2.Branches                   479724                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        73304      2.26%      2.26% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          2087859     64.31%     66.57% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            9775      0.30%     66.87% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.87% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           4613      0.14%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              5      0.00%     67.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           1949      0.06%     67.08% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     67.08% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            652      0.02%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.10% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          629620     19.39%     86.49% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         369380     11.38%     97.87% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         69156      2.13%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           3246314                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                4133                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              19                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3610                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                7743                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              19                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1228                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1228                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 3780537                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              21714                       # Number of instructions committed
system.switch_cpus3.committedOps                21714                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        20988                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                934                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         2100                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               20988                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        28863                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        14821                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 7775                       # number of memory refs
system.switch_cpus3.num_load_insts               4152                       # Number of load instructions
system.switch_cpus3.num_store_insts              3623                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      3759879.159861                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      20657.840139                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.005464                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.994536                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3309                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          221      1.02%      1.02% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            13105     60.35%     61.36% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              48      0.22%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4265     19.64%     81.28% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3628     16.71%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           438      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             21716                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       266817                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       118473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        56930                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          26330                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        18530                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         7800                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1111                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            122158                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1445                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1445                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        55213                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12806                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             211                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            95                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            306                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12467                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12467                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         87393                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33654                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       219093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       114983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                363960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        27136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        13334                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       315008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       535520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8688640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3832202                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        96000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        60468                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13568308                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          169119                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           438492                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.393184                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.799774                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 327874     74.77%     74.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  73300     16.72%     91.49% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  14512      3.31%     94.80% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  21140      4.82%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1666      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             438492                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.836435                       # Number of seconds simulated
sim_ticks                                836435494500                       # Number of ticks simulated
final_tick                               3100411254000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1375330                       # Simulator instruction rate (inst/s)
host_op_rate                                  1375330                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              216007342                       # Simulator tick rate (ticks/s)
host_mem_usage                                 769176                       # Number of bytes of host memory used
host_seconds                                  3872.26                       # Real time elapsed on the host
sim_insts                                  5325629689                       # Number of instructions simulated
sim_ops                                    5325629689                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     14716800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    244957184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      8835072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    240872704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     12405504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    277846976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      9296064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    192579136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1001513408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     14716800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      8835072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     12405504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      9296064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      45253440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    477411520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       477411520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       229950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3827456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       138048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      3763636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       193836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      4341359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       145251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      3009049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15648647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       7459555                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7459555                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     17594662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    292858428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     10562766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    287975230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     14831394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    332179801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     11113904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    230237881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            4744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1197358810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     17594662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     10562766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     14831394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     11113904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         54102726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       570769083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            570769083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       570769083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     17594662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    292858428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     10562766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    287975230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     14831394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    332179801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     11113904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    230237881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           4744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1768127892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     389                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    175393                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   12885     33.73%     33.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     20      0.05%     33.79% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    856      2.24%     36.03% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    660      1.73%     37.76% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  23774     62.24%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               38195                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    12885     47.49%     47.49% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      20      0.07%     47.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     856      3.16%     50.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     660      2.43%     53.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   12709     46.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                27130                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            834061609000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1500000      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               41944000      0.01%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               91485000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2234736500      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        836431274500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.534576                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.710302                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      0.59%      0.59% # number of syscalls executed
system.cpu0.kern.syscall::17                        8      4.71%      5.29% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      0.59%      5.88% # number of syscalls executed
system.cpu0.kern.syscall::73                        2      1.18%      7.06% # number of syscalls executed
system.cpu0.kern.syscall::74                        4      2.35%      9.41% # number of syscalls executed
system.cpu0.kern.syscall::75                      154     90.59%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   170                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  790      1.01%      1.01% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1831      2.33%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.00%      3.34% # number of callpals executed
system.cpu0.kern.callpal::swpipl                31863     40.57%     43.91% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1998      2.54%     46.45% # number of callpals executed
system.cpu0.kern.callpal::rti                    4799      6.11%     52.56% # number of callpals executed
system.cpu0.kern.callpal::callsys                2818      3.59%     56.15% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.00%     56.16% # number of callpals executed
system.cpu0.kern.callpal::rdunique              34434     43.84%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 78539                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             6627                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               4451                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               4450                      
system.cpu0.kern.mode_good::user                 4451                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.671495                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.803484                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      146668473000     17.49%     17.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        691979901500     82.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1831                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          5332010                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.816575                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          294160616                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5332010                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            55.168804                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   504.816575                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.985970                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985970                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        604341656                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       604341656                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    232594544                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      232594544                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     61435675                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      61435675                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        44585                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        44585                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        46769                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        46769                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    294030219                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       294030219                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    294030219                       # number of overall hits
system.cpu0.dcache.overall_hits::total      294030219                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      4041146                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4041146                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1312588                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1312588                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        11563                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        11563                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         8913                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         8913                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      5353734                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5353734                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      5353734                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5353734                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    236635690                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    236635690                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     62748263                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     62748263                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        56148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        56148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        55682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        55682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    299383953                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    299383953                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    299383953                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    299383953                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017078                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017078                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.020918                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.020918                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.205938                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.205938                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.160070                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.160070                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017883                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017883                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017883                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017883                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      2373962                       # number of writebacks
system.cpu0.dcache.writebacks::total          2373962                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           402155                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1390998572                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           402155                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3458.861812                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          354                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       2784931147                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      2784931147                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   1391862341                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1391862341                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   1391862341                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1391862341                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   1391862341                       # number of overall hits
system.cpu0.icache.overall_hits::total     1391862341                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       402155                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       402155                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       402155                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        402155                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       402155                       # number of overall misses
system.cpu0.icache.overall_misses::total       402155                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   1392264496                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1392264496                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   1392264496                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1392264496                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   1392264496                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1392264496                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000289                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000289                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000289                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000289                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000289                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000289                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       402155                       # number of writebacks
system.cpu0.icache.writebacks::total           402155                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     456                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    143266                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    6699     30.32%     30.32% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    856      3.87%     34.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    550      2.49%     36.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  13989     63.32%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               22094                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     6699     45.93%     45.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     856      5.87%     51.80% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     550      3.77%     55.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    6479     44.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                14584                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            835400971500     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               41944000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               93266500      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1016966500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        836553148500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.463150                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.660089                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      2.56%      2.56% # number of syscalls executed
system.cpu1.kern.syscall::74                        7     17.95%     20.51% # number of syscalls executed
system.cpu1.kern.syscall::75                       31     79.49%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    39                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  267      0.50%      0.50% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  702      1.32%      1.82% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.01%      1.83% # number of callpals executed
system.cpu1.kern.callpal::swpipl                18356     34.52%     36.35% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1880      3.54%     39.89% # number of callpals executed
system.cpu1.kern.callpal::rti                    2333      4.39%     44.27% # number of callpals executed
system.cpu1.kern.callpal::callsys                 578      1.09%     45.36% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.01%     45.37% # number of callpals executed
system.cpu1.kern.callpal::rdunique              29050     54.63%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 53174                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2488                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               1946                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                547                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               2078                      
system.cpu1.kern.mode_good::user                 1946                      
system.cpu1.kern.mode_good::idle                  132                      
system.cpu1.kern.mode_switch_good::kernel     0.835209                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.241316                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.834371                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1796359500      0.21%      0.21% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        675519660000     80.61%     80.83% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        160643173500     19.17%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     702                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          5144151                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          499.581221                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          285422100                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5144151                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            55.484783                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   499.581221                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.975745                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.975745                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        586355261                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       586355261                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    226156433                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      226156433                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     59227822                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      59227822                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20785                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20785                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        22476                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        22476                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    285384255                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       285384255                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    285384255                       # number of overall hits
system.cpu1.dcache.overall_hits::total      285384255                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      3917186                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3917186                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      1243057                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1243057                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         5704                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5704                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3827                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3827                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      5160243                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5160243                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      5160243                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5160243                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    230073619                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    230073619                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     60470879                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     60470879                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        26489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        26489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        26303                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        26303                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    290544498                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    290544498                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    290544498                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    290544498                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017026                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017026                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.020556                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020556                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.215335                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.215335                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.145497                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.145497                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017761                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017761                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017761                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017761                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      2230309                       # number of writebacks
system.cpu1.dcache.writebacks::total          2230309                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           227823                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1351612711                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           227823                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5932.731599                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          435                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2710073959                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2710073959                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   1354695245                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1354695245                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   1354695245                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1354695245                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   1354695245                       # number of overall hits
system.cpu1.icache.overall_hits::total     1354695245                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       227823                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       227823                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       227823                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        227823                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       227823                       # number of overall misses
system.cpu1.icache.overall_misses::total       227823                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   1354923068                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1354923068                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   1354923068                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1354923068                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   1354923068                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1354923068                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000168                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000168                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000168                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000168                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000168                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000168                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       227823                       # number of writebacks
system.cpu1.icache.writebacks::total           227823                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     641                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    639948                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   10511     31.33%     31.33% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    132      0.39%     31.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    856      2.55%     34.28% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    650      1.94%     36.22% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  21397     63.78%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               33546                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    10511     46.54%     46.54% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     132      0.58%     47.12% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     856      3.79%     50.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     650      2.88%     53.79% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   10438     46.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                22587                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            834189428500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                9438000      0.00%     99.75% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               41944000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               88264000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1921014500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        836250089000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.487825                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.673314                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.79%      0.79% # number of syscalls executed
system.cpu2.kern.syscall::4                         1      0.79%      1.57% # number of syscalls executed
system.cpu2.kern.syscall::17                        3      2.36%      3.94% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.79%      4.72% # number of syscalls executed
system.cpu2.kern.syscall::71                        8      6.30%     11.02% # number of syscalls executed
system.cpu2.kern.syscall::74                       29     22.83%     33.86% # number of syscalls executed
system.cpu2.kern.syscall::75                       84     66.14%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   127                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  583      0.88%      0.88% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 1054      1.60%      2.48% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      0.01%      2.49% # number of callpals executed
system.cpu2.kern.callpal::swpipl                29003     43.93%     46.41% # number of callpals executed
system.cpu2.kern.callpal::rdps                   2277      3.45%     49.86% # number of callpals executed
system.cpu2.kern.callpal::rti                    3056      4.63%     54.49% # number of callpals executed
system.cpu2.kern.callpal::callsys                 685      1.04%     55.53% # number of callpals executed
system.cpu2.kern.callpal::imb                       4      0.01%     55.53% # number of callpals executed
system.cpu2.kern.callpal::rdunique              29361     44.47%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 66027                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             4111                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               2624                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               2625                      
system.cpu2.kern.mode_good::user                 2624                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.638531                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.779362                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      122852950000     14.69%     14.69% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        713361494500     85.31%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    1054                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          5882619                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          501.489039                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          309492376                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          5882619                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            52.611324                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   501.489039                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.979471                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.979471                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        636704848                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       636704848                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    240569019                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      240569019                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     68841216                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      68841216                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        35463                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        35463                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        39148                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        39148                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    309410235                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       309410235                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    309410235                       # number of overall hits
system.cpu2.dcache.overall_hits::total      309410235                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      4638486                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4638486                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1263698                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1263698                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         8805                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         8805                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         4910                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         4910                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      5902184                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5902184                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      5902184                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5902184                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    245207505                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    245207505                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     70104914                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     70104914                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        44268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        44268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        44058                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        44058                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    315312419                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    315312419                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    315312419                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    315312419                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018917                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018917                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.018026                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.018026                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.198902                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.198902                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.111444                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.111444                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018719                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018719                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018719                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018719                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      3052844                       # number of writebacks
system.cpu2.dcache.writebacks::total          3052844                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           350867                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1432659406                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           350867                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          4083.197924                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          435                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       2868838111                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      2868838111                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   1433892755                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1433892755                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   1433892755                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1433892755                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   1433892755                       # number of overall hits
system.cpu2.icache.overall_hits::total     1433892755                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       350867                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       350867                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       350867                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        350867                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       350867                       # number of overall misses
system.cpu2.icache.overall_misses::total       350867                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   1434243622                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1434243622                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   1434243622                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1434243622                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   1434243622                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1434243622                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000245                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000245                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000245                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000245                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000245                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000245                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       350867                       # number of writebacks
system.cpu2.icache.writebacks::total           350867                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     617                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    143607                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   15703     38.61%     38.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    856      2.10%     40.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    825      2.03%     42.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  23288     57.26%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               40672                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    15703     47.45%     47.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     856      2.59%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     825      2.49%     52.52% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   15713     47.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                33097                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            834753199500     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               41944000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               93289500      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1664814500      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        836553247500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.674725                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.813754                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         3      1.67%      1.67% # number of syscalls executed
system.cpu3.kern.syscall::4                        19     10.56%     12.22% # number of syscalls executed
system.cpu3.kern.syscall::17                        8      4.44%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::71                        3      1.67%     18.33% # number of syscalls executed
system.cpu3.kern.syscall::73                        3      1.67%     20.00% # number of syscalls executed
system.cpu3.kern.syscall::74                       65     36.11%     56.11% # number of syscalls executed
system.cpu3.kern.syscall::75                       79     43.89%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   180                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  588      0.83%      0.83% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 1071      1.51%      2.34% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.01%      2.34% # number of callpals executed
system.cpu3.kern.callpal::swpipl                36425     51.27%     53.61% # number of callpals executed
system.cpu3.kern.callpal::rdps                   5105      7.19%     60.79% # number of callpals executed
system.cpu3.kern.callpal::rti                    2868      4.04%     64.83% # number of callpals executed
system.cpu3.kern.callpal::callsys                 861      1.21%     66.04% # number of callpals executed
system.cpu3.kern.callpal::imb                       4      0.01%     66.05% # number of callpals executed
system.cpu3.kern.callpal::rdunique              24121     33.95%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 71047                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             3939                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               2236                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               2236                      
system.cpu3.kern.mode_good::user                 2236                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.567657                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.724211                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      334707633000     39.93%     39.93% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        503595265000     60.07%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    1071                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          4168159                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          502.386234                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          216883805                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4168159                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            52.033477                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   502.386234                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.981223                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.981223                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        446337437                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       446337437                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    170587907                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      170587907                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     46171667                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      46171667                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        57790                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        57790                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        62367                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        62367                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    216759574                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       216759574                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    216759574                       # number of overall hits
system.cpu3.dcache.overall_hits::total      216759574                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      3095612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3095612                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      1086545                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1086545                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        10223                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        10223                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         4629                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4629                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      4182157                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4182157                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      4182157                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4182157                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    173683519                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    173683519                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     47258212                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     47258212                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        68013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        68013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        66996                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        66996                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    220941731                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    220941731                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    220941731                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    220941731                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.017823                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017823                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.022992                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.022992                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.150309                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.150309                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.069094                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.069094                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.018929                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.018929                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.018929                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.018929                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      1849046                       # number of writebacks
system.cpu3.dcache.writebacks::total          1849046                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           300040                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1022103529                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           300040                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3406.557556                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          470                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       2045614048                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      2045614048                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst   1022356964                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1022356964                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst   1022356964                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1022356964                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst   1022356964                       # number of overall hits
system.cpu3.icache.overall_hits::total     1022356964                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       300040                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       300040                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       300040                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        300040                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       300040                       # number of overall misses
system.cpu3.icache.overall_misses::total       300040                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst   1022657004                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1022657004                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst   1022657004                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1022657004                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst   1022657004                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1022657004                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000293                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000293                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000293                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000293                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000293                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000293                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       300040                       # number of writebacks
system.cpu3.icache.writebacks::total           300040                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 914                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  7507968                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        919                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1713                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1713                       # Transaction distribution
system.iobus.trans_dist::WriteReq              127540                       # Transaction distribution
system.iobus.trans_dist::WriteResp             127540                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        16592                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        23382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       235124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       235124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  258506                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        66368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3564                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        70593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      7509968                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      7509968                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  7580561                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               117562                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               117562                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1058058                       # Number of tag accesses
system.iocache.tags.data_accesses             1058058                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          250                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              250                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       117312                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       117312                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          250                       # number of demand (read+write) misses
system.iocache.demand_misses::total               250                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          250                       # number of overall misses
system.iocache.overall_misses::total              250                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          250                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            250                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       117312                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       117312                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          250                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             250                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          250                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            250                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          117312                       # number of writebacks
system.iocache.writebacks::total               117312                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  17971091                       # number of replacements
system.l2.tags.tagsinuse                  4016.253165                       # Cycle average of tags in use
system.l2.tags.total_refs                    14998351                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17971091                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.834582                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1589.039843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    44.761824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   612.015411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    29.958549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   537.866299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    53.771581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   697.526291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    29.187263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   422.126105                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.387949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.010928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.149418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.007314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.131315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.013128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.170295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.007126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.103058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980531                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4045                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3006                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987549                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 357075384                       # Number of tag accesses
system.l2.tags.data_accesses                357075384                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      9506161                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9506161                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       543041                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           543041                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         1674                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          182                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          342                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          442                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2640                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          769                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          109                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          113                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           93                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1084                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        21992                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        11867                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        26603                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        29968                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 90430                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       172205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        89775                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       157026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst       154789                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             573795                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1475174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1373954                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      1516865                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      1128624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5494617                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       172205                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1497166                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        89775                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1385821                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       157026                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1543468                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       154789                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1158592                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6158842                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       172205                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1497166                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        89775                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1385821                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       157026                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1543468                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       154789                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1158592                       # number of overall hits
system.l2.overall_hits::total                 6158842                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         2999                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1744                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         1993                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         2631                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9367                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         1249                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          760                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          654                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          644                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3307                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data      1274161                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data      1224913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      1227612                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data      1047237                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4773923                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       229950                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       138048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       193841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       145251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           707090                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      2553364                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      2538782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      3114003                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data      1961920                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10168069                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       229950                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3827525                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       138048                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      3763695                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       193841                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      4341615                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       145251                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      3009157                       # number of demand (read+write) misses
system.l2.demand_misses::total               15649082                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       229950                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3827525                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       138048                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      3763695                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       193841                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      4341615                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       145251                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      3009157                       # number of overall misses
system.l2.overall_misses::total              15649082                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      9506161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9506161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       543041                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       543041                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         4673                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1926                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         2335                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3073                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            12007                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         2018                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          869                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          767                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          737                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4391                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1296153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1236780                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1254215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      1077205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4864353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       402155                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       227823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       350867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst       300040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1280885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      4028538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      3912736                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      4630868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      3090544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15662686                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       402155                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      5324691                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       227823                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      5149516                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       350867                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      5885083                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       300040                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      4167749                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21807924                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       402155                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      5324691                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       227823                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      5149516                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       350867                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      5885083                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       300040                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      4167749                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21807924                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.641772                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.905504                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.853533                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.856167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.780128                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.618930                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.874568                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.852673                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.873813                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.753131                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.983033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.990405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.978789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.972180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981410                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.571794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.605944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.552463                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.484105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.552032                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.633819                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.648851                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.672445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.634814                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.649191                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.571794                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.718826                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.605944                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.730883                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.552463                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.737732                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.484105                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.722010                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.717587                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.571794                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.718826                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.605944                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.730883                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.552463                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.737732                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.484105                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.722010                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.717587                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              7342243                       # number of writebacks
system.l2.writebacks::total                   7342243                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1463                       # Transaction distribution
system.membus.trans_dist::ReadResp           10876872                       # Transaction distribution
system.membus.trans_dist::WriteReq              10228                       # Transaction distribution
system.membus.trans_dist::WriteResp             10228                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7459555                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7655366                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            34133                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21195                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           12920                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4778685                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4773677                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10875409                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        117312                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       117312                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       352532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       352532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        23382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     46368441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     46391823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               46744355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      7523968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      7523968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        70593                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1471429056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1471499649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1479023617                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          30953638                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                30953638    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            30953638                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           236634787                       # DTB read hits
system.switch_cpus0.dtb.read_misses             70412                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       235031627                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           62803772                       # DTB write hits
system.switch_cpus0.dtb.write_misses            13956                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       61533876                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           299438559                       # DTB hits
system.switch_cpus0.dtb.data_misses             84368                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       296565503                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         1384546890                       # ITB hits
system.switch_cpus0.itb.fetch_misses            10953                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     1384557843                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1672871378                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         1392180128                       # Number of instructions committed
system.switch_cpus0.committedOps           1392180128                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   1141654333                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     239414152                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            3103146                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     96007884                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          1141654333                       # number of integer instructions
system.switch_cpus0.num_fp_insts            239414152                       # number of float instructions
system.switch_cpus0.num_int_register_reads   1871644753                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    918484814                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    269799198                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    195213460                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            299587988                       # number of memory refs
system.switch_cpus0.num_load_insts          236762464                       # Number of load instructions
system.switch_cpus0.num_store_insts          62825524                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      280595994.247862                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1392275383.752138                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.832267                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.167733                       # Percentage of idle cycles
system.switch_cpus0.Branches                119120561                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     90513837      6.50%      6.50% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        824713748     59.24%     65.74% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        27536813      1.98%     67.71% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     67.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       92466014      6.64%     74.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        8586028      0.62%     74.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        2638717      0.19%     75.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      40047094      2.88%     78.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        4918595      0.35%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       236855900     17.01%     95.40% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       62830216      4.51%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       1157534      0.08%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1392264496                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           230056016                       # DTB read hits
system.switch_cpus1.dtb.read_misses             66363                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       229343221                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           60497837                       # DTB write hits
system.switch_cpus1.dtb.write_misses            12869                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       59902330                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           290553853                       # DTB hits
system.switch_cpus1.dtb.data_misses             79232                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       289245551                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         1351368841                       # ITB hits
system.switch_cpus1.itb.fetch_misses             9455                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     1351378296                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1673106753                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         1354843836                       # Number of instructions committed
system.switch_cpus1.committedOps           1354843836                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   1110247705                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     233923733                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            2821424                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     93317147                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          1110247705                       # number of integer instructions
system.switch_cpus1.num_fp_insts            233923733                       # number of float instructions
system.switch_cpus1.num_int_register_reads   1821439081                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    893644698                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    263731673                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    190759373                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            290681051                       # number of memory refs
system.switch_cpus1.num_load_insts          230166567                       # Number of load instructions
system.switch_cpus1.num_store_insts          60514484                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      317983730.329638                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1355123022.670362                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.809944                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.190056                       # Percentage of idle cycles
system.switch_cpus1.Branches                115642419                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     88305956      6.52%      6.52% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        802635815     59.24%     65.76% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        26943943      1.99%     67.74% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     67.74% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       90364922      6.67%     74.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        8396803      0.62%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        2579438      0.19%     75.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      39181468      2.89%     78.12% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        4798041      0.35%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       230210930     16.99%     95.46% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       60515470      4.47%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        990282      0.07%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1354923068                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           245155863                       # DTB read hits
system.switch_cpus2.dtb.read_misses            541662                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       244262548                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           70150483                       # DTB write hits
system.switch_cpus2.dtb.write_misses            19657                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       68881377                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           315306346                       # DTB hits
system.switch_cpus2.dtb.data_misses            561319                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       313143925                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         1427201117                       # ITB hits
system.switch_cpus2.itb.fetch_misses            11115                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     1427212232                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1672500808                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         1433682303                       # Number of instructions committed
system.switch_cpus2.committedOps           1433682303                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   1161019101                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     272083500                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            5818629                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     96770303                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          1161019101                       # number of integer instructions
system.switch_cpus2.num_fp_insts            272083500                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1919550140                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    919560735                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    305897767                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    221271564                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            315969804                       # number of memory refs
system.switch_cpus2.num_load_insts          245794564                       # Number of load instructions
system.switch_cpus2.num_store_insts          70175240                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      238564040.364318                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1433936767.635682                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.857361                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.142639                       # Percentage of idle cycles
system.switch_cpus2.Branches                122400970                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     95019535      6.63%      6.63% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        823952407     57.45%     64.07% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        26307939      1.83%     65.91% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      102950838      7.18%     73.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       10981591      0.77%     73.85% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        3239231      0.23%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      43321523      3.02%     77.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        6535992      0.46%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       245879743     17.14%     94.70% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       70178857      4.89%     99.59% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       5875966      0.41%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1434243622                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           173713100                       # DTB read hits
system.switch_cpus3.dtb.read_misses             51518                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       171680566                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           47325050                       # DTB write hits
system.switch_cpus3.dtb.write_misses            10294                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       44768803                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           221038150                       # DTB hits
system.switch_cpus3.dtb.data_misses             61812                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       216449369                       # DTB accesses
system.switch_cpus3.itb.fetch_hits         1007742656                       # ITB hits
system.switch_cpus3.itb.fetch_misses             9369                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses     1007752025                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1673107112                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts         1022595192                       # Number of instructions committed
system.switch_cpus3.committedOps           1022595192                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    840152948                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     174131968                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            2397320                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     70934632                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           840152948                       # number of integer instructions
system.switch_cpus3.num_fp_insts            174131968                       # number of float instructions
system.switch_cpus3.num_int_register_reads   1373783615                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    675074504                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    196257586                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    141960933                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            221143598                       # number of memory refs
system.switch_cpus3.num_load_insts          173803074                       # Number of load instructions
system.switch_cpus3.num_store_insts          47340524                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      650297008.404850                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      1022810103.595150                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.611324                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.388676                       # Percentage of idle cycles
system.switch_cpus3.Branches                 87923276                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     65938292      6.45%      6.45% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        606313296     59.29%     65.74% # Class of executed instruction
system.switch_cpus3.op_class::IntMult        20094673      1.96%     67.70% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     67.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       67278603      6.58%     74.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        6243214      0.61%     74.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        1921500      0.19%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      29117784      2.85%     77.93% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        3590708      0.35%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       173921731     17.01%     95.28% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       47344181      4.63%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        893022      0.09%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1022657004                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     43745601                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     21125935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2669843                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        6907351                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      6251614                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       655737                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1463                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          17011073                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10228                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9506161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       543041                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9904060                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           36527                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          58806                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4869361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4869361                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1280885                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15728725                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       973184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     15818607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       523827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     15148548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       860487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     17427272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       747313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     12352960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              63852198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     36545856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    494358697                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     18944256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    473037216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     32615680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    573218440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     28625472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    386128048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2043473665                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18206215                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         61963507                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.224848                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.560572                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51212574     82.65%     82.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8587682     13.86%     96.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1281327      2.07%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 745763      1.20%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 136095      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     56      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              6                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           61963507                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000931                       # Number of seconds simulated
sim_ticks                                   930732000                       # Number of ticks simulated
final_tick                               3101341986000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             5542425577                       # Simulator instruction rate (inst/s)
host_op_rate                               5542341828                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              968244271                       # Simulator tick rate (ticks/s)
host_mem_usage                                 769176                       # Number of bytes of host memory used
host_seconds                                     0.96                       # Real time elapsed on the host
sim_insts                                  5327543349                       # Number of instructions simulated
sim_ops                                    5327543349                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       350336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       633856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        41408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        94720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       137408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       647488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1908736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       350336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        41408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       137408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        531264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       821504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          821504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         5474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         9904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         2147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        10117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               29824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         12836                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12836                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    376409106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    681029555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     44489713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    101769360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    147634335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    695676092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      2269182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1512788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2050790131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    376409106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     44489713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    147634335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      2269182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        570802336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       882642909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            882642909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       882642909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    376409106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    681029555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     44489713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    101769360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    147634335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    695676092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      2269182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1512788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2933433040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      4186                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1095     45.80%     45.80% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      3.85%     49.64% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.04%     49.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.04%     49.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1202     50.27%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2391                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1095     47.96%     47.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      4.03%     51.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.04%     52.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.04%     52.08% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1094     47.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2283                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               541881000     74.50%     74.50% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.95%     75.45% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     75.46% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     75.48% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              178359000     24.52%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           727353500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910150                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.954831                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      5.88%      5.88% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      5.88%     11.76% # number of syscalls executed
system.cpu0.kern.syscall::4                         5     29.41%     41.18% # number of syscalls executed
system.cpu0.kern.syscall::6                         2     11.76%     52.94% # number of syscalls executed
system.cpu0.kern.syscall::19                        2     11.76%     64.71% # number of syscalls executed
system.cpu0.kern.syscall::45                        1      5.88%     70.59% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      5.88%     76.47% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      5.88%     82.35% # number of syscalls executed
system.cpu0.kern.syscall::73                        2     11.76%     94.12% # number of syscalls executed
system.cpu0.kern.syscall::130                       1      5.88%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    17                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.03%      0.03% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   27      0.87%      0.90% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.06%      0.97% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2152     69.42%     70.39% # number of callpals executed
system.cpu0.kern.callpal::rdps                     10      0.32%     70.71% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.03%     70.74% # number of callpals executed
system.cpu0.kern.callpal::rti                     145      4.68%     75.42% # number of callpals executed
system.cpu0.kern.callpal::callsys                  28      0.90%     76.32% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.16%     76.48% # number of callpals executed
system.cpu0.kern.callpal::rdunique                729     23.52%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  3100                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              173                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 51                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 52                      
system.cpu0.kern.mode_good::user                   51                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.300578                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.459821                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         450500500     68.11%     68.11% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           210898500     31.89%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      27                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            14409                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          500.925979                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             396178                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            14861                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.658906                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   500.925979                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.978371                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978371                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          452                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           787232                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          787232                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       228130                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         228130                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       130102                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        130102                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         6509                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6509                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7073                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7073                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       358232                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          358232                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       358232                       # number of overall hits
system.cpu0.dcache.overall_hits::total         358232                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10103                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10103                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3796                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3796                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          668                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          668                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           16                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13899                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13899                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13899                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13899                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       238233                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       238233                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       133898                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       133898                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7089                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7089                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       372131                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       372131                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       372131                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       372131                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.042408                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.042408                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.028350                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.028350                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.093075                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.093075                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.002257                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.002257                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.037350                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037350                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.037350                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.037350                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9415                       # number of writebacks
system.cpu0.dcache.writebacks::total             9415                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             9033                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.949742                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2279450                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             9545                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           238.810896                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.949742                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999902                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999902                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2642206                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2642206                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1307546                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1307546                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1307546                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1307546                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1307546                       # number of overall hits
system.cpu0.icache.overall_hits::total        1307546                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         9038                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9038                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         9038                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9038                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         9038                       # number of overall misses
system.cpu0.icache.overall_misses::total         9038                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1316584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1316584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1316584                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1316584                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1316584                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1316584                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006865                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006865                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006865                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006865                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006865                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006865                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         9033                       # number of writebacks
system.cpu0.icache.writebacks::total             9033                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       803                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      97     44.70%     44.70% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.46%     45.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.38%     46.54% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    116     53.46%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 217                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       97     49.24%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.51%     49.75% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.27% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      96     48.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  197                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               902516500     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.33% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.04%     99.37% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5763000      0.63%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           908689500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.827586                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.907834                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.34%      0.34% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.00%     20.34% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      1.38%     21.72% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  144     49.66%     71.38% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      1.03%     72.41% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     24.14%     96.55% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.10%     99.66% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.34%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   290                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          58514500      5.64%      5.64% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8194500      0.79%      6.43% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           970266500     93.57%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             1868                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          400.760145                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              57102                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2322                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            24.591731                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   400.760145                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.782735                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.782735                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78946                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78946                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22425                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22425                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12891                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12891                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          433                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          433                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          457                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          457                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        35316                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           35316                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        35316                       # number of overall hits
system.cpu1.dcache.overall_hits::total          35316                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1492                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1492                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          638                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          638                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           46                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           21                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2130                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2130                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2130                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2130                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23917                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23917                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13529                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13529                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          478                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          478                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37446                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37446                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37446                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37446                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.062382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.062382                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.047158                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.047158                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.096033                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.096033                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.043933                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.043933                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.056882                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.056882                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.056882                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.056882                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          898                       # number of writebacks
system.cpu1.dcache.writebacks::total              898                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1352                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3272474                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1864                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1755.619099                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273918                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273918                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134931                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134931                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134931                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134931                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134931                       # number of overall hits
system.cpu1.icache.overall_hits::total         134931                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1352                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1352                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1352                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1352                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1352                       # number of overall misses
system.cpu1.icache.overall_misses::total         1352                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       136283                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       136283                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       136283                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       136283                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       136283                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       136283                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009921                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009921                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009921                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009921                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009921                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009921                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1352                       # number of writebacks
system.cpu1.icache.writebacks::total             1352                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1218                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     250     49.31%     49.31% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.20%     49.51% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.20%     49.70% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    255     50.30%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 507                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      248     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     247     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  497                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1102246000     98.77%     98.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.00%     98.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     98.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               13539500      1.21%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1115946500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.968627                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.980276                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    12                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    3      0.52%      0.52% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   53      9.11%      9.62% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  404     69.42%     79.04% # number of callpals executed
system.cpu2.kern.callpal::rdps                      3      0.52%     79.55% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.17%     79.73% # number of callpals executed
system.cpu2.kern.callpal::rti                     101     17.35%     97.08% # number of callpals executed
system.cpu2.kern.callpal::callsys                  15      2.58%     99.66% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   582                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 96                      
system.cpu2.kern.mode_good::user                   97                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1076083000     93.44%     93.44% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            75508000      6.56%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            12645                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          425.263209                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             186130                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            13157                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.146842                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   425.263209                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.830592                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.830592                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          452                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           362192                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          362192                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        77893                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          77893                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        81526                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         81526                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1133                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1133                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1246                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1246                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       159419                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          159419                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       159419                       # number of overall hits
system.cpu2.dcache.overall_hits::total         159419                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         5782                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         5782                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         6941                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         6941                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          142                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          142                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           22                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12723                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12723                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12723                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12723                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        83675                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        83675                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        88467                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        88467                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1268                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1268                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       172142                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       172142                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       172142                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       172142                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.069101                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.069101                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.078459                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.078459                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.111373                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.111373                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.017350                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.017350                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.073910                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.073910                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.073910                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.073910                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8128                       # number of writebacks
system.cpu2.dcache.writebacks::total             8128                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             4487                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999434                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1707750                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4999                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           341.618324                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999434                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           924889                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          924889                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       455711                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         455711                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       455711                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          455711                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       455711                       # number of overall hits
system.cpu2.icache.overall_hits::total         455711                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         4489                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4489                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         4489                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4489                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         4489                       # number of overall misses
system.cpu2.icache.overall_misses::total         4489                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       460200                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       460200                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       460200                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       460200                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       460200                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       460200                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009754                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009754                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009754                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009754                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009754                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009754                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         4487                       # number of writebacks
system.cpu2.icache.writebacks::total             4487                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       6     28.57%     28.57% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      4.76%     33.33% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      4.76%     38.10% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               907722500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                 567000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           908503000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu3.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu3.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    21                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements               28                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          377.761309                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              14986                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              400                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            37.465000                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   377.761309                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.737815                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.737815                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             1452                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            1452                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data          386                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total            386                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data          235                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           235                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            8                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            3                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          621                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             621                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          621                       # number of overall hits
system.cpu3.dcache.overall_hits::total            621                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data           51                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            8                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            5                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data           59                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data           59                       # number of overall misses
system.cpu3.dcache.overall_misses::total           59                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data          437                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total          437                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data          243                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          243                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          680                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          680                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          680                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          680                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.116705                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.116705                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.032922                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.032922                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.086765                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.086765                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.086765                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.086765                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu3.dcache.writebacks::total               16                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements               97                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             266713                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              609                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           437.952381                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             4079                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            4079                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst         1894                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           1894                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst         1894                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            1894                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst         1894                       # number of overall hits
system.cpu3.icache.overall_hits::total           1894                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           97                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           97                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           97                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            97                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           97                       # number of overall misses
system.cpu3.icache.overall_misses::total           97                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst         1991                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         1991                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst         1991                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         1991                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst         1991                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         1991                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.048719                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.048719                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.048719                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.048719                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.048719                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.048719                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks           97                       # number of writebacks
system.cpu3.icache.writebacks::total               97                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 398                       # Transaction distribution
system.iobus.trans_dist::WriteResp                398                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2336                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     36451                       # number of replacements
system.l2.tags.tagsinuse                  4032.078185                       # Cycle average of tags in use
system.l2.tags.total_refs                       44750                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     40480                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.105484                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1724.904871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   601.551059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   887.651562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    52.591939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   120.223416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   130.832898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   260.793563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    75.655741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   177.873137                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.421119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.146863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.216712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.012840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.029351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.031942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.063670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.018471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.043426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984394                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4029                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          748                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1630                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1569                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.983643                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    710736                       # Number of tag accesses
system.l2.tags.data_accesses                   710736                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        18457                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18457                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11272                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11272                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   46                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          914                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          589                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1551                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         3564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          705                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         2341                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst           64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6674                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         3523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          524                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         2028                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data           24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6099                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         3564                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4437                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          705                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          572                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         2341                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2617                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst           64                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data           24                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14324                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         3564                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4437                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          705                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          572                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         2341                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2617                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst           64                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data           24                       # number of overall hits
system.l2.overall_hits::total                   14324                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           69                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 95                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         2734                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         6298                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9585                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         5474                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         2147                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8301                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         7175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          930                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         3820                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11944                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         5474                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9909                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          647                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1480                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2147                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10118                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           22                       # number of demand (read+write) misses
system.l2.demand_misses::total                  29830                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         5474                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9909                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          647                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1480                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2147                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10118                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           22                       # number of overall misses
system.l2.overall_misses::total                 29830                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        18457                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18457                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11272                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11272                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              141                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         3648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         6887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         9038                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         4488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst           97                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        10698                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1454                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         5848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data           43                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         9038                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        14346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1352                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2052                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         4488                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        12735                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           97                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44154                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         9038                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        14346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1352                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2052                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         4488                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        12735                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           97                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44154                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.638889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.705882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.673759                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.749452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.919732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.914477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.860722                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.605665                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.478550                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.478387                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.340206                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.554324                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.670686                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.639615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.653215                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.441860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.661974                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.605665                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.690715                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.478550                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.721248                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.478387                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.794503                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.340206                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.478261                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.675590                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.605665                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.690715                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.478550                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.721248                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.478387                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.794503                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.340206                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.478261                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.675590                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12836                       # number of writebacks
system.l2.writebacks::total                     12836                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 552                       # Transaction distribution
system.membus.trans_dist::ReadResp              20797                       # Transaction distribution
system.membus.trans_dist::WriteReq                398                       # Transaction distribution
system.membus.trans_dist::WriteResp               398                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12836                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13717                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              173                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             62                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             111                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9613                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9579                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20245                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        86581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        88481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  88481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2730240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2732576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2732576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             57596                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   57596    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               57596                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              244792                       # DTB read hits
system.switch_cpus0.dtb.read_misses               455                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           83904                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             141435                       # DTB write hits
system.switch_cpus0.dtb.write_misses               64                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          50441                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              386227                       # DTB hits
system.switch_cpus0.dtb.data_misses               519                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses          134345                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             444489                       # ITB hits
system.switch_cpus0.itb.fetch_misses              461                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         444950                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1446191                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1316053                       # Number of instructions committed
system.switch_cpus0.committedOps              1316053                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1255430                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          9362                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              47565                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       150209                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1255430                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 9362                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1693350                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       946792                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         6180                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         6103                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               388012                       # number of memory refs
system.switch_cpus0.num_load_insts             246417                       # Number of load instructions
system.switch_cpus0.num_store_insts            141595                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      422965.636868                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1023225.363132                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.707531                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.292469                       # Percentage of idle cycles
system.switch_cpus0.Branches                   211587                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        28389      2.16%      2.16% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           862041     65.48%     67.63% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1909      0.14%     67.78% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     67.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           2975      0.23%     68.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              1      0.00%     68.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           1718      0.13%     68.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     68.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            587      0.04%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          257582     19.56%     87.74% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         141895     10.78%     98.52% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         19486      1.48%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1316584                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23848                       # DTB read hits
system.switch_cpus1.dtb.read_misses               329                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13903                       # DTB write hits
system.switch_cpus1.dtb.write_misses               35                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            872                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37751                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2698                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23353                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23478                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1817382                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135898                       # Number of instructions committed
system.switch_cpus1.committedOps               135898                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130591                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2749                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16024                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130591                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  296                       # number of float instructions
system.switch_cpus1.num_int_register_reads       173348                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99472                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38862                       # number of memory refs
system.switch_cpus1.num_load_insts              24737                       # Number of load instructions
system.switch_cpus1.num_store_insts             14125                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1684207.256119                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      133174.743881                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.073278                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.926722                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19818                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2777      2.04%      2.04% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            87015     63.85%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              83      0.06%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             24      0.02%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25794     18.93%     84.89% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14136     10.37%     95.27% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6451      4.73%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            136283                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               84482                       # DTB read hits
system.switch_cpus2.dtb.read_misses               371                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           34065                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              89678                       # DTB write hits
system.switch_cpus2.dtb.write_misses              106                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          15517                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              174160                       # DTB hits
system.switch_cpus2.dtb.data_misses               477                       # DTB misses
system.switch_cpus2.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           49582                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             161935                       # ITB hits
system.switch_cpus2.itb.fetch_misses              152                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         162087                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 2232287                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             459718                       # Number of instructions committed
system.switch_cpus2.committedOps               459718                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       442623                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               8851                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        47497                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              442623                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus2.num_int_register_reads       636793                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       301069                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               175274                       # number of memory refs
system.switch_cpus2.num_load_insts              85321                       # Number of load instructions
system.switch_cpus2.num_store_insts             89953                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      1680230.487593                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      552056.512407                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.247305                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.752695                       # Percentage of idle cycles
system.switch_cpus2.Branches                    59294                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         9755      2.12%      2.12% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           261868     56.90%     59.02% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             527      0.11%     59.14% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           1172      0.25%     59.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            227      0.05%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.44% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           87593     19.03%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          90020     19.56%     98.04% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          9038      1.96%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            460200                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                 447                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                255                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 702                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                319                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1817008                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts               1991                       # Number of instructions committed
system.switch_cpus3.committedOps                 1991                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses         1894                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts          162                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                1894                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads         2532                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes         1466                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  704                       # number of memory refs
system.switch_cpus3.num_load_insts                447                       # Number of load instructions
system.switch_cpus3.num_store_insts               257                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1815066.501852                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles       1941.498148                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001069                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998931                       # Percentage of idle cycles
system.switch_cpus3.Branches                      285                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu             1151     57.81%     58.26% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               5      0.25%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus3.op_class::MemRead             467     23.46%     81.97% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite            257     12.91%     94.88% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           102      5.12%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total              1991                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        88628                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        40909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8297                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          13568                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        11559                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2009                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                552                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             33814                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               398                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18457                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11272                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8842                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             213                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            64                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11170                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11170                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14976                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18286                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        25738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        44727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        11965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        37788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                129889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1068800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1528840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       194464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       478464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1340840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         8576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         4624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4748640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           36451                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           126029                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.303557                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.736652                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 101826     80.80%     80.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16301     12.93%     93.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2417      1.92%     95.65% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4818      3.82%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    667      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             126029                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
