Reading netlist file: "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Gowin/test_wrapper/impl/gwsynthesis/test_wrapper.vg"
Parsing netlist file "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Gowin/test_wrapper/impl/gwsynthesis/test_wrapper.vg" completed
Processing netlist completed
Reading constraint file: "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Gowin/test_wrapper/src/psce_wrapper.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Generate file "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Gowin/test_wrapper/impl/pnr/test_wrapper.pin.html" completed
Generate file "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Gowin/test_wrapper/impl/pnr/test_wrapper.rpt.html" completed
Generate file "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Gowin/test_wrapper/impl/pnr/test_wrapper.rpt.txt" completed
Generate file "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Gowin/test_wrapper/impl/pnr/test_wrapper.tr.html" completed
Thu Mar 27 22:03:07 2025

