;redcode
;assert 1
	SPL -9, -32
	SUB @-127, 100
	MOV -507, @-27
	MOV -507, <27
	MOV -507, @-27
	MOV -7, <-20
	SPL 0, #400
	SPL 0, <-742
	SPL 0, <100
	MOV -9, <-20
	JMP -1, @-23
	JMN <-127, 100
	JMN <-127, 100
	MOV 4, <20
	MOV 4, <20
	SUB @24, 6
	MOV 4, <20
	ADD 240, 60
	SUB @-127, 100
	SUB #12, @0
	SUB -7, <-120
	SUB 12, @10
	SUB -30, 9
	ADD -130, 9
	SUB 11, @12
	SUB @127, 106
	SUB @127, 106
	SUB 2, @12
	SUB -7, -120
	SUB @-127, 806
	SUB #12, @0
	MOV 4, <20
	SUB #12, @0
	SUB 0, @12
	SUB @127, 106
	SUB -7, <-120
	SUB -7, <-120
	SUB 12, @10
	ADD #12, 0
	MOV -7, <-20
	MOV -7, <-20
	MOV @270, <60
	SUB @-127, 100
	MOV @270, <60
	JMP <72, #200
	SUB 2, @12
	SUB 2, @12
	SUB 2, @12
	SUB @-127, 100
	SUB 2, @12
	MOV -507, <-27
