// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="estimate_FR_2,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.469000,HLS_SYN_LAT=81,HLS_SYN_TPT=none,HLS_SYN_MEM=28,HLS_SYN_DSP=0,HLS_SYN_FF=1287,HLS_SYN_LUT=2053,HLS_VERSION=2019_1}" *)

module estimate_FR_2 (
        ap_clk,
        ap_rst_n,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_pp0_stage0 = 10'd2;
parameter    ap_ST_fsm_pp0_stage1 = 10'd4;
parameter    ap_ST_fsm_state5 = 10'd8;
parameter    ap_ST_fsm_pp1_stage0 = 10'd16;
parameter    ap_ST_fsm_pp1_stage1 = 10'd32;
parameter    ap_ST_fsm_state11 = 10'd64;
parameter    ap_ST_fsm_pp2_stage0 = 10'd128;
parameter    ap_ST_fsm_pp2_stage1 = 10'd256;
parameter    ap_ST_fsm_state16 = 10'd512;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 10;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [4:0] inputs_0_address0;
reg    inputs_0_ce0;
wire   [31:0] inputs_0_q0;
wire   [4:0] inputs_1_address0;
reg    inputs_1_ce0;
wire   [31:0] inputs_1_q0;
wire   [4:0] inputs_2_address0;
reg    inputs_2_ce0;
wire   [31:0] inputs_2_q0;
wire   [4:0] inputs_3_address0;
reg    inputs_3_ce0;
wire   [31:0] inputs_3_q0;
reg   [2:0] counts_0_address0;
reg    counts_0_ce0;
reg    counts_0_we0;
wire   [31:0] counts_0_d0;
wire   [31:0] counts_0_q0;
reg   [2:0] counts_1_address0;
reg    counts_1_ce0;
reg    counts_1_we0;
wire   [31:0] counts_1_d0;
wire   [31:0] counts_1_q0;
reg   [2:0] counts_2_address0;
reg    counts_2_ce0;
reg    counts_2_we0;
wire   [31:0] counts_2_d0;
wire   [31:0] counts_2_q0;
reg   [2:0] counts_3_address0;
reg    counts_3_ce0;
reg    counts_3_we0;
wire   [31:0] counts_3_d0;
wire   [31:0] counts_3_q0;
reg   [2:0] outputs_0_address0;
reg    outputs_0_ce0;
reg    outputs_0_we0;
reg   [31:0] outputs_0_d0;
reg   [2:0] outputs_1_address0;
reg    outputs_1_ce0;
reg    outputs_1_we0;
reg   [31:0] outputs_1_d0;
reg   [2:0] outputs_2_address0;
reg    outputs_2_ce0;
reg    outputs_2_we0;
reg   [31:0] outputs_2_d0;
reg   [2:0] outputs_3_address0;
reg    outputs_3_ce0;
reg    outputs_3_we0;
reg   [31:0] outputs_3_d0;
reg   [4:0] j_0_0_reg_882;
reg   [0:0] p_090_0217_0_reg_894;
reg   [6:0] i_0_0_reg_906;
reg   [4:0] k_0_0_reg_917;
wire   [0:0] icmp_ln12_fu_929_p2;
reg   [0:0] icmp_ln12_reg_1637;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] trunc_ln301_6_fu_1051_p1;
reg   [5:0] trunc_ln301_6_reg_1661;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
wire   [4:0] or_ln321_1_fu_1055_p2;
reg   [4:0] or_ln321_1_reg_1666;
reg   [5:0] trunc_ln301_7_reg_1671;
reg   [5:0] trunc_ln301_8_reg_1676;
reg   [5:0] trunc_ln302_2_reg_1681;
wire   [5:0] trunc_ln301_9_fu_1091_p1;
reg   [5:0] trunc_ln301_9_reg_1686;
wire   [4:0] or_ln321_2_fu_1095_p2;
reg   [4:0] or_ln321_2_reg_1691;
reg   [5:0] trunc_ln301_s_reg_1696;
reg   [5:0] trunc_ln301_10_reg_1701;
reg   [5:0] trunc_ln302_3_reg_1706;
wire   [4:0] add_ln12_fu_1131_p2;
reg   [4:0] add_ln12_reg_1711;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln19_fu_1151_p2;
reg   [0:0] icmp_ln19_reg_1716;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state6_pp1_stage0_iter0;
wire    ap_block_state8_pp1_stage0_iter1;
wire    ap_block_state10_pp1_stage0_iter2;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln19_reg_1716_pp1_iter1_reg;
wire   [63:0] zext_ln20_fu_1167_p1;
reg   [63:0] zext_ln20_reg_1720;
reg   [63:0] zext_ln20_reg_1720_pp1_iter1_reg;
wire   [6:0] add_ln19_fu_1175_p2;
reg   [6:0] add_ln19_reg_1756;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] trunc_ln301_11_fu_1181_p1;
reg   [0:0] trunc_ln301_11_reg_1761;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state7_pp1_stage1_iter0;
wire    ap_block_state9_pp1_stage1_iter1;
wire    ap_block_pp1_stage1_11001;
reg   [0:0] tmp_10_reg_1765;
reg   [0:0] tmp_10_reg_1765_pp1_iter1_reg;
reg   [4:0] cnt_0_V_addr_5_reg_1769;
wire   [0:0] trunc_ln301_12_fu_1193_p1;
reg   [0:0] trunc_ln301_12_reg_1774;
reg   [0:0] tmp_11_reg_1778;
reg   [0:0] tmp_11_reg_1778_pp1_iter1_reg;
reg   [4:0] cnt_1_V_addr_6_reg_1782;
wire   [0:0] trunc_ln301_13_fu_1205_p1;
reg   [0:0] trunc_ln301_13_reg_1787;
reg   [0:0] tmp_12_reg_1791;
reg   [0:0] tmp_12_reg_1791_pp1_iter1_reg;
reg   [4:0] cnt_2_V_addr_7_reg_1795;
wire   [0:0] trunc_ln301_14_fu_1217_p1;
reg   [0:0] trunc_ln301_14_reg_1800;
reg   [0:0] tmp_13_reg_1804;
reg   [0:0] tmp_13_reg_1804_pp1_iter1_reg;
reg   [4:0] cnt_3_V_addr_8_reg_1809;
reg   [4:0] cnt_0_V_addr_6_reg_1814;
reg   [4:0] cnt_1_V_addr_7_reg_1819;
reg   [4:0] cnt_2_V_addr_8_reg_1824;
reg   [4:0] cnt_3_V_addr_9_reg_1829;
wire   [0:0] icmp_ln31_fu_1341_p2;
reg   [0:0] icmp_ln31_reg_1834;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state12_pp2_stage0_iter0;
wire    ap_block_state14_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [63:0] zext_ln36_1_fu_1369_p1;
reg   [63:0] zext_ln36_1_reg_1858;
reg   [63:0] zext_ln36_1_reg_1858_pp2_iter1_reg;
wire    ap_CS_fsm_pp2_stage1;
wire    ap_block_state13_pp2_stage1_iter0;
wire    ap_block_state15_pp2_stage1_iter1;
wire    ap_block_pp2_stage1_11001;
wire   [4:0] add_ln31_fu_1535_p2;
reg   [4:0] add_ln31_reg_2010;
reg    ap_enable_reg_pp2_iter0;
wire   [6:0] FR_0_V_q1;
reg   [6:0] FR_0_V_load_2_reg_2015;
reg    ap_enable_reg_pp2_iter1;
wire   [6:0] FR_1_V_q1;
reg   [6:0] FR_1_V_load_2_reg_2020;
wire   [6:0] FR_2_V_q1;
reg   [6:0] FR_2_V_load_2_reg_2025;
wire   [6:0] FR_3_V_q1;
reg   [6:0] FR_3_V_load_2_reg_2030;
wire   [6:0] FR_0_V_q0;
reg   [6:0] FR_0_V_load_3_reg_2035;
wire   [6:0] FR_1_V_q0;
reg   [6:0] FR_1_V_load_3_reg_2040;
wire   [6:0] FR_2_V_q0;
reg   [6:0] FR_2_V_load_3_reg_2045;
wire   [6:0] FR_3_V_q0;
reg   [6:0] FR_3_V_load_3_reg_2050;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_CS_fsm_state5;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state6;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage1_subdone;
reg    ap_enable_reg_pp1_iter2;
wire    ap_CS_fsm_state11;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state12;
wire    ap_block_pp2_stage1_subdone;
reg   [4:0] cnt_0_V_address0;
reg    cnt_0_V_ce0;
reg    cnt_0_V_we0;
reg   [5:0] cnt_0_V_d0;
wire   [5:0] cnt_0_V_q0;
reg   [4:0] cnt_0_V_address1;
reg    cnt_0_V_ce1;
reg    cnt_0_V_we1;
reg   [5:0] cnt_0_V_d1;
wire   [5:0] cnt_0_V_q1;
reg   [4:0] cnt_1_V_address0;
reg    cnt_1_V_ce0;
reg    cnt_1_V_we0;
reg   [5:0] cnt_1_V_d0;
wire   [5:0] cnt_1_V_q0;
reg   [4:0] cnt_1_V_address1;
reg    cnt_1_V_ce1;
reg    cnt_1_V_we1;
reg   [5:0] cnt_1_V_d1;
wire   [5:0] cnt_1_V_q1;
reg   [4:0] cnt_2_V_address0;
reg    cnt_2_V_ce0;
reg    cnt_2_V_we0;
reg   [5:0] cnt_2_V_d0;
wire   [5:0] cnt_2_V_q0;
reg   [4:0] cnt_2_V_address1;
reg    cnt_2_V_ce1;
reg    cnt_2_V_we1;
reg   [5:0] cnt_2_V_d1;
wire   [5:0] cnt_2_V_q1;
reg   [4:0] cnt_3_V_address0;
reg    cnt_3_V_ce0;
reg    cnt_3_V_we0;
reg   [5:0] cnt_3_V_d0;
wire   [5:0] cnt_3_V_q0;
reg   [4:0] cnt_3_V_address1;
reg    cnt_3_V_ce1;
reg    cnt_3_V_we1;
reg   [5:0] cnt_3_V_d1;
wire   [5:0] cnt_3_V_q1;
reg   [4:0] FR_0_V_address0;
reg    FR_0_V_ce0;
reg    FR_0_V_we0;
wire   [6:0] FR_0_V_d0;
reg   [4:0] FR_0_V_address1;
reg    FR_0_V_ce1;
reg   [4:0] FR_1_V_address0;
reg    FR_1_V_ce0;
reg    FR_1_V_we0;
wire   [6:0] FR_1_V_d0;
reg   [4:0] FR_1_V_address1;
reg    FR_1_V_ce1;
reg   [4:0] FR_2_V_address0;
reg    FR_2_V_ce0;
reg    FR_2_V_we0;
wire   [6:0] FR_2_V_d0;
reg   [4:0] FR_2_V_address1;
reg    FR_2_V_ce1;
reg   [4:0] FR_3_V_address0;
reg    FR_3_V_ce0;
reg    FR_3_V_we0;
wire   [6:0] FR_3_V_d0;
reg   [4:0] FR_3_V_address1;
reg    FR_3_V_ce1;
reg   [4:0] ap_phi_mux_j_0_0_phi_fu_886_p4;
wire    ap_block_pp0_stage0;
reg   [6:0] ap_phi_mux_i_0_0_phi_fu_910_p4;
wire    ap_block_pp1_stage0;
reg   [4:0] ap_phi_mux_k_0_0_phi_fu_921_p4;
wire    ap_block_pp2_stage0;
wire   [63:0] zext_ln13_fu_945_p1;
wire   [63:0] zext_ln321_fu_958_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln321_1_fu_1010_p1;
wire   [63:0] zext_ln321_2_fu_1137_p1;
wire   [63:0] zext_ln321_3_fu_1144_p1;
wire    ap_block_pp1_stage1;
wire   [63:0] zext_ln555_fu_1347_p1;
wire   [63:0] zext_ln555_1_fu_1383_p1;
wire    ap_block_pp2_stage1;
wire   [63:0] zext_ln555_2_fu_1505_p1;
wire   [63:0] zext_ln555_3_fu_1523_p1;
wire   [5:0] trunc_ln301_fu_953_p1;
wire   [5:0] trunc_ln301_3_fu_999_p1;
wire   [5:0] add_ln700_fu_1229_p2;
wire   [5:0] add_ln700_1_fu_1236_p2;
wire   [5:0] add_ln700_2_fu_1243_p2;
wire   [5:0] add_ln700_3_fu_1250_p2;
wire   [31:0] zext_ln42_fu_1442_p1;
wire   [31:0] zext_ln42_1_fu_1494_p1;
wire   [31:0] zext_ln42_2_fu_1607_p1;
wire   [31:0] zext_ln42_3_fu_1632_p1;
wire   [2:0] lshr_ln_fu_935_p4;
wire   [4:0] or_ln321_fu_1004_p2;
wire   [4:0] lshr_ln1_fu_1157_p4;
wire   [5:0] shl_ln1503_fu_1257_p2;
wire   [6:0] zext_ln209_fu_1263_p1;
wire   [6:0] zext_ln209_1_fu_1267_p1;
wire   [5:0] shl_ln1503_1_fu_1278_p2;
wire   [6:0] zext_ln209_2_fu_1284_p1;
wire   [6:0] zext_ln209_3_fu_1288_p1;
wire   [5:0] shl_ln1503_2_fu_1299_p2;
wire   [6:0] zext_ln209_4_fu_1305_p1;
wire   [6:0] zext_ln209_5_fu_1309_p1;
wire   [5:0] shl_ln1503_3_fu_1320_p2;
wire   [6:0] zext_ln209_6_fu_1326_p1;
wire   [6:0] zext_ln209_7_fu_1330_p1;
wire   [2:0] lshr_ln2_fu_1359_p4;
wire   [4:0] or_ln555_fu_1377_p2;
wire   [29:0] tmp_3_fu_1395_p8;
wire   [7:0] zext_ln555_6_fu_1426_p1;
wire   [7:0] zext_ln555_5_fu_1422_p1;
wire   [7:0] zext_ln555_4_fu_1418_p1;
wire   [30:0] tmp_7_fu_1430_p5;
wire   [29:0] tmp_4_fu_1447_p8;
wire   [7:0] zext_ln555_9_fu_1478_p1;
wire   [7:0] zext_ln555_8_fu_1474_p1;
wire   [7:0] zext_ln555_7_fu_1470_p1;
wire   [30:0] tmp_8_fu_1482_p5;
wire   [4:0] or_ln555_1_fu_1499_p2;
wire   [4:0] or_ln555_2_fu_1517_p2;
wire   [29:0] tmp_5_fu_1541_p8;
wire   [29:0] tmp_6_fu_1564_p8;
wire   [7:0] zext_ln555_12_fu_1593_p1;
wire   [7:0] zext_ln555_11_fu_1590_p1;
wire   [7:0] zext_ln555_10_fu_1587_p1;
wire   [30:0] tmp_9_fu_1596_p5;
wire   [7:0] zext_ln555_15_fu_1618_p1;
wire   [7:0] zext_ln555_14_fu_1615_p1;
wire   [7:0] zext_ln555_13_fu_1612_p1;
wire   [30:0] tmp_s_fu_1621_p5;
wire    ap_CS_fsm_state16;
reg   [9:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
end

estimate_FR_2_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
estimate_FR_2_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .inputs_0_address0(inputs_0_address0),
    .inputs_0_ce0(inputs_0_ce0),
    .inputs_0_q0(inputs_0_q0),
    .inputs_1_address0(inputs_1_address0),
    .inputs_1_ce0(inputs_1_ce0),
    .inputs_1_q0(inputs_1_q0),
    .inputs_2_address0(inputs_2_address0),
    .inputs_2_ce0(inputs_2_ce0),
    .inputs_2_q0(inputs_2_q0),
    .inputs_3_address0(inputs_3_address0),
    .inputs_3_ce0(inputs_3_ce0),
    .inputs_3_q0(inputs_3_q0),
    .counts_0_address0(counts_0_address0),
    .counts_0_ce0(counts_0_ce0),
    .counts_0_we0(counts_0_we0),
    .counts_0_d0(counts_0_d0),
    .counts_0_q0(counts_0_q0),
    .counts_1_address0(counts_1_address0),
    .counts_1_ce0(counts_1_ce0),
    .counts_1_we0(counts_1_we0),
    .counts_1_d0(counts_1_d0),
    .counts_1_q0(counts_1_q0),
    .counts_2_address0(counts_2_address0),
    .counts_2_ce0(counts_2_ce0),
    .counts_2_we0(counts_2_we0),
    .counts_2_d0(counts_2_d0),
    .counts_2_q0(counts_2_q0),
    .counts_3_address0(counts_3_address0),
    .counts_3_ce0(counts_3_ce0),
    .counts_3_we0(counts_3_we0),
    .counts_3_d0(counts_3_d0),
    .counts_3_q0(counts_3_q0),
    .outputs_0_address0(outputs_0_address0),
    .outputs_0_ce0(outputs_0_ce0),
    .outputs_0_we0(outputs_0_we0),
    .outputs_0_d0(outputs_0_d0),
    .outputs_1_address0(outputs_1_address0),
    .outputs_1_ce0(outputs_1_ce0),
    .outputs_1_we0(outputs_1_we0),
    .outputs_1_d0(outputs_1_d0),
    .outputs_2_address0(outputs_2_address0),
    .outputs_2_ce0(outputs_2_ce0),
    .outputs_2_we0(outputs_2_we0),
    .outputs_2_d0(outputs_2_d0),
    .outputs_3_address0(outputs_3_address0),
    .outputs_3_ce0(outputs_3_ce0),
    .outputs_3_we0(outputs_3_we0),
    .outputs_3_d0(outputs_3_d0)
);

estimate_FR_2_cnt_0_V #(
    .DataWidth( 6 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
cnt_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cnt_0_V_address0),
    .ce0(cnt_0_V_ce0),
    .we0(cnt_0_V_we0),
    .d0(cnt_0_V_d0),
    .q0(cnt_0_V_q0),
    .address1(cnt_0_V_address1),
    .ce1(cnt_0_V_ce1),
    .we1(cnt_0_V_we1),
    .d1(cnt_0_V_d1),
    .q1(cnt_0_V_q1)
);

estimate_FR_2_cnt_0_V #(
    .DataWidth( 6 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
cnt_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cnt_1_V_address0),
    .ce0(cnt_1_V_ce0),
    .we0(cnt_1_V_we0),
    .d0(cnt_1_V_d0),
    .q0(cnt_1_V_q0),
    .address1(cnt_1_V_address1),
    .ce1(cnt_1_V_ce1),
    .we1(cnt_1_V_we1),
    .d1(cnt_1_V_d1),
    .q1(cnt_1_V_q1)
);

estimate_FR_2_cnt_0_V #(
    .DataWidth( 6 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
cnt_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cnt_2_V_address0),
    .ce0(cnt_2_V_ce0),
    .we0(cnt_2_V_we0),
    .d0(cnt_2_V_d0),
    .q0(cnt_2_V_q0),
    .address1(cnt_2_V_address1),
    .ce1(cnt_2_V_ce1),
    .we1(cnt_2_V_we1),
    .d1(cnt_2_V_d1),
    .q1(cnt_2_V_q1)
);

estimate_FR_2_cnt_0_V #(
    .DataWidth( 6 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
cnt_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cnt_3_V_address0),
    .ce0(cnt_3_V_ce0),
    .we0(cnt_3_V_we0),
    .d0(cnt_3_V_d0),
    .q0(cnt_3_V_q0),
    .address1(cnt_3_V_address1),
    .ce1(cnt_3_V_ce1),
    .we1(cnt_3_V_we1),
    .d1(cnt_3_V_d1),
    .q1(cnt_3_V_q1)
);

estimate_FR_2_FR_0_V #(
    .DataWidth( 7 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
FR_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FR_0_V_address0),
    .ce0(FR_0_V_ce0),
    .we0(FR_0_V_we0),
    .d0(FR_0_V_d0),
    .q0(FR_0_V_q0),
    .address1(FR_0_V_address1),
    .ce1(FR_0_V_ce1),
    .q1(FR_0_V_q1)
);

estimate_FR_2_FR_0_V #(
    .DataWidth( 7 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
FR_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FR_1_V_address0),
    .ce0(FR_1_V_ce0),
    .we0(FR_1_V_we0),
    .d0(FR_1_V_d0),
    .q0(FR_1_V_q0),
    .address1(FR_1_V_address1),
    .ce1(FR_1_V_ce1),
    .q1(FR_1_V_q1)
);

estimate_FR_2_FR_0_V #(
    .DataWidth( 7 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
FR_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FR_2_V_address0),
    .ce0(FR_2_V_ce0),
    .we0(FR_2_V_we0),
    .d0(FR_2_V_d0),
    .q0(FR_2_V_q0),
    .address1(FR_2_V_address1),
    .ce1(FR_2_V_ce1),
    .q1(FR_2_V_q1)
);

estimate_FR_2_FR_0_V #(
    .DataWidth( 7 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
FR_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(FR_3_V_address0),
    .ce0(FR_3_V_ce0),
    .we0(FR_3_V_we0),
    .d0(FR_3_V_d0),
    .q0(FR_3_V_q0),
    .address1(FR_3_V_address1),
    .ce1(FR_3_V_ce1),
    .q1(FR_3_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state6) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state12) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage1_subdone) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_0_0_reg_906 <= 7'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln19_reg_1716 == 1'd0))) begin
        i_0_0_reg_906 <= add_ln19_reg_1756;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_1637 == 1'd0))) begin
        j_0_0_reg_882 <= add_ln12_reg_1711;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_0_0_reg_882 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        k_0_0_reg_917 <= 5'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln31_reg_1834 == 1'd0))) begin
        k_0_0_reg_917 <= add_ln31_reg_2010;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (p_090_0217_0_reg_894 == 1'd1))) begin
        FR_0_V_load_2_reg_2015 <= FR_0_V_q1;
        FR_0_V_load_3_reg_2035 <= FR_0_V_q0;
        FR_1_V_load_2_reg_2020 <= FR_1_V_q1;
        FR_1_V_load_3_reg_2040 <= FR_1_V_q0;
        FR_2_V_load_2_reg_2025 <= FR_2_V_q1;
        FR_2_V_load_3_reg_2045 <= FR_2_V_q0;
        FR_3_V_load_2_reg_2030 <= FR_3_V_q1;
        FR_3_V_load_3_reg_2050 <= FR_3_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_1637 == 1'd0))) begin
        add_ln12_reg_1711 <= add_ln12_fu_1131_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln19_fu_1151_p2 == 1'd0))) begin
        add_ln19_reg_1756 <= add_ln19_fu_1175_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln31_reg_1834 == 1'd0))) begin
        add_ln31_reg_2010 <= add_ln31_fu_1535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (trunc_ln301_11_fu_1181_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln19_reg_1716 == 1'd0))) begin
        cnt_0_V_addr_5_reg_1769 <= zext_ln20_reg_1720;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_reg_1765 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_0_V_addr_6_reg_1814 <= zext_ln20_reg_1720_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln301_12_fu_1193_p1 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln19_reg_1716 == 1'd0))) begin
        cnt_1_V_addr_6_reg_1782 <= zext_ln20_reg_1720;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_11_reg_1778 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_1_V_addr_7_reg_1819 <= zext_ln20_reg_1720_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln301_13_fu_1205_p1 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln19_reg_1716 == 1'd0))) begin
        cnt_2_V_addr_7_reg_1795 <= zext_ln20_reg_1720;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_reg_1791 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_2_V_addr_8_reg_1824 <= zext_ln20_reg_1720_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln301_14_fu_1217_p1 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln19_reg_1716 == 1'd0))) begin
        cnt_3_V_addr_8_reg_1809 <= zext_ln20_reg_1720;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_1804 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_3_V_addr_9_reg_1829 <= zext_ln20_reg_1720_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln12_reg_1637 <= icmp_ln12_fu_929_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln19_reg_1716 <= icmp_ln19_fu_1151_p2;
        icmp_ln19_reg_1716_pp1_iter1_reg <= icmp_ln19_reg_1716;
        zext_ln20_reg_1720_pp1_iter1_reg[4 : 0] <= zext_ln20_reg_1720[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln31_reg_1834 <= icmp_ln31_fu_1341_p2;
        zext_ln36_1_reg_1858_pp2_iter1_reg[2 : 0] <= zext_ln36_1_reg_1858[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_1637 == 1'd0))) begin
        or_ln321_1_reg_1666[0] <= or_ln321_1_fu_1055_p2[0];
or_ln321_1_reg_1666[4 : 2] <= or_ln321_1_fu_1055_p2[4 : 2];
        or_ln321_2_reg_1691[4 : 2] <= or_ln321_2_fu_1095_p2[4 : 2];
        trunc_ln301_10_reg_1701 <= {{counts_3_q0[21:16]}};
        trunc_ln301_6_reg_1661 <= trunc_ln301_6_fu_1051_p1;
        trunc_ln301_7_reg_1671 <= {{counts_2_q0[13:8]}};
        trunc_ln301_8_reg_1676 <= {{counts_2_q0[21:16]}};
        trunc_ln301_9_reg_1686 <= trunc_ln301_9_fu_1091_p1;
        trunc_ln301_s_reg_1696 <= {{counts_3_q0[13:8]}};
        trunc_ln302_2_reg_1681 <= {{counts_2_q0[29:24]}};
        trunc_ln302_3_reg_1706 <= {{counts_3_q0[29:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln19_reg_1716_pp1_iter1_reg == 1'd0))) begin
        p_090_0217_0_reg_894 <= tmp_13_reg_1804_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln19_reg_1716 == 1'd0))) begin
        tmp_10_reg_1765 <= inputs_0_q0[32'd1];
        tmp_11_reg_1778 <= inputs_1_q0[32'd1];
        tmp_12_reg_1791 <= inputs_2_q0[32'd1];
        trunc_ln301_11_reg_1761 <= trunc_ln301_11_fu_1181_p1;
        trunc_ln301_12_reg_1774 <= trunc_ln301_12_fu_1193_p1;
        trunc_ln301_13_reg_1787 <= trunc_ln301_13_fu_1205_p1;
        trunc_ln301_14_reg_1800 <= trunc_ln301_14_fu_1217_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_10_reg_1765_pp1_iter1_reg <= tmp_10_reg_1765;
        tmp_11_reg_1778_pp1_iter1_reg <= tmp_11_reg_1778;
        tmp_12_reg_1791_pp1_iter1_reg <= tmp_12_reg_1791;
        tmp_13_reg_1804_pp1_iter1_reg <= tmp_13_reg_1804;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln19_reg_1716 == 1'd0))) begin
        tmp_13_reg_1804 <= inputs_3_q0[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln19_fu_1151_p2 == 1'd0))) begin
        zext_ln20_reg_1720[4 : 0] <= zext_ln20_fu_1167_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln31_fu_1341_p2 == 1'd0))) begin
        zext_ln36_1_reg_1858[2 : 0] <= zext_ln36_1_fu_1369_p1[2 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        FR_0_V_address0 = zext_ln555_3_fu_1523_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        FR_0_V_address0 = zext_ln555_fu_1347_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_0_V_address0 = zext_ln20_reg_1720_pp1_iter1_reg;
    end else begin
        FR_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            FR_0_V_address1 = zext_ln555_2_fu_1505_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            FR_0_V_address1 = zext_ln555_1_fu_1383_p1;
        end else begin
            FR_0_V_address1 = 'bx;
        end
    end else begin
        FR_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        FR_0_V_ce0 = 1'b1;
    end else begin
        FR_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        FR_0_V_ce1 = 1'b1;
    end else begin
        FR_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_10_reg_1765_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_0_V_we0 = 1'b1;
    end else begin
        FR_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        FR_1_V_address0 = zext_ln555_3_fu_1523_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        FR_1_V_address0 = zext_ln555_fu_1347_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_1_V_address0 = zext_ln20_reg_1720_pp1_iter1_reg;
    end else begin
        FR_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            FR_1_V_address1 = zext_ln555_2_fu_1505_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            FR_1_V_address1 = zext_ln555_1_fu_1383_p1;
        end else begin
            FR_1_V_address1 = 'bx;
        end
    end else begin
        FR_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        FR_1_V_ce0 = 1'b1;
    end else begin
        FR_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        FR_1_V_ce1 = 1'b1;
    end else begin
        FR_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_11_reg_1778_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_1_V_we0 = 1'b1;
    end else begin
        FR_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        FR_2_V_address0 = zext_ln555_3_fu_1523_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        FR_2_V_address0 = zext_ln555_fu_1347_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_2_V_address0 = zext_ln20_reg_1720_pp1_iter1_reg;
    end else begin
        FR_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            FR_2_V_address1 = zext_ln555_2_fu_1505_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            FR_2_V_address1 = zext_ln555_1_fu_1383_p1;
        end else begin
            FR_2_V_address1 = 'bx;
        end
    end else begin
        FR_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        FR_2_V_ce0 = 1'b1;
    end else begin
        FR_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        FR_2_V_ce1 = 1'b1;
    end else begin
        FR_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_12_reg_1791_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_2_V_we0 = 1'b1;
    end else begin
        FR_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        FR_3_V_address0 = zext_ln555_3_fu_1523_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        FR_3_V_address0 = zext_ln555_fu_1347_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_3_V_address0 = zext_ln20_reg_1720_pp1_iter1_reg;
    end else begin
        FR_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            FR_3_V_address1 = zext_ln555_2_fu_1505_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            FR_3_V_address1 = zext_ln555_1_fu_1383_p1;
        end else begin
            FR_3_V_address1 = 'bx;
        end
    end else begin
        FR_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        FR_3_V_ce0 = 1'b1;
    end else begin
        FR_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        FR_3_V_ce1 = 1'b1;
    end else begin
        FR_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_13_reg_1804_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FR_3_V_we0 = 1'b1;
    end else begin
        FR_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln12_fu_929_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln19_fu_1151_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln31_fu_1341_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln19_reg_1716 == 1'd0))) begin
        ap_phi_mux_i_0_0_phi_fu_910_p4 = add_ln19_reg_1756;
    end else begin
        ap_phi_mux_i_0_0_phi_fu_910_p4 = i_0_0_reg_906;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln12_reg_1637 == 1'd0))) begin
        ap_phi_mux_j_0_0_phi_fu_886_p4 = add_ln12_reg_1711;
    end else begin
        ap_phi_mux_j_0_0_phi_fu_886_p4 = j_0_0_reg_882;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln31_reg_1834 == 1'd0))) begin
        ap_phi_mux_k_0_0_phi_fu_921_p4 = add_ln31_reg_2010;
    end else begin
        ap_phi_mux_k_0_0_phi_fu_921_p4 = k_0_0_reg_917;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        cnt_0_V_address0 = zext_ln555_2_fu_1505_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_0_V_address0 = zext_ln555_fu_1347_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_0_V_address0 = cnt_0_V_addr_5_reg_1769;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cnt_0_V_address0 = zext_ln20_reg_1720;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_0_V_address0 = zext_ln321_2_fu_1137_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_0_V_address0 = zext_ln321_fu_958_p1;
    end else begin
        cnt_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        cnt_0_V_address1 = zext_ln555_3_fu_1523_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_0_V_address1 = zext_ln555_1_fu_1383_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_0_V_address1 = cnt_0_V_addr_6_reg_1814;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_0_V_address1 = zext_ln20_reg_1720_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_0_V_address1 = zext_ln321_3_fu_1144_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_0_V_address1 = zext_ln321_1_fu_1010_p1;
    end else begin
        cnt_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cnt_0_V_ce0 = 1'b1;
    end else begin
        cnt_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cnt_0_V_ce1 = 1'b1;
    end else begin
        cnt_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_0_V_d0 = add_ln700_fu_1229_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_0_V_d0 = trunc_ln301_6_reg_1661;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_0_V_d0 = trunc_ln301_fu_953_p1;
    end else begin
        cnt_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_0_V_d1 = 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_0_V_d1 = trunc_ln301_9_reg_1686;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_0_V_d1 = trunc_ln301_3_fu_999_p1;
    end else begin
        cnt_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln301_11_reg_1761 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_1637 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_1637 == 1'd0)))) begin
        cnt_0_V_we0 = 1'b1;
    end else begin
        cnt_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_10_reg_1765_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_1637 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_1637 == 1'd0)))) begin
        cnt_0_V_we1 = 1'b1;
    end else begin
        cnt_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        cnt_1_V_address0 = zext_ln555_2_fu_1505_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_1_V_address0 = zext_ln555_fu_1347_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_1_V_address0 = cnt_1_V_addr_6_reg_1782;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cnt_1_V_address0 = zext_ln20_reg_1720;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_1_V_address0 = zext_ln321_2_fu_1137_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_1_V_address0 = zext_ln321_fu_958_p1;
    end else begin
        cnt_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        cnt_1_V_address1 = zext_ln555_3_fu_1523_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_1_V_address1 = zext_ln555_1_fu_1383_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_1_V_address1 = cnt_1_V_addr_7_reg_1819;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_1_V_address1 = zext_ln20_reg_1720_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_1_V_address1 = zext_ln321_3_fu_1144_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_1_V_address1 = zext_ln321_1_fu_1010_p1;
    end else begin
        cnt_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cnt_1_V_ce0 = 1'b1;
    end else begin
        cnt_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cnt_1_V_ce1 = 1'b1;
    end else begin
        cnt_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_1_V_d0 = add_ln700_1_fu_1236_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_1_V_d0 = trunc_ln301_7_reg_1671;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_1_V_d0 = {{counts_0_q0[13:8]}};
    end else begin
        cnt_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_1_V_d1 = 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_1_V_d1 = trunc_ln301_s_reg_1696;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_1_V_d1 = {{counts_1_q0[13:8]}};
    end else begin
        cnt_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln301_12_reg_1774 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_1637 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_1637 == 1'd0)))) begin
        cnt_1_V_we0 = 1'b1;
    end else begin
        cnt_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_11_reg_1778_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_1637 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_1637 == 1'd0)))) begin
        cnt_1_V_we1 = 1'b1;
    end else begin
        cnt_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        cnt_2_V_address0 = zext_ln555_2_fu_1505_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_2_V_address0 = zext_ln555_fu_1347_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_2_V_address0 = cnt_2_V_addr_7_reg_1795;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cnt_2_V_address0 = zext_ln20_reg_1720;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_2_V_address0 = zext_ln321_2_fu_1137_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_2_V_address0 = zext_ln321_fu_958_p1;
    end else begin
        cnt_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        cnt_2_V_address1 = zext_ln555_3_fu_1523_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_2_V_address1 = zext_ln555_1_fu_1383_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_2_V_address1 = cnt_2_V_addr_8_reg_1824;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_2_V_address1 = zext_ln20_reg_1720_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_2_V_address1 = zext_ln321_3_fu_1144_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_2_V_address1 = zext_ln321_1_fu_1010_p1;
    end else begin
        cnt_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cnt_2_V_ce0 = 1'b1;
    end else begin
        cnt_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cnt_2_V_ce1 = 1'b1;
    end else begin
        cnt_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_2_V_d0 = add_ln700_2_fu_1243_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_2_V_d0 = trunc_ln301_8_reg_1676;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_2_V_d0 = {{counts_0_q0[21:16]}};
    end else begin
        cnt_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_2_V_d1 = 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_2_V_d1 = trunc_ln301_10_reg_1701;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_2_V_d1 = {{counts_1_q0[21:16]}};
    end else begin
        cnt_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln301_13_reg_1787 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_1637 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_1637 == 1'd0)))) begin
        cnt_2_V_we0 = 1'b1;
    end else begin
        cnt_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_12_reg_1791_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_1637 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_1637 == 1'd0)))) begin
        cnt_2_V_we1 = 1'b1;
    end else begin
        cnt_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        cnt_3_V_address0 = zext_ln555_2_fu_1505_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_3_V_address0 = zext_ln555_fu_1347_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_3_V_address0 = cnt_3_V_addr_8_reg_1809;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cnt_3_V_address0 = zext_ln20_reg_1720;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_3_V_address0 = zext_ln321_2_fu_1137_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_3_V_address0 = zext_ln321_fu_958_p1;
    end else begin
        cnt_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        cnt_3_V_address1 = zext_ln555_3_fu_1523_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        cnt_3_V_address1 = zext_ln555_1_fu_1383_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_3_V_address1 = cnt_3_V_addr_9_reg_1829;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cnt_3_V_address1 = zext_ln20_reg_1720_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_3_V_address1 = zext_ln321_3_fu_1144_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_3_V_address1 = zext_ln321_1_fu_1010_p1;
    end else begin
        cnt_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cnt_3_V_ce0 = 1'b1;
    end else begin
        cnt_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cnt_3_V_ce1 = 1'b1;
    end else begin
        cnt_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_3_V_d0 = add_ln700_3_fu_1250_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_3_V_d0 = trunc_ln302_2_reg_1681;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_3_V_d0 = {{counts_0_q0[29:24]}};
    end else begin
        cnt_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cnt_3_V_d1 = 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cnt_3_V_d1 = trunc_ln302_3_reg_1706;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cnt_3_V_d1 = {{counts_1_q0[29:24]}};
    end else begin
        cnt_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln301_14_reg_1800 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_1637 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_1637 == 1'd0)))) begin
        cnt_3_V_we0 = 1'b1;
    end else begin
        cnt_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_13_reg_1804_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln12_reg_1637 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln12_reg_1637 == 1'd0)))) begin
        cnt_3_V_we1 = 1'b1;
    end else begin
        cnt_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        counts_0_address0 = zext_ln36_1_reg_1858;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        counts_0_address0 = zext_ln13_fu_945_p1;
    end else begin
        counts_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        counts_0_ce0 = 1'b1;
    end else begin
        counts_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln31_reg_1834 == 1'd0))) begin
        counts_0_we0 = 1'b1;
    end else begin
        counts_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        counts_1_address0 = zext_ln36_1_reg_1858;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        counts_1_address0 = zext_ln13_fu_945_p1;
    end else begin
        counts_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        counts_1_ce0 = 1'b1;
    end else begin
        counts_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln31_reg_1834 == 1'd0))) begin
        counts_1_we0 = 1'b1;
    end else begin
        counts_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        counts_2_address0 = zext_ln36_1_reg_1858;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        counts_2_address0 = zext_ln13_fu_945_p1;
    end else begin
        counts_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        counts_2_ce0 = 1'b1;
    end else begin
        counts_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        counts_2_we0 = 1'b1;
    end else begin
        counts_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        counts_3_address0 = zext_ln36_1_reg_1858;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        counts_3_address0 = zext_ln13_fu_945_p1;
    end else begin
        counts_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        counts_3_ce0 = 1'b1;
    end else begin
        counts_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        counts_3_we0 = 1'b1;
    end else begin
        counts_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        inputs_0_ce0 = 1'b1;
    end else begin
        inputs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        inputs_1_ce0 = 1'b1;
    end else begin
        inputs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        inputs_2_ce0 = 1'b1;
    end else begin
        inputs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        inputs_3_ce0 = 1'b1;
    end else begin
        inputs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            outputs_0_address0 = zext_ln36_1_reg_1858;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            outputs_0_address0 = zext_ln36_1_fu_1369_p1;
        end else begin
            outputs_0_address0 = 'bx;
        end
    end else begin
        outputs_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_0_ce0 = 1'b1;
    end else begin
        outputs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            outputs_0_d0 = zext_ln42_fu_1442_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            outputs_0_d0 = 32'd1;
        end else begin
            outputs_0_d0 = 'bx;
        end
    end else begin
        outputs_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln31_reg_1834 == 1'd0) & (p_090_0217_0_reg_894 == 1'd1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln31_fu_1341_p2 == 1'd0) & (p_090_0217_0_reg_894 == 1'd0)))) begin
        outputs_0_we0 = 1'b1;
    end else begin
        outputs_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            outputs_1_address0 = zext_ln36_1_reg_1858;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            outputs_1_address0 = zext_ln36_1_fu_1369_p1;
        end else begin
            outputs_1_address0 = 'bx;
        end
    end else begin
        outputs_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_1_ce0 = 1'b1;
    end else begin
        outputs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            outputs_1_d0 = zext_ln42_1_fu_1494_p1;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            outputs_1_d0 = 32'd1;
        end else begin
            outputs_1_d0 = 'bx;
        end
    end else begin
        outputs_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln31_reg_1834 == 1'd0) & (p_090_0217_0_reg_894 == 1'd1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln31_fu_1341_p2 == 1'd0) & (p_090_0217_0_reg_894 == 1'd0)))) begin
        outputs_1_we0 = 1'b1;
    end else begin
        outputs_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        outputs_2_address0 = zext_ln36_1_reg_1858_pp2_iter1_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        outputs_2_address0 = zext_ln36_1_fu_1369_p1;
    end else begin
        outputs_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_2_ce0 = 1'b1;
    end else begin
        outputs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        outputs_2_d0 = zext_ln42_2_fu_1607_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        outputs_2_d0 = 32'd1;
    end else begin
        outputs_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (p_090_0217_0_reg_894 == 1'd1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln31_fu_1341_p2 == 1'd0) & (p_090_0217_0_reg_894 == 1'd0)))) begin
        outputs_2_we0 = 1'b1;
    end else begin
        outputs_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        outputs_3_address0 = zext_ln36_1_reg_1858_pp2_iter1_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        outputs_3_address0 = zext_ln36_1_fu_1369_p1;
    end else begin
        outputs_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        outputs_3_ce0 = 1'b1;
    end else begin
        outputs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        outputs_3_d0 = zext_ln42_3_fu_1632_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        outputs_3_d0 = 32'd1;
    end else begin
        outputs_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (p_090_0217_0_reg_894 == 1'd1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln31_fu_1341_p2 == 1'd0) & (p_090_0217_0_reg_894 == 1'd0)))) begin
        outputs_3_we0 = 1'b1;
    end else begin
        outputs_3_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_fu_929_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_fu_929_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln19_fu_1151_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if ((((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln19_fu_1151_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln31_fu_1341_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln31_fu_1341_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((~((1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FR_0_V_d0 = (zext_ln209_fu_1263_p1 + zext_ln209_1_fu_1267_p1);

assign FR_1_V_d0 = (zext_ln209_2_fu_1284_p1 + zext_ln209_3_fu_1288_p1);

assign FR_2_V_d0 = (zext_ln209_4_fu_1305_p1 + zext_ln209_5_fu_1309_p1);

assign FR_3_V_d0 = (zext_ln209_6_fu_1326_p1 + zext_ln209_7_fu_1330_p1);

assign add_ln12_fu_1131_p2 = (5'd4 + j_0_0_reg_882);

assign add_ln19_fu_1175_p2 = (ap_phi_mux_i_0_0_phi_fu_910_p4 + 7'd4);

assign add_ln31_fu_1535_p2 = (k_0_0_reg_917 + 5'd4);

assign add_ln700_1_fu_1236_p2 = (cnt_1_V_q0 + 6'd1);

assign add_ln700_2_fu_1243_p2 = (cnt_2_V_q0 + 6'd1);

assign add_ln700_3_fu_1250_p2 = (cnt_3_V_q0 + 6'd1);

assign add_ln700_fu_1229_p2 = (cnt_0_V_q0 + 6'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign counts_0_d0 = tmp_3_fu_1395_p8;

assign counts_1_d0 = tmp_4_fu_1447_p8;

assign counts_2_d0 = tmp_5_fu_1541_p8;

assign counts_3_d0 = tmp_6_fu_1564_p8;

assign icmp_ln12_fu_929_p2 = ((ap_phi_mux_j_0_0_phi_fu_886_p4 == 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln19_fu_1151_p2 = ((ap_phi_mux_i_0_0_phi_fu_910_p4 == 7'd96) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_1341_p2 = ((ap_phi_mux_k_0_0_phi_fu_921_p4 == 5'd24) ? 1'b1 : 1'b0);

assign inputs_0_address0 = zext_ln20_fu_1167_p1;

assign inputs_1_address0 = zext_ln20_fu_1167_p1;

assign inputs_2_address0 = zext_ln20_fu_1167_p1;

assign inputs_3_address0 = zext_ln20_fu_1167_p1;

assign lshr_ln1_fu_1157_p4 = {{ap_phi_mux_i_0_0_phi_fu_910_p4[6:2]}};

assign lshr_ln2_fu_1359_p4 = {{ap_phi_mux_k_0_0_phi_fu_921_p4[4:2]}};

assign lshr_ln_fu_935_p4 = {{ap_phi_mux_j_0_0_phi_fu_886_p4[4:2]}};

assign or_ln321_1_fu_1055_p2 = (j_0_0_reg_882 | 5'd2);

assign or_ln321_2_fu_1095_p2 = (j_0_0_reg_882 | 5'd3);

assign or_ln321_fu_1004_p2 = (j_0_0_reg_882 | 5'd1);

assign or_ln555_1_fu_1499_p2 = (k_0_0_reg_917 | 5'd2);

assign or_ln555_2_fu_1517_p2 = (k_0_0_reg_917 | 5'd3);

assign or_ln555_fu_1377_p2 = (ap_phi_mux_k_0_0_phi_fu_921_p4 | 5'd1);

assign shl_ln1503_1_fu_1278_p2 = cnt_1_V_q1 << 6'd2;

assign shl_ln1503_2_fu_1299_p2 = cnt_2_V_q1 << 6'd2;

assign shl_ln1503_3_fu_1320_p2 = cnt_3_V_q1 << 6'd2;

assign shl_ln1503_fu_1257_p2 = cnt_0_V_q1 << 6'd2;

assign tmp_3_fu_1395_p8 = {{{{{{{cnt_3_V_q0}, {2'd0}}, {cnt_2_V_q0}}, {2'd0}}, {cnt_1_V_q0}}, {2'd0}}, {cnt_0_V_q0}};

assign tmp_4_fu_1447_p8 = {{{{{{{cnt_3_V_q1}, {2'd0}}, {cnt_2_V_q1}}, {2'd0}}, {cnt_1_V_q1}}, {2'd0}}, {cnt_0_V_q1}};

assign tmp_5_fu_1541_p8 = {{{{{{{cnt_3_V_q0}, {2'd0}}, {cnt_2_V_q0}}, {2'd0}}, {cnt_1_V_q0}}, {2'd0}}, {cnt_0_V_q0}};

assign tmp_6_fu_1564_p8 = {{{{{{{cnt_3_V_q1}, {2'd0}}, {cnt_2_V_q1}}, {2'd0}}, {cnt_1_V_q1}}, {2'd0}}, {cnt_0_V_q1}};

assign tmp_7_fu_1430_p5 = {{{{FR_3_V_q0}, {zext_ln555_6_fu_1426_p1}}, {zext_ln555_5_fu_1422_p1}}, {zext_ln555_4_fu_1418_p1}};

assign tmp_8_fu_1482_p5 = {{{{FR_3_V_q1}, {zext_ln555_9_fu_1478_p1}}, {zext_ln555_8_fu_1474_p1}}, {zext_ln555_7_fu_1470_p1}};

assign tmp_9_fu_1596_p5 = {{{{FR_3_V_load_2_reg_2030}, {zext_ln555_12_fu_1593_p1}}, {zext_ln555_11_fu_1590_p1}}, {zext_ln555_10_fu_1587_p1}};

assign tmp_s_fu_1621_p5 = {{{{FR_3_V_load_3_reg_2050}, {zext_ln555_15_fu_1618_p1}}, {zext_ln555_14_fu_1615_p1}}, {zext_ln555_13_fu_1612_p1}};

assign trunc_ln301_11_fu_1181_p1 = inputs_0_q0[0:0];

assign trunc_ln301_12_fu_1193_p1 = inputs_1_q0[0:0];

assign trunc_ln301_13_fu_1205_p1 = inputs_2_q0[0:0];

assign trunc_ln301_14_fu_1217_p1 = inputs_3_q0[0:0];

assign trunc_ln301_3_fu_999_p1 = counts_1_q0[5:0];

assign trunc_ln301_6_fu_1051_p1 = counts_2_q0[5:0];

assign trunc_ln301_9_fu_1091_p1 = counts_3_q0[5:0];

assign trunc_ln301_fu_953_p1 = counts_0_q0[5:0];

assign zext_ln13_fu_945_p1 = lshr_ln_fu_935_p4;

assign zext_ln209_1_fu_1267_p1 = cnt_0_V_q1;

assign zext_ln209_2_fu_1284_p1 = shl_ln1503_1_fu_1278_p2;

assign zext_ln209_3_fu_1288_p1 = cnt_1_V_q1;

assign zext_ln209_4_fu_1305_p1 = shl_ln1503_2_fu_1299_p2;

assign zext_ln209_5_fu_1309_p1 = cnt_2_V_q1;

assign zext_ln209_6_fu_1326_p1 = shl_ln1503_3_fu_1320_p2;

assign zext_ln209_7_fu_1330_p1 = cnt_3_V_q1;

assign zext_ln209_fu_1263_p1 = shl_ln1503_fu_1257_p2;

assign zext_ln20_fu_1167_p1 = lshr_ln1_fu_1157_p4;

assign zext_ln321_1_fu_1010_p1 = or_ln321_fu_1004_p2;

assign zext_ln321_2_fu_1137_p1 = or_ln321_1_reg_1666;

assign zext_ln321_3_fu_1144_p1 = or_ln321_2_reg_1691;

assign zext_ln321_fu_958_p1 = j_0_0_reg_882;

assign zext_ln36_1_fu_1369_p1 = lshr_ln2_fu_1359_p4;

assign zext_ln42_1_fu_1494_p1 = tmp_8_fu_1482_p5;

assign zext_ln42_2_fu_1607_p1 = tmp_9_fu_1596_p5;

assign zext_ln42_3_fu_1632_p1 = tmp_s_fu_1621_p5;

assign zext_ln42_fu_1442_p1 = tmp_7_fu_1430_p5;

assign zext_ln555_10_fu_1587_p1 = FR_0_V_load_2_reg_2015;

assign zext_ln555_11_fu_1590_p1 = FR_1_V_load_2_reg_2020;

assign zext_ln555_12_fu_1593_p1 = FR_2_V_load_2_reg_2025;

assign zext_ln555_13_fu_1612_p1 = FR_0_V_load_3_reg_2035;

assign zext_ln555_14_fu_1615_p1 = FR_1_V_load_3_reg_2040;

assign zext_ln555_15_fu_1618_p1 = FR_2_V_load_3_reg_2045;

assign zext_ln555_1_fu_1383_p1 = or_ln555_fu_1377_p2;

assign zext_ln555_2_fu_1505_p1 = or_ln555_1_fu_1499_p2;

assign zext_ln555_3_fu_1523_p1 = or_ln555_2_fu_1517_p2;

assign zext_ln555_4_fu_1418_p1 = FR_0_V_q0;

assign zext_ln555_5_fu_1422_p1 = FR_1_V_q0;

assign zext_ln555_6_fu_1426_p1 = FR_2_V_q0;

assign zext_ln555_7_fu_1470_p1 = FR_0_V_q1;

assign zext_ln555_8_fu_1474_p1 = FR_1_V_q1;

assign zext_ln555_9_fu_1478_p1 = FR_2_V_q1;

assign zext_ln555_fu_1347_p1 = ap_phi_mux_k_0_0_phi_fu_921_p4;

always @ (posedge ap_clk) begin
    or_ln321_1_reg_1666[1] <= 1'b1;
    or_ln321_2_reg_1691[1:0] <= 2'b11;
    zext_ln20_reg_1720[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln20_reg_1720_pp1_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln36_1_reg_1858[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln36_1_reg_1858_pp2_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end

endmodule //estimate_FR_2
