Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  2 22:08:27 2024
| Host         : fortune running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file proc_top_control_sets_placed.rpt
| Design       : proc_top
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           25 |
| No           | No                    | Yes                    |             131 |           42 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             115 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                                                 Enable Signal                                                 |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  damn/u_ad/alucontrol_o_reg[2]/G0 |                                                                                                               |                                                                                                                                                           |                1 |              1 |         1.00 |
|  divi/clk_run_BUFG                |                                                                                                               | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]            |                1 |              2 |         2.00 |
|  divi/clk_run_BUFG                |                                                                                                               | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  damn/u_md/memtoreg__0            |                                                                                                               |                                                                                                                                                           |                1 |              2 |         2.00 |
|  damn/u_md/E[0]                   |                                                                                                               | damn/u_md/AR[0]                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_i_IBUF_BUFG                  |                                                                                                               | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  clk_i_IBUF_BUFG                  |                                                                                                               | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                2 |              2 |         1.00 |
|  divi/clk_run_BUFG                |                                                                                                               | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                2 |              3 |         1.50 |
|  damn/u_md/aluop__0_0             |                                                                                                               |                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_i_IBUF_BUFG                  |                                                                                                               | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  divi/clk_run_BUFG                | u_sys_monitor/pc_run_en                                                                                       | u_sys_monitor/clear                                                                                                                                       |                2 |              6 |         3.00 |
|  clk_i_IBUF_BUFG                  | u_sys_monitor/u_uart_top/inner_rx_ready                                                                       | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                1 |              6 |         6.00 |
|  clk_i_IBUF_BUFG                  |                                                                                                               | divi/count[5]_i_1_n_0                                                                                                                                     |                2 |              7 |         3.50 |
|  clk_i_IBUF_BUFG                  | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]  |                                                                                                                                                           |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG                  | u_sys_monitor/u_uart_top/u_uart_tx/sampleData                                                                 | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                3 |              8 |         2.67 |
|  divi/clk_run_BUFG                |                                                                                                               | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  clk_i_IBUF_BUFG                  |                                                                                                               | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                3 |              9 |         3.00 |
|  divi/clk_run_BUFG                |                                                                                                               | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                4 |             10 |         2.50 |
|  divi/clk_run_BUFG                | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]  | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]            |                3 |             10 |         3.33 |
|  clk_i_IBUF_BUFG                  | u_sys_monitor/u_uart_top/u_uart_rx/reg_bit_count_next                                                         | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |                2 |             11 |         5.50 |
|  clk_i_IBUF_BUFG                  | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]  | u_sys_monitor/u_u2r_cmd_convert/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  divi/clk_run_BUFG                | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                3 |             18 |         6.00 |
|  clk_i_IBUF_BUFG                  | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |               10 |             44 |         4.40 |
|  divi/clk_run_BUFG                |                                                                                                               |                                                                                                                                                           |               10 |             48 |         4.80 |
|  divi/clk_run_BUFG                | u_sys_monitor/u_run_2_uart_clock/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] |                                                                                                                                                           |               12 |             48 |         4.00 |
|  clk_i_IBUF_BUFG                  |                                                                                                               |                                                                                                                                                           |               12 |             49 |         4.08 |
|  clk_i_IBUF_BUFG                  |                                                                                                               | u_sys_monitor/u_uart_top/u_uart_rx/rst_n                                                                                                                  |               25 |             89 |         3.56 |
+-----------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


