- INS: XOR %RAX, %RAX
- SUB: XOR %RAX, %RAX
- REG: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 0, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1, inst: 0

- INS: XOR %RAX, %RAX
- SUB: XOR %RAX, %RAX
- REG: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 0, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2, inst: 0

- INS: XOR %RAX, %RAX
- SUB: XOR %RAX, %RAX
- REG: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 0, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3, inst: 0

- INS: XOR %RAX, %RAX
- SUB: XOR %RAX, %RAX
- REG: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 1, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 4, inst: 1

- INS: LDN #MAX_DIVIDER, #STDIN
- REG: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 1, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 5, inst: 1

- INS: LDN #MAX_DIVIDER, #STDIN
- REG: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 1, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 6, inst: 1

- INS: LDN #MAX_DIVIDER, #STDIN
- REG: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 1, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 7, inst: 1

- INS: LDN #MAX_DIVIDER, #STDIN
- REG: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 2, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 8, inst: 2

- INS: MOV %RAX, #STEP
- REG: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 2, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 9, inst: 2

- INS: MOV %RAX, #STEP
- REG: {'RAX': 2, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 10, inst: 3

- INS: INC %RAX
- REG: {'RAX': 2, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 11, inst: 3

- INS: INC %RAX
- REG: {'RAX': 3, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 12, inst: 4

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 3, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 13, inst: 4

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 3, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 14, inst: 5

- INS: JG .find_number
- REG: {'RAX': 3, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 15, inst: 6

- INS: MOV %RDX, 2
- REG: {'RAX': 3, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 16, inst: 6

- INS: MOV %RDX, 2
- REG: {'RAX': 3, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 17, inst: 7

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 3, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 18, inst: 7

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 3, 'RBX': 3, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 19, inst: 7

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 3, 'RBX': 3, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 20, inst: 7

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 3, 'RBX': 3, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 21, inst: 7

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 3, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 22, inst: 8

- INS: JE .find_prime
- REG: {'RAX': 3, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 23, inst: 9

- INS: INC %RDX
- REG: {'RAX': 3, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 24, inst: 9

- INS: INC %RDX
- REG: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 25, inst: 10

- INS: CMP %RAX, %RDX
- REG: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 26, inst: 10

- INS: CMP %RAX, %RDX
- REG: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 27, inst: 10

- INS: CMP %RAX, %RDX
- REG: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 28, inst: 11

- INS: JE .mul_step
- REG: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 29, inst: 12

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 30, inst: 12

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 31, inst: 12

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 32, inst: 13

- INS: JMP .find_prime
- REG: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 33, inst: 14

- INS: INC %RAX
- REG: {'RAX': 3, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 34, inst: 14

- INS: INC %RAX
- REG: {'RAX': 4, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 35, inst: 15

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 4, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 36, inst: 15

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 4, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 37, inst: 16

- INS: JG .find_number
- REG: {'RAX': 4, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 38, inst: 17

- INS: MOV %RDX, 2
- REG: {'RAX': 4, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 39, inst: 17

- INS: MOV %RDX, 2
- REG: {'RAX': 4, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 40, inst: 18

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 4, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 41, inst: 18

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 4, 'RBX': 4, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 42, inst: 18

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 4, 'RBX': 4, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 43, inst: 18

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 4, 'RBX': 4, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 44, inst: 18

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 4, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 45, inst: 19

- INS: JE .find_prime
- REG: {'RAX': 4, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 46, inst: 20

- INS: INC %RAX
- REG: {'RAX': 4, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 47, inst: 20

- INS: INC %RAX
- REG: {'RAX': 5, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 48, inst: 21

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 5, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 49, inst: 21

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 5, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 50, inst: 22

- INS: JG .find_number
- REG: {'RAX': 5, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 51, inst: 23

- INS: MOV %RDX, 2
- REG: {'RAX': 5, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 52, inst: 23

- INS: MOV %RDX, 2
- REG: {'RAX': 5, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 53, inst: 24

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 5, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 54, inst: 24

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 5, 'RBX': 5, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 55, inst: 24

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 5, 'RBX': 5, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 56, inst: 24

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 5, 'RBX': 5, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 57, inst: 24

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 58, inst: 25

- INS: JE .find_prime
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 59, inst: 26

- INS: INC %RDX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 60, inst: 26

- INS: INC %RDX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 61, inst: 27

- INS: CMP %RAX, %RDX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 62, inst: 27

- INS: CMP %RAX, %RDX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 63, inst: 27

- INS: CMP %RAX, %RDX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 64, inst: 28

- INS: JE .mul_step
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 65, inst: 29

- INS: JMP .check_mod
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 66, inst: 30

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 67, inst: 30

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 5, 'RBX': 5, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 68, inst: 30

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 5, 'RBX': 5, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 69, inst: 30

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 5, 'RBX': 5, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 70, inst: 30

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 5, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 71, inst: 31

- INS: JE .find_prime
- REG: {'RAX': 5, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 72, inst: 32

- INS: INC %RDX
- REG: {'RAX': 5, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 73, inst: 32

- INS: INC %RDX
- REG: {'RAX': 5, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 74, inst: 33

- INS: CMP %RAX, %RDX
- REG: {'RAX': 5, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 75, inst: 33

- INS: CMP %RAX, %RDX
- REG: {'RAX': 5, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 76, inst: 33

- INS: CMP %RAX, %RDX
- REG: {'RAX': 5, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 77, inst: 34

- INS: JE .mul_step
- REG: {'RAX': 5, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 78, inst: 35

- INS: JMP .check_mod
- REG: {'RAX': 5, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 79, inst: 36

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 5, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 80, inst: 36

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 5, 'RBX': 5, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 81, inst: 36

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 5, 'RBX': 5, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 82, inst: 36

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 5, 'RBX': 5, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 83, inst: 36

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 84, inst: 37

- INS: JE .find_prime
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 85, inst: 38

- INS: INC %RDX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 86, inst: 38

- INS: INC %RDX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 87, inst: 39

- INS: CMP %RAX, %RDX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 88, inst: 39

- INS: CMP %RAX, %RDX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 89, inst: 39

- INS: CMP %RAX, %RDX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 90, inst: 40

- INS: JE .mul_step
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 91, inst: 41

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 92, inst: 41

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 93, inst: 41

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 94, inst: 42

- INS: JMP .find_prime
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 95, inst: 43

- INS: INC %RAX
- REG: {'RAX': 5, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 96, inst: 43

- INS: INC %RAX
- REG: {'RAX': 6, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 97, inst: 44

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 6, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 98, inst: 44

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 6, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 99, inst: 45

- INS: JG .find_number
- REG: {'RAX': 6, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 100, inst: 46

- INS: MOV %RDX, 2
- REG: {'RAX': 6, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 101, inst: 46

- INS: MOV %RDX, 2
- REG: {'RAX': 6, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 102, inst: 47

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 6, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 103, inst: 47

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 6, 'RBX': 6, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 104, inst: 47

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 6, 'RBX': 6, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 105, inst: 47

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 6, 'RBX': 6, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 106, inst: 47

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 6, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 107, inst: 48

- INS: JE .find_prime
- REG: {'RAX': 6, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 108, inst: 49

- INS: INC %RAX
- REG: {'RAX': 6, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 109, inst: 49

- INS: INC %RAX
- REG: {'RAX': 7, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 110, inst: 50

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 7, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 111, inst: 50

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 7, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 112, inst: 51

- INS: JG .find_number
- REG: {'RAX': 7, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 113, inst: 52

- INS: MOV %RDX, 2
- REG: {'RAX': 7, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 114, inst: 52

- INS: MOV %RDX, 2
- REG: {'RAX': 7, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 115, inst: 53

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 7, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 116, inst: 53

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 7, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 117, inst: 53

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 7, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 118, inst: 53

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 7, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 119, inst: 53

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 120, inst: 54

- INS: JE .find_prime
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 121, inst: 55

- INS: INC %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 122, inst: 55

- INS: INC %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 123, inst: 56

- INS: CMP %RAX, %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 124, inst: 56

- INS: CMP %RAX, %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 125, inst: 56

- INS: CMP %RAX, %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 126, inst: 57

- INS: JE .mul_step
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 127, inst: 58

- INS: JMP .check_mod
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 128, inst: 59

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 129, inst: 59

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 7, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 130, inst: 59

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 7, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 131, inst: 59

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 7, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 132, inst: 59

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 133, inst: 60

- INS: JE .find_prime
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 134, inst: 61

- INS: INC %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 135, inst: 61

- INS: INC %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 136, inst: 62

- INS: CMP %RAX, %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 137, inst: 62

- INS: CMP %RAX, %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 138, inst: 62

- INS: CMP %RAX, %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 139, inst: 63

- INS: JE .mul_step
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 140, inst: 64

- INS: JMP .check_mod
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 141, inst: 65

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 142, inst: 65

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 7, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 143, inst: 65

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 7, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 144, inst: 65

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 7, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 145, inst: 65

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 146, inst: 66

- INS: JE .find_prime
- REG: {'RAX': 7, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 147, inst: 67

- INS: INC %RDX
- REG: {'RAX': 7, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 148, inst: 67

- INS: INC %RDX
- REG: {'RAX': 7, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 149, inst: 68

- INS: CMP %RAX, %RDX
- REG: {'RAX': 7, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 150, inst: 68

- INS: CMP %RAX, %RDX
- REG: {'RAX': 7, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 151, inst: 68

- INS: CMP %RAX, %RDX
- REG: {'RAX': 7, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 152, inst: 69

- INS: JE .mul_step
- REG: {'RAX': 7, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 153, inst: 70

- INS: JMP .check_mod
- REG: {'RAX': 7, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 154, inst: 71

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 7, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 155, inst: 71

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 7, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 156, inst: 71

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 7, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 157, inst: 71

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 7, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 158, inst: 71

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 2, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 159, inst: 72

- INS: JE .find_prime
- REG: {'RAX': 7, 'RBX': 2, 'RDX': 5, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 160, inst: 73

- INS: INC %RDX
- REG: {'RAX': 7, 'RBX': 2, 'RDX': 5, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 161, inst: 73

- INS: INC %RDX
- REG: {'RAX': 7, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 162, inst: 74

- INS: CMP %RAX, %RDX
- REG: {'RAX': 7, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 163, inst: 74

- INS: CMP %RAX, %RDX
- REG: {'RAX': 7, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 164, inst: 74

- INS: CMP %RAX, %RDX
- REG: {'RAX': 7, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 165, inst: 75

- INS: JE .mul_step
- REG: {'RAX': 7, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 166, inst: 76

- INS: JMP .check_mod
- REG: {'RAX': 7, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 167, inst: 77

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 7, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 168, inst: 77

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 7, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 169, inst: 77

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 7, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 170, inst: 77

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 7, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 171, inst: 77

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 172, inst: 78

- INS: JE .find_prime
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 173, inst: 79

- INS: INC %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 174, inst: 79

- INS: INC %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 175, inst: 80

- INS: CMP %RAX, %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 176, inst: 80

- INS: CMP %RAX, %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 177, inst: 80

- INS: CMP %RAX, %RDX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 178, inst: 81

- INS: JE .mul_step
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 179, inst: 82

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 180, inst: 82

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 181, inst: 82

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 182, inst: 83

- INS: JMP .find_prime
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 183, inst: 84

- INS: INC %RAX
- REG: {'RAX': 7, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 184, inst: 84

- INS: INC %RAX
- REG: {'RAX': 8, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 185, inst: 85

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 8, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 186, inst: 85

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 8, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 187, inst: 86

- INS: JG .find_number
- REG: {'RAX': 8, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 188, inst: 87

- INS: MOV %RDX, 2
- REG: {'RAX': 8, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 189, inst: 87

- INS: MOV %RDX, 2
- REG: {'RAX': 8, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 190, inst: 88

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 8, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 191, inst: 88

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 8, 'RBX': 8, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 192, inst: 88

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 8, 'RBX': 8, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 193, inst: 88

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 8, 'RBX': 8, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 194, inst: 88

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 8, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 195, inst: 89

- INS: JE .find_prime
- REG: {'RAX': 8, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 196, inst: 90

- INS: INC %RAX
- REG: {'RAX': 8, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 197, inst: 90

- INS: INC %RAX
- REG: {'RAX': 9, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 198, inst: 91

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 9, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 199, inst: 91

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 9, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 200, inst: 92

- INS: JG .find_number
- REG: {'RAX': 9, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 201, inst: 93

- INS: MOV %RDX, 2
- REG: {'RAX': 9, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 202, inst: 93

- INS: MOV %RDX, 2
- REG: {'RAX': 9, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 203, inst: 94

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 9, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 204, inst: 94

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9, 'RBX': 9, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 205, inst: 94

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9, 'RBX': 9, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 206, inst: 94

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9, 'RBX': 9, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 207, inst: 94

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 208, inst: 95

- INS: JE .find_prime
- REG: {'RAX': 9, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 209, inst: 96

- INS: INC %RDX
- REG: {'RAX': 9, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 210, inst: 96

- INS: INC %RDX
- REG: {'RAX': 9, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 211, inst: 97

- INS: CMP %RAX, %RDX
- REG: {'RAX': 9, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 212, inst: 97

- INS: CMP %RAX, %RDX
- REG: {'RAX': 9, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 213, inst: 97

- INS: CMP %RAX, %RDX
- REG: {'RAX': 9, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 214, inst: 98

- INS: JE .mul_step
- REG: {'RAX': 9, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 215, inst: 99

- INS: JMP .check_mod
- REG: {'RAX': 9, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 216, inst: 100

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 9, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 217, inst: 100

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9, 'RBX': 9, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 218, inst: 100

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9, 'RBX': 9, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 219, inst: 100

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9, 'RBX': 9, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 220, inst: 100

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 221, inst: 101

- INS: JE .find_prime
- REG: {'RAX': 9, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 222, inst: 102

- INS: INC %RAX
- REG: {'RAX': 9, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 223, inst: 102

- INS: INC %RAX
- REG: {'RAX': 10, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 224, inst: 103

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 10, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 225, inst: 103

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 10, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 226, inst: 104

- INS: JG .find_number
- REG: {'RAX': 10, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 227, inst: 105

- INS: MOV %RDX, 2
- REG: {'RAX': 10, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 228, inst: 105

- INS: MOV %RDX, 2
- REG: {'RAX': 10, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 229, inst: 106

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 10, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 230, inst: 106

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 10, 'RBX': 10, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 231, inst: 106

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 10, 'RBX': 10, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 232, inst: 106

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 10, 'RBX': 10, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 233, inst: 106

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 10, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 234, inst: 107

- INS: JE .find_prime
- REG: {'RAX': 10, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 235, inst: 108

- INS: INC %RAX
- REG: {'RAX': 10, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 236, inst: 108

- INS: INC %RAX
- REG: {'RAX': 11, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 237, inst: 109

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 11, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 238, inst: 109

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 11, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 239, inst: 110

- INS: JG .find_number
- REG: {'RAX': 11, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 240, inst: 111

- INS: MOV %RDX, 2
- REG: {'RAX': 11, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 241, inst: 111

- INS: MOV %RDX, 2
- REG: {'RAX': 11, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 242, inst: 112

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 11, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 243, inst: 112

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 244, inst: 112

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 245, inst: 112

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 246, inst: 112

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 247, inst: 113

- INS: JE .find_prime
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 248, inst: 114

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 249, inst: 114

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 250, inst: 115

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 251, inst: 115

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 252, inst: 115

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 253, inst: 116

- INS: JE .mul_step
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 254, inst: 117

- INS: JMP .check_mod
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 255, inst: 118

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 256, inst: 118

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 257, inst: 118

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 258, inst: 118

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 259, inst: 118

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 260, inst: 119

- INS: JE .find_prime
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 261, inst: 120

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 262, inst: 120

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 263, inst: 121

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 264, inst: 121

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 265, inst: 121

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 266, inst: 122

- INS: JE .mul_step
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 267, inst: 123

- INS: JMP .check_mod
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 268, inst: 124

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 269, inst: 124

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 270, inst: 124

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 271, inst: 124

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 272, inst: 124

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 273, inst: 125

- INS: JE .find_prime
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 274, inst: 126

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 275, inst: 126

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 276, inst: 127

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 277, inst: 127

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 278, inst: 127

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 279, inst: 128

- INS: JE .mul_step
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 280, inst: 129

- INS: JMP .check_mod
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 281, inst: 130

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 282, inst: 130

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 283, inst: 130

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 284, inst: 130

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 285, inst: 130

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 286, inst: 131

- INS: JE .find_prime
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 287, inst: 132

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 288, inst: 132

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 289, inst: 133

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 290, inst: 133

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 291, inst: 133

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 292, inst: 134

- INS: JE .mul_step
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 293, inst: 135

- INS: JMP .check_mod
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 294, inst: 136

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 295, inst: 136

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 296, inst: 136

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 297, inst: 136

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 298, inst: 136

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 5, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 299, inst: 137

- INS: JE .find_prime
- REG: {'RAX': 11, 'RBX': 5, 'RDX': 6, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 300, inst: 138

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 5, 'RDX': 6, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 301, inst: 138

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 302, inst: 139

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 303, inst: 139

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 304, inst: 139

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 305, inst: 140

- INS: JE .mul_step
- REG: {'RAX': 11, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 306, inst: 141

- INS: JMP .check_mod
- REG: {'RAX': 11, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 307, inst: 142

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 11, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 308, inst: 142

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 309, inst: 142

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 310, inst: 142

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 311, inst: 142

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 4, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 312, inst: 143

- INS: JE .find_prime
- REG: {'RAX': 11, 'RBX': 4, 'RDX': 7, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 313, inst: 144

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 4, 'RDX': 7, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 314, inst: 144

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 315, inst: 145

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 316, inst: 145

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 317, inst: 145

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 318, inst: 146

- INS: JE .mul_step
- REG: {'RAX': 11, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 319, inst: 147

- INS: JMP .check_mod
- REG: {'RAX': 11, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 320, inst: 148

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 11, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 321, inst: 148

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 322, inst: 148

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 323, inst: 148

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 324, inst: 148

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 325, inst: 149

- INS: JE .find_prime
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 326, inst: 150

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 327, inst: 150

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 328, inst: 151

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 329, inst: 151

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 330, inst: 151

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 331, inst: 152

- INS: JE .mul_step
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 332, inst: 153

- INS: JMP .check_mod
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 333, inst: 154

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 11, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 334, inst: 154

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 335, inst: 154

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 336, inst: 154

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 337, inst: 154

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 338, inst: 155

- INS: JE .find_prime
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 9, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 339, inst: 156

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 9, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 340, inst: 156

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 341, inst: 157

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 342, inst: 157

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 343, inst: 157

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 10, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 344, inst: 158

- INS: JE .mul_step
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 10, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 345, inst: 159

- INS: JMP .check_mod
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 346, inst: 160

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 11, 'RBX': 2, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 347, inst: 160

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 348, inst: 160

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 349, inst: 160

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 11, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 350, inst: 160

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 351, inst: 161

- INS: JE .find_prime
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 352, inst: 162

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 353, inst: 162

- INS: INC %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 354, inst: 163

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 355, inst: 163

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 356, inst: 163

- INS: CMP %RAX, %RDX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 357, inst: 164

- INS: JE .mul_step
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 358, inst: 165

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 359, inst: 165

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 360, inst: 165

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 361, inst: 166

- INS: JMP .find_prime
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 362, inst: 167

- INS: INC %RAX
- REG: {'RAX': 11, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 363, inst: 167

- INS: INC %RAX
- REG: {'RAX': 12, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 364, inst: 168

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 12, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 365, inst: 168

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 12, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 366, inst: 169

- INS: JG .find_number
- REG: {'RAX': 12, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 367, inst: 170

- INS: MOV %RDX, 2
- REG: {'RAX': 12, 'RBX': 1, 'RDX': 11, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 368, inst: 170

- INS: MOV %RDX, 2
- REG: {'RAX': 12, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 369, inst: 171

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 12, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 370, inst: 171

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 12, 'RBX': 12, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 371, inst: 171

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 12, 'RBX': 12, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 372, inst: 171

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 12, 'RBX': 12, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 373, inst: 171

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 12, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 374, inst: 172

- INS: JE .find_prime
- REG: {'RAX': 12, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 375, inst: 173

- INS: INC %RAX
- REG: {'RAX': 12, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 376, inst: 173

- INS: INC %RAX
- REG: {'RAX': 13, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 377, inst: 174

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 13, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 378, inst: 174

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 13, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 379, inst: 175

- INS: JG .find_number
- REG: {'RAX': 13, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 380, inst: 176

- INS: MOV %RDX, 2
- REG: {'RAX': 13, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 381, inst: 176

- INS: MOV %RDX, 2
- REG: {'RAX': 13, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 382, inst: 177

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 13, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 383, inst: 177

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 384, inst: 177

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 385, inst: 177

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 386, inst: 177

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 387, inst: 178

- INS: JE .find_prime
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 388, inst: 179

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 389, inst: 179

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 390, inst: 180

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 391, inst: 180

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 392, inst: 180

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 393, inst: 181

- INS: JE .mul_step
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 394, inst: 182

- INS: JMP .check_mod
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 395, inst: 183

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 396, inst: 183

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 397, inst: 183

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 398, inst: 183

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 399, inst: 183

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 400, inst: 184

- INS: JE .find_prime
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 401, inst: 185

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 402, inst: 185

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 403, inst: 186

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 404, inst: 186

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 405, inst: 186

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 406, inst: 187

- INS: JE .mul_step
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 407, inst: 188

- INS: JMP .check_mod
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 408, inst: 189

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 409, inst: 189

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 410, inst: 189

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 411, inst: 189

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 412, inst: 189

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 413, inst: 190

- INS: JE .find_prime
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 414, inst: 191

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 415, inst: 191

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 416, inst: 192

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 417, inst: 192

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 418, inst: 192

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 419, inst: 193

- INS: JE .mul_step
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 420, inst: 194

- INS: JMP .check_mod
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 421, inst: 195

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 422, inst: 195

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 423, inst: 195

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 424, inst: 195

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 425, inst: 195

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 426, inst: 196

- INS: JE .find_prime
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 427, inst: 197

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 428, inst: 197

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 429, inst: 198

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 430, inst: 198

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 431, inst: 198

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 6, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 432, inst: 199

- INS: JE .mul_step
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 6, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 433, inst: 200

- INS: JMP .check_mod
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 434, inst: 201

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 435, inst: 201

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 436, inst: 201

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 437, inst: 201

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 438, inst: 201

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 439, inst: 202

- INS: JE .find_prime
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 440, inst: 203

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 441, inst: 203

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 442, inst: 204

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 443, inst: 204

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 444, inst: 204

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 445, inst: 205

- INS: JE .mul_step
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 446, inst: 206

- INS: JMP .check_mod
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 447, inst: 207

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 448, inst: 207

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 449, inst: 207

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 450, inst: 207

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 451, inst: 207

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 6, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 452, inst: 208

- INS: JE .find_prime
- REG: {'RAX': 13, 'RBX': 6, 'RDX': 7, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 453, inst: 209

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 6, 'RDX': 7, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 454, inst: 209

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 6, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 455, inst: 210

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 6, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 456, inst: 210

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 6, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 457, inst: 210

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 6, 'RDX': 8, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 458, inst: 211

- INS: JE .mul_step
- REG: {'RAX': 13, 'RBX': 6, 'RDX': 8, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 459, inst: 212

- INS: JMP .check_mod
- REG: {'RAX': 13, 'RBX': 6, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 460, inst: 213

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 13, 'RBX': 6, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 461, inst: 213

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 462, inst: 213

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 463, inst: 213

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 464, inst: 213

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 465, inst: 214

- INS: JE .find_prime
- REG: {'RAX': 13, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 466, inst: 215

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 467, inst: 215

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 5, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 468, inst: 216

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 5, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 469, inst: 216

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 5, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 470, inst: 216

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 5, 'RDX': 9, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 471, inst: 217

- INS: JE .mul_step
- REG: {'RAX': 13, 'RBX': 5, 'RDX': 9, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 472, inst: 218

- INS: JMP .check_mod
- REG: {'RAX': 13, 'RBX': 5, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 473, inst: 219

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 13, 'RBX': 5, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 474, inst: 219

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 475, inst: 219

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 476, inst: 219

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 477, inst: 219

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 4, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 478, inst: 220

- INS: JE .find_prime
- REG: {'RAX': 13, 'RBX': 4, 'RDX': 9, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 479, inst: 221

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 4, 'RDX': 9, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 480, inst: 221

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 4, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 481, inst: 222

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 4, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 482, inst: 222

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 4, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 483, inst: 222

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 4, 'RDX': 10, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 484, inst: 223

- INS: JE .mul_step
- REG: {'RAX': 13, 'RBX': 4, 'RDX': 10, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 485, inst: 224

- INS: JMP .check_mod
- REG: {'RAX': 13, 'RBX': 4, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 486, inst: 225

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 13, 'RBX': 4, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 487, inst: 225

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 488, inst: 225

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 489, inst: 225

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 490, inst: 225

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 491, inst: 226

- INS: JE .find_prime
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 10, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 492, inst: 227

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 10, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 493, inst: 227

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 494, inst: 228

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 495, inst: 228

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 496, inst: 228

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 11, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 497, inst: 229

- INS: JE .mul_step
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 11, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 498, inst: 230

- INS: JMP .check_mod
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 499, inst: 231

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 13, 'RBX': 3, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 500, inst: 231

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 501, inst: 231

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 502, inst: 231

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 503, inst: 231

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 2, 'RDX': 11, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 504, inst: 232

- INS: JE .find_prime
- REG: {'RAX': 13, 'RBX': 2, 'RDX': 11, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 505, inst: 233

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 2, 'RDX': 11, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 506, inst: 233

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 2, 'RDX': 12, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 507, inst: 234

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 2, 'RDX': 12, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 508, inst: 234

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 2, 'RDX': 12, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 509, inst: 234

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 2, 'RDX': 12, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 510, inst: 235

- INS: JE .mul_step
- REG: {'RAX': 13, 'RBX': 2, 'RDX': 12, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 511, inst: 236

- INS: JMP .check_mod
- REG: {'RAX': 13, 'RBX': 2, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 512, inst: 237

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 13, 'RBX': 2, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 513, inst: 237

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 514, inst: 237

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 515, inst: 237

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 13, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 516, inst: 237

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 12, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 517, inst: 238

- INS: JE .find_prime
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 12, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 518, inst: 239

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 12, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 519, inst: 239

- INS: INC %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 520, inst: 240

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 521, inst: 240

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 522, inst: 240

- INS: CMP %RAX, %RDX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 523, inst: 241

- INS: JE .mul_step
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 524, inst: 242

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 525, inst: 242

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 526, inst: 242

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 527, inst: 243

- INS: JMP .find_prime
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 528, inst: 244

- INS: INC %RAX
- REG: {'RAX': 13, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 529, inst: 244

- INS: INC %RAX
- REG: {'RAX': 14, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 530, inst: 245

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 14, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 531, inst: 245

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 14, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 532, inst: 246

- INS: JG .find_number
- REG: {'RAX': 14, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 533, inst: 247

- INS: MOV %RDX, 2
- REG: {'RAX': 14, 'RBX': 1, 'RDX': 13, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 534, inst: 247

- INS: MOV %RDX, 2
- REG: {'RAX': 14, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 535, inst: 248

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 14, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 536, inst: 248

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 14, 'RBX': 14, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 537, inst: 248

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 14, 'RBX': 14, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 538, inst: 248

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 14, 'RBX': 14, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 539, inst: 248

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 14, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 540, inst: 249

- INS: JE .find_prime
- REG: {'RAX': 14, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 541, inst: 250

- INS: INC %RAX
- REG: {'RAX': 14, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 542, inst: 250

- INS: INC %RAX
- REG: {'RAX': 15, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 543, inst: 251

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 15, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 544, inst: 251

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 15, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 545, inst: 252

- INS: JG .find_number
- REG: {'RAX': 15, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 546, inst: 253

- INS: MOV %RDX, 2
- REG: {'RAX': 15, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 547, inst: 253

- INS: MOV %RDX, 2
- REG: {'RAX': 15, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 548, inst: 254

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 15, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 549, inst: 254

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 15, 'RBX': 15, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 550, inst: 254

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 15, 'RBX': 15, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 551, inst: 254

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 15, 'RBX': 15, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 552, inst: 254

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 15, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 553, inst: 255

- INS: JE .find_prime
- REG: {'RAX': 15, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 554, inst: 256

- INS: INC %RDX
- REG: {'RAX': 15, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 555, inst: 256

- INS: INC %RDX
- REG: {'RAX': 15, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 556, inst: 257

- INS: CMP %RAX, %RDX
- REG: {'RAX': 15, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 557, inst: 257

- INS: CMP %RAX, %RDX
- REG: {'RAX': 15, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 558, inst: 257

- INS: CMP %RAX, %RDX
- REG: {'RAX': 15, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 559, inst: 258

- INS: JE .mul_step
- REG: {'RAX': 15, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 560, inst: 259

- INS: JMP .check_mod
- REG: {'RAX': 15, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 561, inst: 260

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 15, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 562, inst: 260

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 15, 'RBX': 15, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 563, inst: 260

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 15, 'RBX': 15, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 564, inst: 260

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 15, 'RBX': 15, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 565, inst: 260

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 15, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 566, inst: 261

- INS: JE .find_prime
- REG: {'RAX': 15, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 567, inst: 262

- INS: INC %RAX
- REG: {'RAX': 15, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 568, inst: 262

- INS: INC %RAX
- REG: {'RAX': 16, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 569, inst: 263

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 16, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 570, inst: 263

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 16, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 571, inst: 264

- INS: JG .find_number
- REG: {'RAX': 16, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 572, inst: 265

- INS: MOV %RDX, 2
- REG: {'RAX': 16, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 573, inst: 265

- INS: MOV %RDX, 2
- REG: {'RAX': 16, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 574, inst: 266

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 16, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 575, inst: 266

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 16, 'RBX': 16, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 576, inst: 266

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 16, 'RBX': 16, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 577, inst: 266

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 16, 'RBX': 16, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 578, inst: 266

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 16, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 579, inst: 267

- INS: JE .find_prime
- REG: {'RAX': 16, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 580, inst: 268

- INS: INC %RAX
- REG: {'RAX': 16, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 581, inst: 268

- INS: INC %RAX
- REG: {'RAX': 17, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 582, inst: 269

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 17, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 583, inst: 269

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 17, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 584, inst: 270

- INS: JG .find_number
- REG: {'RAX': 17, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 585, inst: 271

- INS: MOV %RDX, 2
- REG: {'RAX': 17, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 586, inst: 271

- INS: MOV %RDX, 2
- REG: {'RAX': 17, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 587, inst: 272

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 17, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 588, inst: 272

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 589, inst: 272

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 590, inst: 272

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 591, inst: 272

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 592, inst: 273

- INS: JE .find_prime
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 593, inst: 274

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 594, inst: 274

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 595, inst: 275

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 596, inst: 275

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 597, inst: 275

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 598, inst: 276

- INS: JE .mul_step
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 599, inst: 277

- INS: JMP .check_mod
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 600, inst: 278

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 601, inst: 278

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 602, inst: 278

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 603, inst: 278

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 604, inst: 278

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 605, inst: 279

- INS: JE .find_prime
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 606, inst: 280

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 607, inst: 280

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 608, inst: 281

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 609, inst: 281

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 610, inst: 281

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 611, inst: 282

- INS: JE .mul_step
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 612, inst: 283

- INS: JMP .check_mod
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 613, inst: 284

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 614, inst: 284

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 615, inst: 284

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 616, inst: 284

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 617, inst: 284

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 618, inst: 285

- INS: JE .find_prime
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 619, inst: 286

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 620, inst: 286

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 621, inst: 287

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 622, inst: 287

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 623, inst: 287

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 624, inst: 288

- INS: JE .mul_step
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 625, inst: 289

- INS: JMP .check_mod
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 626, inst: 290

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 627, inst: 290

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 628, inst: 290

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 629, inst: 290

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 630, inst: 290

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 631, inst: 291

- INS: JE .find_prime
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 5, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 632, inst: 292

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 5, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 633, inst: 292

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 634, inst: 293

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 635, inst: 293

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 636, inst: 293

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 637, inst: 294

- INS: JE .mul_step
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 638, inst: 295

- INS: JMP .check_mod
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 639, inst: 296

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 640, inst: 296

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 641, inst: 296

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 642, inst: 296

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 643, inst: 296

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 644, inst: 297

- INS: JE .find_prime
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 6, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 645, inst: 298

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 6, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 646, inst: 298

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 647, inst: 299

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 648, inst: 299

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 649, inst: 299

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 650, inst: 300

- INS: JE .mul_step
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 651, inst: 301

- INS: JMP .check_mod
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 652, inst: 302

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 653, inst: 302

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 654, inst: 302

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 655, inst: 302

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 656, inst: 302

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 657, inst: 303

- INS: JE .find_prime
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 7, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 658, inst: 304

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 7, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 659, inst: 304

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 660, inst: 305

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 661, inst: 305

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 662, inst: 305

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 663, inst: 306

- INS: JE .mul_step
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 664, inst: 307

- INS: JMP .check_mod
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 665, inst: 308

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 666, inst: 308

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 667, inst: 308

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 668, inst: 308

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 669, inst: 308

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 670, inst: 309

- INS: JE .find_prime
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 8, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 671, inst: 310

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 8, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 672, inst: 310

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 673, inst: 311

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 674, inst: 311

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 675, inst: 311

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 676, inst: 312

- INS: JE .mul_step
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 677, inst: 313

- INS: JMP .check_mod
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 678, inst: 314

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 679, inst: 314

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 680, inst: 314

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 681, inst: 314

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 682, inst: 314

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 8, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 683, inst: 315

- INS: JE .find_prime
- REG: {'RAX': 17, 'RBX': 8, 'RDX': 9, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 684, inst: 316

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 8, 'RDX': 9, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 685, inst: 316

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 8, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 686, inst: 317

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 8, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 687, inst: 317

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 8, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 688, inst: 317

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 8, 'RDX': 10, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 689, inst: 318

- INS: JE .mul_step
- REG: {'RAX': 17, 'RBX': 8, 'RDX': 10, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 690, inst: 319

- INS: JMP .check_mod
- REG: {'RAX': 17, 'RBX': 8, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 691, inst: 320

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 17, 'RBX': 8, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 692, inst: 320

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 693, inst: 320

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 694, inst: 320

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 695, inst: 320

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 7, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 696, inst: 321

- INS: JE .find_prime
- REG: {'RAX': 17, 'RBX': 7, 'RDX': 10, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 697, inst: 322

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 7, 'RDX': 10, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 698, inst: 322

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 7, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 699, inst: 323

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 7, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 700, inst: 323

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 7, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 701, inst: 323

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 7, 'RDX': 11, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 702, inst: 324

- INS: JE .mul_step
- REG: {'RAX': 17, 'RBX': 7, 'RDX': 11, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 703, inst: 325

- INS: JMP .check_mod
- REG: {'RAX': 17, 'RBX': 7, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 704, inst: 326

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 17, 'RBX': 7, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 705, inst: 326

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 706, inst: 326

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 707, inst: 326

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 708, inst: 326

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 6, 'RDX': 11, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 709, inst: 327

- INS: JE .find_prime
- REG: {'RAX': 17, 'RBX': 6, 'RDX': 11, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 710, inst: 328

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 6, 'RDX': 11, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 711, inst: 328

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 6, 'RDX': 12, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 712, inst: 329

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 6, 'RDX': 12, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 713, inst: 329

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 6, 'RDX': 12, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 714, inst: 329

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 6, 'RDX': 12, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 715, inst: 330

- INS: JE .mul_step
- REG: {'RAX': 17, 'RBX': 6, 'RDX': 12, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 716, inst: 331

- INS: JMP .check_mod
- REG: {'RAX': 17, 'RBX': 6, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 717, inst: 332

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 17, 'RBX': 6, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 718, inst: 332

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 719, inst: 332

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 720, inst: 332

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 721, inst: 332

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 12, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 722, inst: 333

- INS: JE .find_prime
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 12, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 723, inst: 334

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 12, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 724, inst: 334

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 13, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 725, inst: 335

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 13, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 726, inst: 335

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 13, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 727, inst: 335

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 13, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 728, inst: 336

- INS: JE .mul_step
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 13, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 729, inst: 337

- INS: JMP .check_mod
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 13, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 730, inst: 338

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 17, 'RBX': 5, 'RDX': 13, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 731, inst: 338

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 13, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 732, inst: 338

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 13, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 733, inst: 338

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 13, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 734, inst: 338

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 4, 'RDX': 13, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 735, inst: 339

- INS: JE .find_prime
- REG: {'RAX': 17, 'RBX': 4, 'RDX': 13, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 736, inst: 340

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 4, 'RDX': 13, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 737, inst: 340

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 4, 'RDX': 14, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 738, inst: 341

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 4, 'RDX': 14, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 739, inst: 341

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 4, 'RDX': 14, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 740, inst: 341

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 4, 'RDX': 14, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 741, inst: 342

- INS: JE .mul_step
- REG: {'RAX': 17, 'RBX': 4, 'RDX': 14, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 742, inst: 343

- INS: JMP .check_mod
- REG: {'RAX': 17, 'RBX': 4, 'RDX': 14, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 743, inst: 344

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 17, 'RBX': 4, 'RDX': 14, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 744, inst: 344

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 14, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 745, inst: 344

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 14, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 746, inst: 344

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 14, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 747, inst: 344

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 14, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 748, inst: 345

- INS: JE .find_prime
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 14, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 749, inst: 346

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 14, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 750, inst: 346

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 15, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 751, inst: 347

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 15, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 752, inst: 347

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 15, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 753, inst: 347

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 15, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 754, inst: 348

- INS: JE .mul_step
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 15, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 755, inst: 349

- INS: JMP .check_mod
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 15, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 756, inst: 350

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 17, 'RBX': 3, 'RDX': 15, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 757, inst: 350

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 15, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 758, inst: 350

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 15, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 759, inst: 350

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 15, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 760, inst: 350

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 15, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 761, inst: 351

- INS: JE .find_prime
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 15, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 762, inst: 352

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 15, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 763, inst: 352

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 16, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 764, inst: 353

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 16, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 765, inst: 353

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 16, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 766, inst: 353

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 16, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 767, inst: 354

- INS: JE .mul_step
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 16, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 768, inst: 355

- INS: JMP .check_mod
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 16, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 769, inst: 356

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 17, 'RBX': 2, 'RDX': 16, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 770, inst: 356

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 16, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 771, inst: 356

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 16, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 772, inst: 356

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 17, 'RDX': 16, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 773, inst: 356

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 16, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 774, inst: 357

- INS: JE .find_prime
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 16, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 775, inst: 358

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 16, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 776, inst: 358

- INS: INC %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 777, inst: 359

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 778, inst: 359

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 779, inst: 359

- INS: CMP %RAX, %RDX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 780, inst: 360

- INS: JE .mul_step
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 781, inst: 361

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 782, inst: 361

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 783, inst: 361

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 784, inst: 362

- INS: JMP .find_prime
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 785, inst: 363

- INS: INC %RAX
- REG: {'RAX': 17, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 786, inst: 363

- INS: INC %RAX
- REG: {'RAX': 18, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 787, inst: 364

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 18, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 788, inst: 364

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 18, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 789, inst: 365

- INS: JG .find_number
- REG: {'RAX': 18, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 790, inst: 366

- INS: MOV %RDX, 2
- REG: {'RAX': 18, 'RBX': 1, 'RDX': 17, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 791, inst: 366

- INS: MOV %RDX, 2
- REG: {'RAX': 18, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 792, inst: 367

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 18, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 793, inst: 367

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 18, 'RBX': 18, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 794, inst: 367

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 18, 'RBX': 18, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 795, inst: 367

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 18, 'RBX': 18, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 796, inst: 367

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 18, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 797, inst: 368

- INS: JE .find_prime
- REG: {'RAX': 18, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 798, inst: 369

- INS: INC %RAX
- REG: {'RAX': 18, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 799, inst: 369

- INS: INC %RAX
- REG: {'RAX': 19, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 800, inst: 370

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 19, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 801, inst: 370

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 19, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 802, inst: 371

- INS: JG .find_number
- REG: {'RAX': 19, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 803, inst: 372

- INS: MOV %RDX, 2
- REG: {'RAX': 19, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 6, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 804, inst: 372

- INS: MOV %RDX, 2
- REG: {'RAX': 19, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 805, inst: 373

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 806, inst: 373

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 807, inst: 373

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 808, inst: 373

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 2, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 809, inst: 373

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 810, inst: 374

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 811, inst: 375

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 2, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 812, inst: 375

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 813, inst: 376

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 814, inst: 376

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 815, inst: 376

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 816, inst: 377

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 817, inst: 378

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 818, inst: 379

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 819, inst: 379

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 820, inst: 379

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 821, inst: 379

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 3, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 822, inst: 379

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 823, inst: 380

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 824, inst: 381

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 3, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 825, inst: 381

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 826, inst: 382

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 827, inst: 382

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 828, inst: 382

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 829, inst: 383

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 830, inst: 384

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 831, inst: 385

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 832, inst: 385

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 833, inst: 385

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 834, inst: 385

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 4, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 835, inst: 385

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 836, inst: 386

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 837, inst: 387

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 4, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 838, inst: 387

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 839, inst: 388

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 840, inst: 388

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 841, inst: 388

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 842, inst: 389

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 843, inst: 390

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 844, inst: 391

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 845, inst: 391

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 846, inst: 391

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 847, inst: 391

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 5, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 848, inst: 391

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 5, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 849, inst: 392

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 5, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 850, inst: 393

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 5, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 851, inst: 393

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 852, inst: 394

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 853, inst: 394

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 6, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 854, inst: 394

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 6, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 855, inst: 395

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 6, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 856, inst: 396

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 857, inst: 397

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 858, inst: 397

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 859, inst: 397

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 860, inst: 397

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 6, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 861, inst: 397

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 862, inst: 398

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 863, inst: 399

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 6, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 864, inst: 399

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 865, inst: 400

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 866, inst: 400

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 867, inst: 400

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 868, inst: 401

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 869, inst: 402

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 870, inst: 403

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 871, inst: 403

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 872, inst: 403

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 873, inst: 403

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 7, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 874, inst: 403

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 875, inst: 404

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 876, inst: 405

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 7, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 877, inst: 405

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 878, inst: 406

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 879, inst: 406

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 880, inst: 406

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 881, inst: 407

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 882, inst: 408

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 883, inst: 409

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 884, inst: 409

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 885, inst: 409

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 886, inst: 409

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 8, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 887, inst: 409

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 888, inst: 410

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 889, inst: 411

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 8, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 890, inst: 411

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 891, inst: 412

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 892, inst: 412

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 893, inst: 412

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 894, inst: 413

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 895, inst: 414

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 896, inst: 415

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 897, inst: 415

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 898, inst: 415

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 899, inst: 415

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 9, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 900, inst: 415

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 901, inst: 416

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 902, inst: 417

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 9, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 903, inst: 417

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 904, inst: 418

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 905, inst: 418

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 906, inst: 418

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 907, inst: 419

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 908, inst: 420

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 909, inst: 421

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 910, inst: 421

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 911, inst: 421

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 912, inst: 421

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 10, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 913, inst: 421

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 9, 'RDX': 10, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 914, inst: 422

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 9, 'RDX': 10, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 915, inst: 423

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 9, 'RDX': 10, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 916, inst: 423

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 9, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 917, inst: 424

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 9, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 918, inst: 424

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 9, 'RDX': 11, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 919, inst: 424

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 9, 'RDX': 11, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 920, inst: 425

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 9, 'RDX': 11, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 921, inst: 426

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 9, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 922, inst: 427

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 9, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 923, inst: 427

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 924, inst: 427

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 925, inst: 427

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 11, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 926, inst: 427

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 8, 'RDX': 11, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 927, inst: 428

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 8, 'RDX': 11, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 928, inst: 429

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 8, 'RDX': 11, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 929, inst: 429

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 8, 'RDX': 12, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 930, inst: 430

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 8, 'RDX': 12, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 931, inst: 430

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 8, 'RDX': 12, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 932, inst: 430

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 8, 'RDX': 12, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 933, inst: 431

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 8, 'RDX': 12, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 934, inst: 432

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 8, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 935, inst: 433

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 8, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 936, inst: 433

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 937, inst: 433

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 938, inst: 433

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 12, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 939, inst: 433

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 7, 'RDX': 12, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 940, inst: 434

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 7, 'RDX': 12, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 941, inst: 435

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 7, 'RDX': 12, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 942, inst: 435

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 7, 'RDX': 13, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 943, inst: 436

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 7, 'RDX': 13, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 944, inst: 436

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 7, 'RDX': 13, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 945, inst: 436

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 7, 'RDX': 13, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 946, inst: 437

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 7, 'RDX': 13, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 947, inst: 438

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 7, 'RDX': 13, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 948, inst: 439

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 7, 'RDX': 13, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 949, inst: 439

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 13, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 950, inst: 439

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 13, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 951, inst: 439

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 13, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 952, inst: 439

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 6, 'RDX': 13, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 953, inst: 440

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 6, 'RDX': 13, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 954, inst: 441

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 6, 'RDX': 13, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 955, inst: 441

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 6, 'RDX': 14, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 956, inst: 442

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 6, 'RDX': 14, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 957, inst: 442

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 6, 'RDX': 14, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 958, inst: 442

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 6, 'RDX': 14, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 959, inst: 443

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 6, 'RDX': 14, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 960, inst: 444

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 6, 'RDX': 14, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 961, inst: 445

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 6, 'RDX': 14, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 962, inst: 445

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 14, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 963, inst: 445

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 14, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 964, inst: 445

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 14, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 965, inst: 445

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 14, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 966, inst: 446

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 14, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 967, inst: 447

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 14, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 968, inst: 447

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 15, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 969, inst: 448

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 15, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 970, inst: 448

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 15, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 971, inst: 448

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 15, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 972, inst: 449

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 15, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 973, inst: 450

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 15, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 974, inst: 451

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 5, 'RDX': 15, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 975, inst: 451

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 15, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 976, inst: 451

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 15, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 977, inst: 451

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 15, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 978, inst: 451

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 15, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 979, inst: 452

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 15, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 980, inst: 453

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 15, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 981, inst: 453

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 16, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 982, inst: 454

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 16, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 983, inst: 454

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 16, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 984, inst: 454

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 16, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 985, inst: 455

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 16, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 986, inst: 456

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 16, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 987, inst: 457

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 4, 'RDX': 16, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 988, inst: 457

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 16, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 989, inst: 457

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 16, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 990, inst: 457

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 16, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 991, inst: 457

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 16, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 992, inst: 458

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 16, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 993, inst: 459

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 16, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 994, inst: 459

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 17, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 995, inst: 460

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 17, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 996, inst: 460

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 17, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 997, inst: 460

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 17, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 998, inst: 461

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 17, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 999, inst: 462

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 17, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1000, inst: 463

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 3, 'RDX': 17, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1001, inst: 463

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 17, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1002, inst: 463

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 17, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1003, inst: 463

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 17, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1004, inst: 463

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 2, 'RDX': 17, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1005, inst: 464

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 2, 'RDX': 17, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1006, inst: 465

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 2, 'RDX': 17, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1007, inst: 465

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 2, 'RDX': 18, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1008, inst: 466

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 2, 'RDX': 18, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1009, inst: 466

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 2, 'RDX': 18, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1010, inst: 466

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 2, 'RDX': 18, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1011, inst: 467

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 2, 'RDX': 18, 'RSX': 0, 'RIP': 12, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1012, inst: 468

- INS: JMP .check_mod
- REG: {'RAX': 19, 'RBX': 2, 'RDX': 18, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1013, inst: 469

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19, 'RBX': 2, 'RDX': 18, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1014, inst: 469

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 18, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1015, inst: 469

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 18, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1016, inst: 469

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 19, 'RDX': 18, 'RSX': 0, 'RIP': 7, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1017, inst: 469

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 18, 'RSX': 0, 'RIP': 8, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1018, inst: 470

- INS: JE .find_prime
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 18, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1019, inst: 471

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 18, 'RSX': 0, 'RIP': 9, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1020, inst: 471

- INS: INC %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1021, inst: 472

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1022, inst: 472

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 10, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1023, inst: 472

- INS: CMP %RAX, %RDX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 11, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1024, inst: 473

- INS: JE .mul_step
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1025, inst: 474

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1026, inst: 474

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 13, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1027, inst: 474

- INS: MUL #STEP, %RAX
- SUB: MUL #STEP, %RAX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 14, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1028, inst: 475

- INS: JMP .find_prime
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1029, inst: 476

- INS: INC %RAX
- REG: {'RAX': 19, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 3, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1030, inst: 476

- INS: INC %RAX
- REG: {'RAX': 20, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1031, inst: 477

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 20, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 4, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1032, inst: 477

- INS: CMP %RAX, #MAX_DIVIDER
- REG: {'RAX': 20, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1033, inst: 478

- INS: JG .find_number
- REG: {'RAX': 20, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 15, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1034, inst: 479

- INS: XOR %RAX, %RAX
- SUB: XOR %RAX, %RAX
- REG: {'RAX': 20, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 15, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1035, inst: 479

- INS: XOR %RAX, %RAX
- SUB: XOR %RAX, %RAX
- REG: {'RAX': 20, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 15, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1036, inst: 479

- INS: XOR %RAX, %RAX
- SUB: XOR %RAX, %RAX
- REG: {'RAX': 20, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 15, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1037, inst: 479

- INS: XOR %RAX, %RAX
- SUB: XOR %RAX, %RAX
- REG: {'RAX': 0, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1038, inst: 480

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 0, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1039, inst: 480

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 0, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1040, inst: 480

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 9699690, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1041, inst: 481

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 9699690, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1042, inst: 481

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 9699690, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1043, inst: 481

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 9699690, 'RBX': 1, 'RDX': 19, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1044, inst: 481

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 9699690, 'RBX': 1, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1045, inst: 482

- INS: INC %RDX
- REG: {'RAX': 9699690, 'RBX': 1, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1046, inst: 482

- INS: INC %RDX
- REG: {'RAX': 9699690, 'RBX': 1, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1047, inst: 483

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 9699690, 'RBX': 1, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1048, inst: 483

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 9699690, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1049, inst: 483

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 9699690, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1050, inst: 483

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 9699690, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1051, inst: 483

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1052, inst: 484

- INS: JNE .next_number
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1053, inst: 485

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1054, inst: 485

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1055, inst: 486

- INS: JE .exit
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1056, inst: 487

- INS: JMP .next_divider
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1057, inst: 488

- INS: INC %RDX
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1058, inst: 488

- INS: INC %RDX
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1059, inst: 489

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1060, inst: 489

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 9699690, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1061, inst: 489

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 9699690, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1062, inst: 489

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 9699690, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1063, inst: 489

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1064, inst: 490

- INS: JNE .next_number
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1065, inst: 491

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1066, inst: 491

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1067, inst: 492

- INS: JE .exit
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1068, inst: 493

- INS: JMP .next_divider
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1069, inst: 494

- INS: INC %RDX
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1070, inst: 494

- INS: INC %RDX
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1071, inst: 495

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1072, inst: 495

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 9699690, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1073, inst: 495

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 9699690, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1074, inst: 495

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 9699690, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1075, inst: 495

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1076, inst: 496

- INS: JNE .next_number
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1077, inst: 497

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1078, inst: 497

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1079, inst: 498

- INS: JE .exit
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1080, inst: 499

- INS: JMP .next_divider
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1081, inst: 500

- INS: INC %RDX
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1082, inst: 500

- INS: INC %RDX
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1083, inst: 501

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 9699690, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1084, inst: 501

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 9699690, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1085, inst: 501

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 9699690, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1086, inst: 501

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 9699690, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1087, inst: 501

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 9699690, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1088, inst: 502

- INS: JNE .next_number
- REG: {'RAX': 9699690, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1089, inst: 503

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 9699690, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1090, inst: 503

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 9699690, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1091, inst: 503

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 19399380, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1092, inst: 504

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 19399380, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1093, inst: 504

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 19399380, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1094, inst: 504

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 19399380, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1095, inst: 504

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 19399380, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1096, inst: 505

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1097, inst: 505

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1098, inst: 506

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19399380, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1099, inst: 506

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1100, inst: 506

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1101, inst: 506

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1102, inst: 506

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1103, inst: 507

- INS: JNE .next_number
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1104, inst: 508

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1105, inst: 508

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1106, inst: 509

- INS: JE .exit
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1107, inst: 510

- INS: JMP .next_divider
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1108, inst: 511

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1109, inst: 511

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1110, inst: 512

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1111, inst: 512

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1112, inst: 512

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1113, inst: 512

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1114, inst: 512

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1115, inst: 513

- INS: JNE .next_number
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1116, inst: 514

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1117, inst: 514

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1118, inst: 515

- INS: JE .exit
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1119, inst: 516

- INS: JMP .next_divider
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1120, inst: 517

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1121, inst: 517

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1122, inst: 518

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1123, inst: 518

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1124, inst: 518

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1125, inst: 518

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1126, inst: 518

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1127, inst: 519

- INS: JNE .next_number
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1128, inst: 520

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1129, inst: 520

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1130, inst: 521

- INS: JE .exit
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1131, inst: 522

- INS: JMP .next_divider
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1132, inst: 523

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1133, inst: 523

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1134, inst: 524

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1135, inst: 524

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1136, inst: 524

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1137, inst: 524

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1138, inst: 524

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1139, inst: 525

- INS: JNE .next_number
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1140, inst: 526

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1141, inst: 526

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1142, inst: 527

- INS: JE .exit
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1143, inst: 528

- INS: JMP .next_divider
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1144, inst: 529

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1145, inst: 529

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1146, inst: 530

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1147, inst: 530

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1148, inst: 530

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1149, inst: 530

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1150, inst: 530

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1151, inst: 531

- INS: JNE .next_number
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1152, inst: 532

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1153, inst: 532

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1154, inst: 533

- INS: JE .exit
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1155, inst: 534

- INS: JMP .next_divider
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1156, inst: 535

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1157, inst: 535

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1158, inst: 536

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1159, inst: 536

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1160, inst: 536

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1161, inst: 536

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1162, inst: 536

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1163, inst: 537

- INS: JNE .next_number
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1164, inst: 538

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1165, inst: 538

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1166, inst: 539

- INS: JE .exit
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1167, inst: 540

- INS: JMP .next_divider
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1168, inst: 541

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1169, inst: 541

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1170, inst: 542

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1171, inst: 542

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1172, inst: 542

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1173, inst: 542

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1174, inst: 542

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1175, inst: 543

- INS: JNE .next_number
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1176, inst: 544

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1177, inst: 544

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1178, inst: 545

- INS: JE .exit
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1179, inst: 546

- INS: JMP .next_divider
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1180, inst: 547

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1181, inst: 547

- INS: INC %RDX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1182, inst: 548

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 19399380, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1183, inst: 548

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1184, inst: 548

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1185, inst: 548

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 19399380, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1186, inst: 548

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 19399380, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1187, inst: 549

- INS: JNE .next_number
- REG: {'RAX': 19399380, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1188, inst: 550

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 19399380, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1189, inst: 550

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 19399380, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1190, inst: 550

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 29099070, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1191, inst: 551

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 29099070, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1192, inst: 551

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 29099070, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1193, inst: 551

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 29099070, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1194, inst: 551

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 29099070, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1195, inst: 552

- INS: INC %RDX
- REG: {'RAX': 29099070, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1196, inst: 552

- INS: INC %RDX
- REG: {'RAX': 29099070, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1197, inst: 553

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 29099070, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1198, inst: 553

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 29099070, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1199, inst: 553

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 29099070, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1200, inst: 553

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 29099070, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1201, inst: 553

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1202, inst: 554

- INS: JNE .next_number
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1203, inst: 555

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1204, inst: 555

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1205, inst: 556

- INS: JE .exit
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1206, inst: 557

- INS: JMP .next_divider
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1207, inst: 558

- INS: INC %RDX
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1208, inst: 558

- INS: INC %RDX
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1209, inst: 559

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1210, inst: 559

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 29099070, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1211, inst: 559

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 29099070, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1212, inst: 559

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 29099070, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1213, inst: 559

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1214, inst: 560

- INS: JNE .next_number
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1215, inst: 561

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1216, inst: 561

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1217, inst: 562

- INS: JE .exit
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1218, inst: 563

- INS: JMP .next_divider
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1219, inst: 564

- INS: INC %RDX
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1220, inst: 564

- INS: INC %RDX
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1221, inst: 565

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1222, inst: 565

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 29099070, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1223, inst: 565

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 29099070, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1224, inst: 565

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 29099070, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1225, inst: 565

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1226, inst: 566

- INS: JNE .next_number
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1227, inst: 567

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1228, inst: 567

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1229, inst: 568

- INS: JE .exit
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1230, inst: 569

- INS: JMP .next_divider
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1231, inst: 570

- INS: INC %RDX
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1232, inst: 570

- INS: INC %RDX
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1233, inst: 571

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 29099070, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1234, inst: 571

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 29099070, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1235, inst: 571

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 29099070, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1236, inst: 571

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 29099070, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1237, inst: 571

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 29099070, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1238, inst: 572

- INS: JNE .next_number
- REG: {'RAX': 29099070, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1239, inst: 573

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 29099070, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1240, inst: 573

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 29099070, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1241, inst: 573

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 38798760, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1242, inst: 574

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 38798760, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1243, inst: 574

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 38798760, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1244, inst: 574

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 38798760, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1245, inst: 574

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 38798760, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1246, inst: 575

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1247, inst: 575

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1248, inst: 576

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 38798760, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1249, inst: 576

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1250, inst: 576

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1251, inst: 576

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1252, inst: 576

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1253, inst: 577

- INS: JNE .next_number
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1254, inst: 578

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1255, inst: 578

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1256, inst: 579

- INS: JE .exit
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1257, inst: 580

- INS: JMP .next_divider
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1258, inst: 581

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1259, inst: 581

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1260, inst: 582

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1261, inst: 582

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1262, inst: 582

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1263, inst: 582

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1264, inst: 582

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1265, inst: 583

- INS: JNE .next_number
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1266, inst: 584

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1267, inst: 584

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1268, inst: 585

- INS: JE .exit
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1269, inst: 586

- INS: JMP .next_divider
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1270, inst: 587

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1271, inst: 587

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1272, inst: 588

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1273, inst: 588

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1274, inst: 588

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1275, inst: 588

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1276, inst: 588

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1277, inst: 589

- INS: JNE .next_number
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1278, inst: 590

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1279, inst: 590

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1280, inst: 591

- INS: JE .exit
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1281, inst: 592

- INS: JMP .next_divider
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1282, inst: 593

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1283, inst: 593

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1284, inst: 594

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1285, inst: 594

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1286, inst: 594

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1287, inst: 594

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1288, inst: 594

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1289, inst: 595

- INS: JNE .next_number
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1290, inst: 596

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1291, inst: 596

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1292, inst: 597

- INS: JE .exit
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1293, inst: 598

- INS: JMP .next_divider
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1294, inst: 599

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1295, inst: 599

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1296, inst: 600

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1297, inst: 600

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1298, inst: 600

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1299, inst: 600

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1300, inst: 600

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1301, inst: 601

- INS: JNE .next_number
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1302, inst: 602

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1303, inst: 602

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1304, inst: 603

- INS: JE .exit
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1305, inst: 604

- INS: JMP .next_divider
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1306, inst: 605

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1307, inst: 605

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1308, inst: 606

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1309, inst: 606

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1310, inst: 606

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1311, inst: 606

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1312, inst: 606

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1313, inst: 607

- INS: JNE .next_number
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1314, inst: 608

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1315, inst: 608

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1316, inst: 609

- INS: JE .exit
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1317, inst: 610

- INS: JMP .next_divider
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1318, inst: 611

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1319, inst: 611

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1320, inst: 612

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1321, inst: 612

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1322, inst: 612

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1323, inst: 612

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1324, inst: 612

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1325, inst: 613

- INS: JNE .next_number
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1326, inst: 614

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1327, inst: 614

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1328, inst: 615

- INS: JE .exit
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1329, inst: 616

- INS: JMP .next_divider
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1330, inst: 617

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1331, inst: 617

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1332, inst: 618

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1333, inst: 618

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1334, inst: 618

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1335, inst: 618

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1336, inst: 618

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1337, inst: 619

- INS: JNE .next_number
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1338, inst: 620

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1339, inst: 620

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1340, inst: 621

- INS: JE .exit
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1341, inst: 622

- INS: JMP .next_divider
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1342, inst: 623

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1343, inst: 623

- INS: INC %RDX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1344, inst: 624

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 38798760, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1345, inst: 624

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1346, inst: 624

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1347, inst: 624

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 38798760, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1348, inst: 624

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 38798760, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1349, inst: 625

- INS: JNE .next_number
- REG: {'RAX': 38798760, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1350, inst: 626

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 38798760, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1351, inst: 626

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 38798760, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1352, inst: 626

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 48498450, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1353, inst: 627

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 48498450, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1354, inst: 627

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 48498450, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1355, inst: 627

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 48498450, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1356, inst: 627

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 48498450, 'RBX': 3, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1357, inst: 628

- INS: INC %RDX
- REG: {'RAX': 48498450, 'RBX': 3, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1358, inst: 628

- INS: INC %RDX
- REG: {'RAX': 48498450, 'RBX': 3, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1359, inst: 629

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 48498450, 'RBX': 3, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1360, inst: 629

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 48498450, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1361, inst: 629

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 48498450, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1362, inst: 629

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 48498450, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1363, inst: 629

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1364, inst: 630

- INS: JNE .next_number
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1365, inst: 631

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1366, inst: 631

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1367, inst: 632

- INS: JE .exit
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1368, inst: 633

- INS: JMP .next_divider
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1369, inst: 634

- INS: INC %RDX
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1370, inst: 634

- INS: INC %RDX
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1371, inst: 635

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1372, inst: 635

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 48498450, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1373, inst: 635

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 48498450, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1374, inst: 635

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 48498450, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1375, inst: 635

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1376, inst: 636

- INS: JNE .next_number
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1377, inst: 637

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1378, inst: 637

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1379, inst: 638

- INS: JE .exit
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1380, inst: 639

- INS: JMP .next_divider
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1381, inst: 640

- INS: INC %RDX
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1382, inst: 640

- INS: INC %RDX
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1383, inst: 641

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1384, inst: 641

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 48498450, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1385, inst: 641

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 48498450, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1386, inst: 641

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 48498450, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1387, inst: 641

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1388, inst: 642

- INS: JNE .next_number
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1389, inst: 643

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1390, inst: 643

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1391, inst: 644

- INS: JE .exit
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1392, inst: 645

- INS: JMP .next_divider
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1393, inst: 646

- INS: INC %RDX
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1394, inst: 646

- INS: INC %RDX
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1395, inst: 647

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 48498450, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1396, inst: 647

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 48498450, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1397, inst: 647

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 48498450, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1398, inst: 647

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 48498450, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1399, inst: 647

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 48498450, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1400, inst: 648

- INS: JNE .next_number
- REG: {'RAX': 48498450, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1401, inst: 649

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 48498450, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1402, inst: 649

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 48498450, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1403, inst: 649

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 58198140, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1404, inst: 650

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 58198140, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1405, inst: 650

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 58198140, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1406, inst: 650

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 58198140, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1407, inst: 650

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 58198140, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1408, inst: 651

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1409, inst: 651

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1410, inst: 652

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 58198140, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1411, inst: 652

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1412, inst: 652

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1413, inst: 652

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1414, inst: 652

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1415, inst: 653

- INS: JNE .next_number
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1416, inst: 654

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1417, inst: 654

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1418, inst: 655

- INS: JE .exit
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1419, inst: 656

- INS: JMP .next_divider
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1420, inst: 657

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1421, inst: 657

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1422, inst: 658

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1423, inst: 658

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1424, inst: 658

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1425, inst: 658

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1426, inst: 658

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1427, inst: 659

- INS: JNE .next_number
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1428, inst: 660

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1429, inst: 660

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1430, inst: 661

- INS: JE .exit
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1431, inst: 662

- INS: JMP .next_divider
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1432, inst: 663

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1433, inst: 663

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1434, inst: 664

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1435, inst: 664

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1436, inst: 664

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1437, inst: 664

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1438, inst: 664

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1439, inst: 665

- INS: JNE .next_number
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1440, inst: 666

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1441, inst: 666

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1442, inst: 667

- INS: JE .exit
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1443, inst: 668

- INS: JMP .next_divider
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1444, inst: 669

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1445, inst: 669

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1446, inst: 670

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1447, inst: 670

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1448, inst: 670

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1449, inst: 670

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1450, inst: 670

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1451, inst: 671

- INS: JNE .next_number
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1452, inst: 672

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1453, inst: 672

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1454, inst: 673

- INS: JE .exit
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1455, inst: 674

- INS: JMP .next_divider
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1456, inst: 675

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1457, inst: 675

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1458, inst: 676

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1459, inst: 676

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1460, inst: 676

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1461, inst: 676

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1462, inst: 676

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1463, inst: 677

- INS: JNE .next_number
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1464, inst: 678

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1465, inst: 678

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1466, inst: 679

- INS: JE .exit
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1467, inst: 680

- INS: JMP .next_divider
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1468, inst: 681

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1469, inst: 681

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1470, inst: 682

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1471, inst: 682

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1472, inst: 682

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1473, inst: 682

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1474, inst: 682

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1475, inst: 683

- INS: JNE .next_number
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1476, inst: 684

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1477, inst: 684

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1478, inst: 685

- INS: JE .exit
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1479, inst: 686

- INS: JMP .next_divider
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1480, inst: 687

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1481, inst: 687

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1482, inst: 688

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1483, inst: 688

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1484, inst: 688

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1485, inst: 688

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1486, inst: 688

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1487, inst: 689

- INS: JNE .next_number
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1488, inst: 690

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1489, inst: 690

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1490, inst: 691

- INS: JE .exit
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1491, inst: 692

- INS: JMP .next_divider
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1492, inst: 693

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1493, inst: 693

- INS: INC %RDX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1494, inst: 694

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 58198140, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1495, inst: 694

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1496, inst: 694

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1497, inst: 694

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 58198140, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1498, inst: 694

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 58198140, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1499, inst: 695

- INS: JNE .next_number
- REG: {'RAX': 58198140, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1500, inst: 696

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 58198140, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1501, inst: 696

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 58198140, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1502, inst: 696

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 67897830, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1503, inst: 697

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 67897830, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1504, inst: 697

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 67897830, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1505, inst: 697

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 67897830, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1506, inst: 697

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 67897830, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1507, inst: 698

- INS: INC %RDX
- REG: {'RAX': 67897830, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1508, inst: 698

- INS: INC %RDX
- REG: {'RAX': 67897830, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1509, inst: 699

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 67897830, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1510, inst: 699

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 67897830, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1511, inst: 699

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 67897830, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1512, inst: 699

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 67897830, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1513, inst: 699

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1514, inst: 700

- INS: JNE .next_number
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1515, inst: 701

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1516, inst: 701

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1517, inst: 702

- INS: JE .exit
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1518, inst: 703

- INS: JMP .next_divider
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1519, inst: 704

- INS: INC %RDX
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1520, inst: 704

- INS: INC %RDX
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1521, inst: 705

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1522, inst: 705

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 67897830, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1523, inst: 705

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 67897830, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1524, inst: 705

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 67897830, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1525, inst: 705

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1526, inst: 706

- INS: JNE .next_number
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1527, inst: 707

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1528, inst: 707

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1529, inst: 708

- INS: JE .exit
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1530, inst: 709

- INS: JMP .next_divider
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1531, inst: 710

- INS: INC %RDX
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1532, inst: 710

- INS: INC %RDX
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1533, inst: 711

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1534, inst: 711

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 67897830, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1535, inst: 711

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 67897830, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1536, inst: 711

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 67897830, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1537, inst: 711

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1538, inst: 712

- INS: JNE .next_number
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1539, inst: 713

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1540, inst: 713

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1541, inst: 714

- INS: JE .exit
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1542, inst: 715

- INS: JMP .next_divider
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1543, inst: 716

- INS: INC %RDX
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1544, inst: 716

- INS: INC %RDX
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1545, inst: 717

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 67897830, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1546, inst: 717

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 67897830, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1547, inst: 717

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 67897830, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1548, inst: 717

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 67897830, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1549, inst: 717

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 67897830, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1550, inst: 718

- INS: JNE .next_number
- REG: {'RAX': 67897830, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1551, inst: 719

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 67897830, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1552, inst: 719

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 67897830, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1553, inst: 719

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 77597520, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1554, inst: 720

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 77597520, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1555, inst: 720

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 77597520, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1556, inst: 720

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 77597520, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1557, inst: 720

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 77597520, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1558, inst: 721

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1559, inst: 721

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1560, inst: 722

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 77597520, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1561, inst: 722

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1562, inst: 722

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1563, inst: 722

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1564, inst: 722

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1565, inst: 723

- INS: JNE .next_number
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1566, inst: 724

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1567, inst: 724

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1568, inst: 725

- INS: JE .exit
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1569, inst: 726

- INS: JMP .next_divider
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1570, inst: 727

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1571, inst: 727

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1572, inst: 728

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1573, inst: 728

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1574, inst: 728

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1575, inst: 728

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1576, inst: 728

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1577, inst: 729

- INS: JNE .next_number
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1578, inst: 730

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1579, inst: 730

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1580, inst: 731

- INS: JE .exit
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1581, inst: 732

- INS: JMP .next_divider
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1582, inst: 733

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1583, inst: 733

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1584, inst: 734

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1585, inst: 734

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1586, inst: 734

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1587, inst: 734

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1588, inst: 734

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1589, inst: 735

- INS: JNE .next_number
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1590, inst: 736

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1591, inst: 736

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1592, inst: 737

- INS: JE .exit
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1593, inst: 738

- INS: JMP .next_divider
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1594, inst: 739

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1595, inst: 739

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1596, inst: 740

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1597, inst: 740

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1598, inst: 740

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1599, inst: 740

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1600, inst: 740

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1601, inst: 741

- INS: JNE .next_number
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1602, inst: 742

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1603, inst: 742

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1604, inst: 743

- INS: JE .exit
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1605, inst: 744

- INS: JMP .next_divider
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1606, inst: 745

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1607, inst: 745

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1608, inst: 746

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1609, inst: 746

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1610, inst: 746

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1611, inst: 746

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1612, inst: 746

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1613, inst: 747

- INS: JNE .next_number
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1614, inst: 748

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1615, inst: 748

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1616, inst: 749

- INS: JE .exit
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1617, inst: 750

- INS: JMP .next_divider
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1618, inst: 751

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1619, inst: 751

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1620, inst: 752

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1621, inst: 752

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1622, inst: 752

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1623, inst: 752

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1624, inst: 752

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1625, inst: 753

- INS: JNE .next_number
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1626, inst: 754

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1627, inst: 754

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1628, inst: 755

- INS: JE .exit
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1629, inst: 756

- INS: JMP .next_divider
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1630, inst: 757

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1631, inst: 757

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1632, inst: 758

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1633, inst: 758

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1634, inst: 758

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1635, inst: 758

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1636, inst: 758

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1637, inst: 759

- INS: JNE .next_number
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1638, inst: 760

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1639, inst: 760

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1640, inst: 761

- INS: JE .exit
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1641, inst: 762

- INS: JMP .next_divider
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1642, inst: 763

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1643, inst: 763

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1644, inst: 764

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1645, inst: 764

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1646, inst: 764

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1647, inst: 764

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1648, inst: 764

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1649, inst: 765

- INS: JNE .next_number
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1650, inst: 766

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1651, inst: 766

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1652, inst: 767

- INS: JE .exit
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1653, inst: 768

- INS: JMP .next_divider
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1654, inst: 769

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1655, inst: 769

- INS: INC %RDX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1656, inst: 770

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 77597520, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1657, inst: 770

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1658, inst: 770

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1659, inst: 770

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 77597520, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1660, inst: 770

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 77597520, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1661, inst: 771

- INS: JNE .next_number
- REG: {'RAX': 77597520, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1662, inst: 772

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 77597520, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1663, inst: 772

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 77597520, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1664, inst: 772

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 87297210, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1665, inst: 773

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 87297210, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1666, inst: 773

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 87297210, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1667, inst: 773

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 87297210, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1668, inst: 773

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 87297210, 'RBX': 6, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1669, inst: 774

- INS: INC %RDX
- REG: {'RAX': 87297210, 'RBX': 6, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1670, inst: 774

- INS: INC %RDX
- REG: {'RAX': 87297210, 'RBX': 6, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1671, inst: 775

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 87297210, 'RBX': 6, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1672, inst: 775

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 87297210, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1673, inst: 775

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 87297210, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1674, inst: 775

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 87297210, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1675, inst: 775

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1676, inst: 776

- INS: JNE .next_number
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1677, inst: 777

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1678, inst: 777

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1679, inst: 778

- INS: JE .exit
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1680, inst: 779

- INS: JMP .next_divider
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1681, inst: 780

- INS: INC %RDX
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1682, inst: 780

- INS: INC %RDX
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1683, inst: 781

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1684, inst: 781

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 87297210, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1685, inst: 781

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 87297210, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1686, inst: 781

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 87297210, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1687, inst: 781

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1688, inst: 782

- INS: JNE .next_number
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1689, inst: 783

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1690, inst: 783

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1691, inst: 784

- INS: JE .exit
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1692, inst: 785

- INS: JMP .next_divider
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1693, inst: 786

- INS: INC %RDX
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1694, inst: 786

- INS: INC %RDX
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1695, inst: 787

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1696, inst: 787

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 87297210, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1697, inst: 787

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 87297210, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1698, inst: 787

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 87297210, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1699, inst: 787

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1700, inst: 788

- INS: JNE .next_number
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1701, inst: 789

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1702, inst: 789

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1703, inst: 790

- INS: JE .exit
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1704, inst: 791

- INS: JMP .next_divider
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1705, inst: 792

- INS: INC %RDX
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1706, inst: 792

- INS: INC %RDX
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1707, inst: 793

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 87297210, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1708, inst: 793

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 87297210, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1709, inst: 793

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 87297210, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1710, inst: 793

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 87297210, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1711, inst: 793

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 87297210, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1712, inst: 794

- INS: JNE .next_number
- REG: {'RAX': 87297210, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1713, inst: 795

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 87297210, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1714, inst: 795

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 87297210, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1715, inst: 795

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 96996900, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1716, inst: 796

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 96996900, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1717, inst: 796

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 96996900, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1718, inst: 796

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 96996900, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1719, inst: 796

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 96996900, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1720, inst: 797

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1721, inst: 797

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1722, inst: 798

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 96996900, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1723, inst: 798

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1724, inst: 798

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1725, inst: 798

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1726, inst: 798

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1727, inst: 799

- INS: JNE .next_number
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1728, inst: 800

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1729, inst: 800

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1730, inst: 801

- INS: JE .exit
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1731, inst: 802

- INS: JMP .next_divider
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1732, inst: 803

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1733, inst: 803

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1734, inst: 804

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1735, inst: 804

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1736, inst: 804

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1737, inst: 804

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1738, inst: 804

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1739, inst: 805

- INS: JNE .next_number
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1740, inst: 806

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1741, inst: 806

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1742, inst: 807

- INS: JE .exit
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1743, inst: 808

- INS: JMP .next_divider
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1744, inst: 809

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1745, inst: 809

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1746, inst: 810

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1747, inst: 810

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1748, inst: 810

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1749, inst: 810

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1750, inst: 810

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1751, inst: 811

- INS: JNE .next_number
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1752, inst: 812

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1753, inst: 812

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1754, inst: 813

- INS: JE .exit
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1755, inst: 814

- INS: JMP .next_divider
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1756, inst: 815

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1757, inst: 815

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1758, inst: 816

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1759, inst: 816

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1760, inst: 816

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1761, inst: 816

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1762, inst: 816

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1763, inst: 817

- INS: JNE .next_number
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1764, inst: 818

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1765, inst: 818

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1766, inst: 819

- INS: JE .exit
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1767, inst: 820

- INS: JMP .next_divider
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1768, inst: 821

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1769, inst: 821

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1770, inst: 822

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1771, inst: 822

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1772, inst: 822

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1773, inst: 822

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1774, inst: 822

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1775, inst: 823

- INS: JNE .next_number
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1776, inst: 824

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1777, inst: 824

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1778, inst: 825

- INS: JE .exit
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1779, inst: 826

- INS: JMP .next_divider
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1780, inst: 827

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1781, inst: 827

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1782, inst: 828

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1783, inst: 828

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1784, inst: 828

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1785, inst: 828

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1786, inst: 828

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1787, inst: 829

- INS: JNE .next_number
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1788, inst: 830

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1789, inst: 830

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1790, inst: 831

- INS: JE .exit
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1791, inst: 832

- INS: JMP .next_divider
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1792, inst: 833

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1793, inst: 833

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1794, inst: 834

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1795, inst: 834

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1796, inst: 834

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1797, inst: 834

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1798, inst: 834

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1799, inst: 835

- INS: JNE .next_number
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1800, inst: 836

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1801, inst: 836

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1802, inst: 837

- INS: JE .exit
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1803, inst: 838

- INS: JMP .next_divider
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1804, inst: 839

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1805, inst: 839

- INS: INC %RDX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1806, inst: 840

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 96996900, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1807, inst: 840

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1808, inst: 840

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1809, inst: 840

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 96996900, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1810, inst: 840

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 96996900, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1811, inst: 841

- INS: JNE .next_number
- REG: {'RAX': 96996900, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1812, inst: 842

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 96996900, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1813, inst: 842

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 96996900, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1814, inst: 842

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 106696590, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1815, inst: 843

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 106696590, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1816, inst: 843

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 106696590, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1817, inst: 843

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 106696590, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1818, inst: 843

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 106696590, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1819, inst: 844

- INS: INC %RDX
- REG: {'RAX': 106696590, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1820, inst: 844

- INS: INC %RDX
- REG: {'RAX': 106696590, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1821, inst: 845

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 106696590, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1822, inst: 845

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 106696590, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1823, inst: 845

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 106696590, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1824, inst: 845

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 106696590, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1825, inst: 845

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1826, inst: 846

- INS: JNE .next_number
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1827, inst: 847

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1828, inst: 847

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1829, inst: 848

- INS: JE .exit
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1830, inst: 849

- INS: JMP .next_divider
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1831, inst: 850

- INS: INC %RDX
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1832, inst: 850

- INS: INC %RDX
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1833, inst: 851

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1834, inst: 851

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 106696590, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1835, inst: 851

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 106696590, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1836, inst: 851

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 106696590, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1837, inst: 851

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1838, inst: 852

- INS: JNE .next_number
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1839, inst: 853

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1840, inst: 853

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1841, inst: 854

- INS: JE .exit
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1842, inst: 855

- INS: JMP .next_divider
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1843, inst: 856

- INS: INC %RDX
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1844, inst: 856

- INS: INC %RDX
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1845, inst: 857

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1846, inst: 857

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 106696590, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1847, inst: 857

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 106696590, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1848, inst: 857

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 106696590, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1849, inst: 857

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1850, inst: 858

- INS: JNE .next_number
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1851, inst: 859

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1852, inst: 859

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1853, inst: 860

- INS: JE .exit
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1854, inst: 861

- INS: JMP .next_divider
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1855, inst: 862

- INS: INC %RDX
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1856, inst: 862

- INS: INC %RDX
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1857, inst: 863

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 106696590, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1858, inst: 863

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 106696590, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1859, inst: 863

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 106696590, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1860, inst: 863

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 106696590, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1861, inst: 863

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 106696590, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1862, inst: 864

- INS: JNE .next_number
- REG: {'RAX': 106696590, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1863, inst: 865

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 106696590, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1864, inst: 865

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 106696590, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1865, inst: 865

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 116396280, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1866, inst: 866

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 116396280, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1867, inst: 866

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 116396280, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1868, inst: 866

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 116396280, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1869, inst: 866

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 116396280, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1870, inst: 867

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1871, inst: 867

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1872, inst: 868

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1873, inst: 868

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1874, inst: 868

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1875, inst: 868

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1876, inst: 868

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1877, inst: 869

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1878, inst: 870

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1879, inst: 870

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1880, inst: 871

- INS: JE .exit
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1881, inst: 872

- INS: JMP .next_divider
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1882, inst: 873

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1883, inst: 873

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1884, inst: 874

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1885, inst: 874

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1886, inst: 874

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1887, inst: 874

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1888, inst: 874

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1889, inst: 875

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1890, inst: 876

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1891, inst: 876

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1892, inst: 877

- INS: JE .exit
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1893, inst: 878

- INS: JMP .next_divider
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1894, inst: 879

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1895, inst: 879

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1896, inst: 880

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1897, inst: 880

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1898, inst: 880

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1899, inst: 880

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1900, inst: 880

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1901, inst: 881

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1902, inst: 882

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1903, inst: 882

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1904, inst: 883

- INS: JE .exit
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1905, inst: 884

- INS: JMP .next_divider
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1906, inst: 885

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1907, inst: 885

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1908, inst: 886

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1909, inst: 886

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1910, inst: 886

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1911, inst: 886

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1912, inst: 886

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1913, inst: 887

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1914, inst: 888

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1915, inst: 888

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1916, inst: 889

- INS: JE .exit
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1917, inst: 890

- INS: JMP .next_divider
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1918, inst: 891

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1919, inst: 891

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1920, inst: 892

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1921, inst: 892

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1922, inst: 892

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1923, inst: 892

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1924, inst: 892

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1925, inst: 893

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1926, inst: 894

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1927, inst: 894

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1928, inst: 895

- INS: JE .exit
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1929, inst: 896

- INS: JMP .next_divider
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1930, inst: 897

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1931, inst: 897

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1932, inst: 898

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1933, inst: 898

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1934, inst: 898

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1935, inst: 898

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1936, inst: 898

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1937, inst: 899

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1938, inst: 900

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1939, inst: 900

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1940, inst: 901

- INS: JE .exit
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1941, inst: 902

- INS: JMP .next_divider
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1942, inst: 903

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1943, inst: 903

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1944, inst: 904

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1945, inst: 904

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1946, inst: 904

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1947, inst: 904

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1948, inst: 904

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1949, inst: 905

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1950, inst: 906

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1951, inst: 906

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1952, inst: 907

- INS: JE .exit
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1953, inst: 908

- INS: JMP .next_divider
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1954, inst: 909

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1955, inst: 909

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1956, inst: 910

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1957, inst: 910

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1958, inst: 910

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1959, inst: 910

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1960, inst: 910

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1961, inst: 911

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1962, inst: 912

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1963, inst: 912

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1964, inst: 913

- INS: JE .exit
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1965, inst: 914

- INS: JMP .next_divider
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1966, inst: 915

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1967, inst: 915

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1968, inst: 916

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1969, inst: 916

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1970, inst: 916

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1971, inst: 916

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1972, inst: 916

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1973, inst: 917

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1974, inst: 918

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1975, inst: 918

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1976, inst: 919

- INS: JE .exit
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1977, inst: 920

- INS: JMP .next_divider
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1978, inst: 921

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1979, inst: 921

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1980, inst: 922

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1981, inst: 922

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 10, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1982, inst: 922

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 10, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1983, inst: 922

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 10, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1984, inst: 922

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1985, inst: 923

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1986, inst: 924

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1987, inst: 924

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1988, inst: 925

- INS: JE .exit
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1989, inst: 926

- INS: JMP .next_divider
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1990, inst: 927

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1991, inst: 927

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1992, inst: 928

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1993, inst: 928

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 11, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1994, inst: 928

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 11, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 1995, inst: 928

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 11, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1996, inst: 928

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1997, inst: 929

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1998, inst: 930

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 1999, inst: 930

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2000, inst: 931

- INS: JE .exit
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2001, inst: 932

- INS: JMP .next_divider
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2002, inst: 933

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2003, inst: 933

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2004, inst: 934

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2005, inst: 934

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 12, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2006, inst: 934

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 12, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2007, inst: 934

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 12, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2008, inst: 934

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2009, inst: 935

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2010, inst: 936

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2011, inst: 936

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2012, inst: 937

- INS: JE .exit
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2013, inst: 938

- INS: JMP .next_divider
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2014, inst: 939

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2015, inst: 939

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2016, inst: 940

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2017, inst: 940

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 13, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2018, inst: 940

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 13, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2019, inst: 940

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 13, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2020, inst: 940

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2021, inst: 941

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2022, inst: 942

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2023, inst: 942

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2024, inst: 943

- INS: JE .exit
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2025, inst: 944

- INS: JMP .next_divider
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2026, inst: 945

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2027, inst: 945

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2028, inst: 946

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2029, inst: 946

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 14, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2030, inst: 946

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 14, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2031, inst: 946

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 14, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2032, inst: 946

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2033, inst: 947

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2034, inst: 948

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2035, inst: 948

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2036, inst: 949

- INS: JE .exit
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2037, inst: 950

- INS: JMP .next_divider
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2038, inst: 951

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2039, inst: 951

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2040, inst: 952

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2041, inst: 952

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 15, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2042, inst: 952

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 15, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2043, inst: 952

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 15, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2044, inst: 952

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2045, inst: 953

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2046, inst: 954

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2047, inst: 954

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2048, inst: 955

- INS: JE .exit
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2049, inst: 956

- INS: JMP .next_divider
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2050, inst: 957

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2051, inst: 957

- INS: INC %RDX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2052, inst: 958

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 116396280, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2053, inst: 958

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 16, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2054, inst: 958

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 16, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2055, inst: 958

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 116396280, 'RDX': 16, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2056, inst: 958

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 116396280, 'RBX': 8, 'RDX': 16, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2057, inst: 959

- INS: JNE .next_number
- REG: {'RAX': 116396280, 'RBX': 8, 'RDX': 16, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2058, inst: 960

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 116396280, 'RBX': 8, 'RDX': 16, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2059, inst: 960

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 116396280, 'RBX': 8, 'RDX': 16, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2060, inst: 960

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 126095970, 'RBX': 8, 'RDX': 16, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2061, inst: 961

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 126095970, 'RBX': 8, 'RDX': 16, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2062, inst: 961

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 126095970, 'RBX': 8, 'RDX': 16, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2063, inst: 961

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 126095970, 'RBX': 8, 'RDX': 16, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2064, inst: 961

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 126095970, 'RBX': 8, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2065, inst: 962

- INS: INC %RDX
- REG: {'RAX': 126095970, 'RBX': 8, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2066, inst: 962

- INS: INC %RDX
- REG: {'RAX': 126095970, 'RBX': 8, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2067, inst: 963

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 126095970, 'RBX': 8, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2068, inst: 963

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 126095970, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2069, inst: 963

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 126095970, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2070, inst: 963

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 126095970, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2071, inst: 963

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2072, inst: 964

- INS: JNE .next_number
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2073, inst: 965

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2074, inst: 965

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2075, inst: 966

- INS: JE .exit
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2076, inst: 967

- INS: JMP .next_divider
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2077, inst: 968

- INS: INC %RDX
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2078, inst: 968

- INS: INC %RDX
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2079, inst: 969

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2080, inst: 969

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 126095970, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2081, inst: 969

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 126095970, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2082, inst: 969

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 126095970, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2083, inst: 969

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2084, inst: 970

- INS: JNE .next_number
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2085, inst: 971

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2086, inst: 971

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2087, inst: 972

- INS: JE .exit
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2088, inst: 973

- INS: JMP .next_divider
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2089, inst: 974

- INS: INC %RDX
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2090, inst: 974

- INS: INC %RDX
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2091, inst: 975

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2092, inst: 975

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 126095970, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2093, inst: 975

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 126095970, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2094, inst: 975

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 126095970, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2095, inst: 975

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2096, inst: 976

- INS: JNE .next_number
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2097, inst: 977

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2098, inst: 977

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2099, inst: 978

- INS: JE .exit
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2100, inst: 979

- INS: JMP .next_divider
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2101, inst: 980

- INS: INC %RDX
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2102, inst: 980

- INS: INC %RDX
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2103, inst: 981

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 126095970, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2104, inst: 981

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 126095970, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2105, inst: 981

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 126095970, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2106, inst: 981

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 126095970, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2107, inst: 981

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 126095970, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2108, inst: 982

- INS: JNE .next_number
- REG: {'RAX': 126095970, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2109, inst: 983

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 126095970, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2110, inst: 983

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 126095970, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2111, inst: 983

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 135795660, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2112, inst: 984

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 135795660, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2113, inst: 984

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 135795660, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2114, inst: 984

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 135795660, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2115, inst: 984

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 135795660, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2116, inst: 985

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2117, inst: 985

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2118, inst: 986

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 135795660, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2119, inst: 986

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2120, inst: 986

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2121, inst: 986

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2122, inst: 986

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2123, inst: 987

- INS: JNE .next_number
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2124, inst: 988

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2125, inst: 988

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2126, inst: 989

- INS: JE .exit
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2127, inst: 990

- INS: JMP .next_divider
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2128, inst: 991

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2129, inst: 991

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2130, inst: 992

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2131, inst: 992

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2132, inst: 992

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2133, inst: 992

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2134, inst: 992

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2135, inst: 993

- INS: JNE .next_number
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2136, inst: 994

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2137, inst: 994

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2138, inst: 995

- INS: JE .exit
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2139, inst: 996

- INS: JMP .next_divider
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2140, inst: 997

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2141, inst: 997

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2142, inst: 998

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2143, inst: 998

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2144, inst: 998

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2145, inst: 998

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2146, inst: 998

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2147, inst: 999

- INS: JNE .next_number
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2148, inst: 1000

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2149, inst: 1000

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2150, inst: 1001

- INS: JE .exit
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2151, inst: 1002

- INS: JMP .next_divider
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2152, inst: 1003

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2153, inst: 1003

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2154, inst: 1004

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2155, inst: 1004

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2156, inst: 1004

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2157, inst: 1004

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2158, inst: 1004

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2159, inst: 1005

- INS: JNE .next_number
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2160, inst: 1006

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2161, inst: 1006

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2162, inst: 1007

- INS: JE .exit
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2163, inst: 1008

- INS: JMP .next_divider
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2164, inst: 1009

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2165, inst: 1009

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2166, inst: 1010

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2167, inst: 1010

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2168, inst: 1010

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2169, inst: 1010

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2170, inst: 1010

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2171, inst: 1011

- INS: JNE .next_number
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2172, inst: 1012

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2173, inst: 1012

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2174, inst: 1013

- INS: JE .exit
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2175, inst: 1014

- INS: JMP .next_divider
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2176, inst: 1015

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2177, inst: 1015

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2178, inst: 1016

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2179, inst: 1016

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2180, inst: 1016

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2181, inst: 1016

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2182, inst: 1016

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2183, inst: 1017

- INS: JNE .next_number
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2184, inst: 1018

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2185, inst: 1018

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2186, inst: 1019

- INS: JE .exit
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2187, inst: 1020

- INS: JMP .next_divider
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2188, inst: 1021

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2189, inst: 1021

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2190, inst: 1022

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2191, inst: 1022

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2192, inst: 1022

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2193, inst: 1022

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2194, inst: 1022

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2195, inst: 1023

- INS: JNE .next_number
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2196, inst: 1024

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2197, inst: 1024

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2198, inst: 1025

- INS: JE .exit
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2199, inst: 1026

- INS: JMP .next_divider
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2200, inst: 1027

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2201, inst: 1027

- INS: INC %RDX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2202, inst: 1028

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 135795660, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2203, inst: 1028

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2204, inst: 1028

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2205, inst: 1028

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 135795660, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2206, inst: 1028

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 135795660, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2207, inst: 1029

- INS: JNE .next_number
- REG: {'RAX': 135795660, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2208, inst: 1030

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 135795660, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2209, inst: 1030

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 135795660, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2210, inst: 1030

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 145495350, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2211, inst: 1031

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 145495350, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2212, inst: 1031

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 145495350, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2213, inst: 1031

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 145495350, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2214, inst: 1031

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 145495350, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2215, inst: 1032

- INS: INC %RDX
- REG: {'RAX': 145495350, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2216, inst: 1032

- INS: INC %RDX
- REG: {'RAX': 145495350, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2217, inst: 1033

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 145495350, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2218, inst: 1033

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 145495350, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2219, inst: 1033

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 145495350, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2220, inst: 1033

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 145495350, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2221, inst: 1033

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2222, inst: 1034

- INS: JNE .next_number
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2223, inst: 1035

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2224, inst: 1035

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2225, inst: 1036

- INS: JE .exit
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2226, inst: 1037

- INS: JMP .next_divider
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2227, inst: 1038

- INS: INC %RDX
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2228, inst: 1038

- INS: INC %RDX
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2229, inst: 1039

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2230, inst: 1039

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 145495350, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2231, inst: 1039

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 145495350, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2232, inst: 1039

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 145495350, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2233, inst: 1039

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2234, inst: 1040

- INS: JNE .next_number
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2235, inst: 1041

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2236, inst: 1041

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2237, inst: 1042

- INS: JE .exit
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2238, inst: 1043

- INS: JMP .next_divider
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2239, inst: 1044

- INS: INC %RDX
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2240, inst: 1044

- INS: INC %RDX
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2241, inst: 1045

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2242, inst: 1045

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 145495350, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2243, inst: 1045

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 145495350, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2244, inst: 1045

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 145495350, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2245, inst: 1045

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2246, inst: 1046

- INS: JNE .next_number
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2247, inst: 1047

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2248, inst: 1047

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2249, inst: 1048

- INS: JE .exit
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2250, inst: 1049

- INS: JMP .next_divider
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2251, inst: 1050

- INS: INC %RDX
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2252, inst: 1050

- INS: INC %RDX
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2253, inst: 1051

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 145495350, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2254, inst: 1051

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 145495350, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2255, inst: 1051

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 145495350, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2256, inst: 1051

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 145495350, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2257, inst: 1051

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 145495350, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2258, inst: 1052

- INS: JNE .next_number
- REG: {'RAX': 145495350, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2259, inst: 1053

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 145495350, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2260, inst: 1053

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 145495350, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2261, inst: 1053

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 155195040, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2262, inst: 1054

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 155195040, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2263, inst: 1054

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 155195040, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2264, inst: 1054

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 155195040, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2265, inst: 1054

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 155195040, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2266, inst: 1055

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2267, inst: 1055

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2268, inst: 1056

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 155195040, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2269, inst: 1056

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2270, inst: 1056

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2271, inst: 1056

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2272, inst: 1056

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2273, inst: 1057

- INS: JNE .next_number
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2274, inst: 1058

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2275, inst: 1058

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2276, inst: 1059

- INS: JE .exit
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2277, inst: 1060

- INS: JMP .next_divider
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2278, inst: 1061

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2279, inst: 1061

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2280, inst: 1062

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2281, inst: 1062

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2282, inst: 1062

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2283, inst: 1062

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2284, inst: 1062

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2285, inst: 1063

- INS: JNE .next_number
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2286, inst: 1064

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2287, inst: 1064

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2288, inst: 1065

- INS: JE .exit
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2289, inst: 1066

- INS: JMP .next_divider
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2290, inst: 1067

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2291, inst: 1067

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2292, inst: 1068

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2293, inst: 1068

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2294, inst: 1068

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2295, inst: 1068

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2296, inst: 1068

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2297, inst: 1069

- INS: JNE .next_number
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2298, inst: 1070

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2299, inst: 1070

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2300, inst: 1071

- INS: JE .exit
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2301, inst: 1072

- INS: JMP .next_divider
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2302, inst: 1073

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2303, inst: 1073

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2304, inst: 1074

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2305, inst: 1074

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2306, inst: 1074

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2307, inst: 1074

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2308, inst: 1074

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2309, inst: 1075

- INS: JNE .next_number
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2310, inst: 1076

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2311, inst: 1076

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2312, inst: 1077

- INS: JE .exit
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2313, inst: 1078

- INS: JMP .next_divider
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2314, inst: 1079

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2315, inst: 1079

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2316, inst: 1080

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2317, inst: 1080

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2318, inst: 1080

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2319, inst: 1080

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2320, inst: 1080

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2321, inst: 1081

- INS: JNE .next_number
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2322, inst: 1082

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2323, inst: 1082

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2324, inst: 1083

- INS: JE .exit
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2325, inst: 1084

- INS: JMP .next_divider
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2326, inst: 1085

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2327, inst: 1085

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2328, inst: 1086

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2329, inst: 1086

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2330, inst: 1086

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2331, inst: 1086

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2332, inst: 1086

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2333, inst: 1087

- INS: JNE .next_number
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2334, inst: 1088

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2335, inst: 1088

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2336, inst: 1089

- INS: JE .exit
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2337, inst: 1090

- INS: JMP .next_divider
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2338, inst: 1091

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2339, inst: 1091

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2340, inst: 1092

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2341, inst: 1092

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2342, inst: 1092

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2343, inst: 1092

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2344, inst: 1092

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2345, inst: 1093

- INS: JNE .next_number
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2346, inst: 1094

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2347, inst: 1094

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2348, inst: 1095

- INS: JE .exit
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2349, inst: 1096

- INS: JMP .next_divider
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2350, inst: 1097

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2351, inst: 1097

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2352, inst: 1098

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2353, inst: 1098

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2354, inst: 1098

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2355, inst: 1098

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2356, inst: 1098

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2357, inst: 1099

- INS: JNE .next_number
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2358, inst: 1100

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2359, inst: 1100

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2360, inst: 1101

- INS: JE .exit
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2361, inst: 1102

- INS: JMP .next_divider
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2362, inst: 1103

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2363, inst: 1103

- INS: INC %RDX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2364, inst: 1104

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 155195040, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2365, inst: 1104

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2366, inst: 1104

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2367, inst: 1104

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 155195040, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2368, inst: 1104

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 155195040, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2369, inst: 1105

- INS: JNE .next_number
- REG: {'RAX': 155195040, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2370, inst: 1106

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 155195040, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2371, inst: 1106

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 155195040, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2372, inst: 1106

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 164894730, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2373, inst: 1107

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 164894730, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2374, inst: 1107

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 164894730, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2375, inst: 1107

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 164894730, 'RBX': 3, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2376, inst: 1107

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 164894730, 'RBX': 3, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2377, inst: 1108

- INS: INC %RDX
- REG: {'RAX': 164894730, 'RBX': 3, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2378, inst: 1108

- INS: INC %RDX
- REG: {'RAX': 164894730, 'RBX': 3, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2379, inst: 1109

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 164894730, 'RBX': 3, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2380, inst: 1109

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 164894730, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2381, inst: 1109

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 164894730, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2382, inst: 1109

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 164894730, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2383, inst: 1109

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2384, inst: 1110

- INS: JNE .next_number
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2385, inst: 1111

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2386, inst: 1111

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2387, inst: 1112

- INS: JE .exit
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2388, inst: 1113

- INS: JMP .next_divider
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2389, inst: 1114

- INS: INC %RDX
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2390, inst: 1114

- INS: INC %RDX
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2391, inst: 1115

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2392, inst: 1115

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 164894730, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2393, inst: 1115

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 164894730, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2394, inst: 1115

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 164894730, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2395, inst: 1115

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2396, inst: 1116

- INS: JNE .next_number
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2397, inst: 1117

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2398, inst: 1117

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2399, inst: 1118

- INS: JE .exit
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2400, inst: 1119

- INS: JMP .next_divider
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2401, inst: 1120

- INS: INC %RDX
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2402, inst: 1120

- INS: INC %RDX
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2403, inst: 1121

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2404, inst: 1121

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 164894730, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2405, inst: 1121

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 164894730, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2406, inst: 1121

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 164894730, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2407, inst: 1121

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2408, inst: 1122

- INS: JNE .next_number
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2409, inst: 1123

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2410, inst: 1123

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2411, inst: 1124

- INS: JE .exit
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2412, inst: 1125

- INS: JMP .next_divider
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2413, inst: 1126

- INS: INC %RDX
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2414, inst: 1126

- INS: INC %RDX
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2415, inst: 1127

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 164894730, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2416, inst: 1127

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 164894730, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2417, inst: 1127

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 164894730, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2418, inst: 1127

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 164894730, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2419, inst: 1127

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 164894730, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2420, inst: 1128

- INS: JNE .next_number
- REG: {'RAX': 164894730, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2421, inst: 1129

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 164894730, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2422, inst: 1129

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 164894730, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2423, inst: 1129

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 174594420, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2424, inst: 1130

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 174594420, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2425, inst: 1130

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 174594420, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2426, inst: 1130

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 174594420, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2427, inst: 1130

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 174594420, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2428, inst: 1131

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2429, inst: 1131

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2430, inst: 1132

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 174594420, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2431, inst: 1132

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2432, inst: 1132

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2433, inst: 1132

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2434, inst: 1132

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2435, inst: 1133

- INS: JNE .next_number
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2436, inst: 1134

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2437, inst: 1134

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2438, inst: 1135

- INS: JE .exit
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2439, inst: 1136

- INS: JMP .next_divider
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2440, inst: 1137

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2441, inst: 1137

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2442, inst: 1138

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2443, inst: 1138

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2444, inst: 1138

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2445, inst: 1138

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2446, inst: 1138

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2447, inst: 1139

- INS: JNE .next_number
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2448, inst: 1140

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2449, inst: 1140

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2450, inst: 1141

- INS: JE .exit
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2451, inst: 1142

- INS: JMP .next_divider
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2452, inst: 1143

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2453, inst: 1143

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2454, inst: 1144

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2455, inst: 1144

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2456, inst: 1144

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2457, inst: 1144

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2458, inst: 1144

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2459, inst: 1145

- INS: JNE .next_number
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2460, inst: 1146

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2461, inst: 1146

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2462, inst: 1147

- INS: JE .exit
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2463, inst: 1148

- INS: JMP .next_divider
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2464, inst: 1149

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2465, inst: 1149

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2466, inst: 1150

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2467, inst: 1150

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2468, inst: 1150

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2469, inst: 1150

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2470, inst: 1150

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2471, inst: 1151

- INS: JNE .next_number
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2472, inst: 1152

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2473, inst: 1152

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2474, inst: 1153

- INS: JE .exit
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2475, inst: 1154

- INS: JMP .next_divider
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2476, inst: 1155

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2477, inst: 1155

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2478, inst: 1156

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2479, inst: 1156

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2480, inst: 1156

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2481, inst: 1156

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2482, inst: 1156

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2483, inst: 1157

- INS: JNE .next_number
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2484, inst: 1158

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2485, inst: 1158

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2486, inst: 1159

- INS: JE .exit
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2487, inst: 1160

- INS: JMP .next_divider
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2488, inst: 1161

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2489, inst: 1161

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2490, inst: 1162

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2491, inst: 1162

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2492, inst: 1162

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2493, inst: 1162

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2494, inst: 1162

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2495, inst: 1163

- INS: JNE .next_number
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2496, inst: 1164

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2497, inst: 1164

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2498, inst: 1165

- INS: JE .exit
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2499, inst: 1166

- INS: JMP .next_divider
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2500, inst: 1167

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2501, inst: 1167

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2502, inst: 1168

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2503, inst: 1168

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2504, inst: 1168

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2505, inst: 1168

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2506, inst: 1168

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2507, inst: 1169

- INS: JNE .next_number
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2508, inst: 1170

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2509, inst: 1170

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2510, inst: 1171

- INS: JE .exit
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2511, inst: 1172

- INS: JMP .next_divider
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2512, inst: 1173

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2513, inst: 1173

- INS: INC %RDX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2514, inst: 1174

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 174594420, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2515, inst: 1174

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2516, inst: 1174

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2517, inst: 1174

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 174594420, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2518, inst: 1174

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 174594420, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2519, inst: 1175

- INS: JNE .next_number
- REG: {'RAX': 174594420, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2520, inst: 1176

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 174594420, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2521, inst: 1176

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 174594420, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2522, inst: 1176

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 184294110, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2523, inst: 1177

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 184294110, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2524, inst: 1177

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 184294110, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2525, inst: 1177

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 184294110, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2526, inst: 1177

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 184294110, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2527, inst: 1178

- INS: INC %RDX
- REG: {'RAX': 184294110, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2528, inst: 1178

- INS: INC %RDX
- REG: {'RAX': 184294110, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2529, inst: 1179

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 184294110, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2530, inst: 1179

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 184294110, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2531, inst: 1179

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 184294110, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2532, inst: 1179

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 184294110, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2533, inst: 1179

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2534, inst: 1180

- INS: JNE .next_number
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2535, inst: 1181

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2536, inst: 1181

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2537, inst: 1182

- INS: JE .exit
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2538, inst: 1183

- INS: JMP .next_divider
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2539, inst: 1184

- INS: INC %RDX
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2540, inst: 1184

- INS: INC %RDX
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2541, inst: 1185

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2542, inst: 1185

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 184294110, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2543, inst: 1185

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 184294110, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2544, inst: 1185

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 184294110, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2545, inst: 1185

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2546, inst: 1186

- INS: JNE .next_number
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2547, inst: 1187

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2548, inst: 1187

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2549, inst: 1188

- INS: JE .exit
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2550, inst: 1189

- INS: JMP .next_divider
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2551, inst: 1190

- INS: INC %RDX
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2552, inst: 1190

- INS: INC %RDX
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2553, inst: 1191

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2554, inst: 1191

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 184294110, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2555, inst: 1191

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 184294110, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2556, inst: 1191

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 184294110, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2557, inst: 1191

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2558, inst: 1192

- INS: JNE .next_number
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2559, inst: 1193

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2560, inst: 1193

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2561, inst: 1194

- INS: JE .exit
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2562, inst: 1195

- INS: JMP .next_divider
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2563, inst: 1196

- INS: INC %RDX
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2564, inst: 1196

- INS: INC %RDX
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2565, inst: 1197

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 184294110, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2566, inst: 1197

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 184294110, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2567, inst: 1197

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 184294110, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2568, inst: 1197

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 184294110, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2569, inst: 1197

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 184294110, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2570, inst: 1198

- INS: JNE .next_number
- REG: {'RAX': 184294110, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2571, inst: 1199

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 184294110, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2572, inst: 1199

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 184294110, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2573, inst: 1199

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 193993800, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2574, inst: 1200

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 193993800, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2575, inst: 1200

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 193993800, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2576, inst: 1200

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 193993800, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2577, inst: 1200

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 193993800, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2578, inst: 1201

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2579, inst: 1201

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2580, inst: 1202

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 193993800, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2581, inst: 1202

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2582, inst: 1202

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2583, inst: 1202

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2584, inst: 1202

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2585, inst: 1203

- INS: JNE .next_number
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2586, inst: 1204

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2587, inst: 1204

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2588, inst: 1205

- INS: JE .exit
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2589, inst: 1206

- INS: JMP .next_divider
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2590, inst: 1207

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2591, inst: 1207

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2592, inst: 1208

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2593, inst: 1208

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2594, inst: 1208

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2595, inst: 1208

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2596, inst: 1208

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2597, inst: 1209

- INS: JNE .next_number
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2598, inst: 1210

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2599, inst: 1210

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2600, inst: 1211

- INS: JE .exit
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2601, inst: 1212

- INS: JMP .next_divider
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2602, inst: 1213

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2603, inst: 1213

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2604, inst: 1214

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2605, inst: 1214

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2606, inst: 1214

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2607, inst: 1214

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2608, inst: 1214

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2609, inst: 1215

- INS: JNE .next_number
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2610, inst: 1216

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2611, inst: 1216

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2612, inst: 1217

- INS: JE .exit
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2613, inst: 1218

- INS: JMP .next_divider
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2614, inst: 1219

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2615, inst: 1219

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2616, inst: 1220

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2617, inst: 1220

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2618, inst: 1220

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2619, inst: 1220

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2620, inst: 1220

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2621, inst: 1221

- INS: JNE .next_number
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2622, inst: 1222

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2623, inst: 1222

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2624, inst: 1223

- INS: JE .exit
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2625, inst: 1224

- INS: JMP .next_divider
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2626, inst: 1225

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2627, inst: 1225

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2628, inst: 1226

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2629, inst: 1226

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2630, inst: 1226

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2631, inst: 1226

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2632, inst: 1226

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2633, inst: 1227

- INS: JNE .next_number
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2634, inst: 1228

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2635, inst: 1228

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2636, inst: 1229

- INS: JE .exit
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2637, inst: 1230

- INS: JMP .next_divider
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2638, inst: 1231

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2639, inst: 1231

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2640, inst: 1232

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2641, inst: 1232

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2642, inst: 1232

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2643, inst: 1232

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2644, inst: 1232

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2645, inst: 1233

- INS: JNE .next_number
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2646, inst: 1234

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2647, inst: 1234

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2648, inst: 1235

- INS: JE .exit
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2649, inst: 1236

- INS: JMP .next_divider
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2650, inst: 1237

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2651, inst: 1237

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2652, inst: 1238

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2653, inst: 1238

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2654, inst: 1238

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2655, inst: 1238

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2656, inst: 1238

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2657, inst: 1239

- INS: JNE .next_number
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2658, inst: 1240

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2659, inst: 1240

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2660, inst: 1241

- INS: JE .exit
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2661, inst: 1242

- INS: JMP .next_divider
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2662, inst: 1243

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2663, inst: 1243

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2664, inst: 1244

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2665, inst: 1244

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2666, inst: 1244

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2667, inst: 1244

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2668, inst: 1244

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2669, inst: 1245

- INS: JNE .next_number
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2670, inst: 1246

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2671, inst: 1246

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2672, inst: 1247

- INS: JE .exit
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2673, inst: 1248

- INS: JMP .next_divider
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2674, inst: 1249

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2675, inst: 1249

- INS: INC %RDX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2676, inst: 1250

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 193993800, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2677, inst: 1250

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2678, inst: 1250

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2679, inst: 1250

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 193993800, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2680, inst: 1250

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 193993800, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2681, inst: 1251

- INS: JNE .next_number
- REG: {'RAX': 193993800, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2682, inst: 1252

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 193993800, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2683, inst: 1252

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 193993800, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2684, inst: 1252

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 203693490, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2685, inst: 1253

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 203693490, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2686, inst: 1253

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 203693490, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2687, inst: 1253

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 203693490, 'RBX': 6, 'RDX': 9, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2688, inst: 1253

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 203693490, 'RBX': 6, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2689, inst: 1254

- INS: INC %RDX
- REG: {'RAX': 203693490, 'RBX': 6, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2690, inst: 1254

- INS: INC %RDX
- REG: {'RAX': 203693490, 'RBX': 6, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2691, inst: 1255

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 203693490, 'RBX': 6, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2692, inst: 1255

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 203693490, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2693, inst: 1255

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 203693490, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2694, inst: 1255

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 203693490, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2695, inst: 1255

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2696, inst: 1256

- INS: JNE .next_number
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2697, inst: 1257

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2698, inst: 1257

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2699, inst: 1258

- INS: JE .exit
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2700, inst: 1259

- INS: JMP .next_divider
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2701, inst: 1260

- INS: INC %RDX
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2702, inst: 1260

- INS: INC %RDX
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2703, inst: 1261

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2704, inst: 1261

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 203693490, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2705, inst: 1261

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 203693490, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2706, inst: 1261

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 203693490, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2707, inst: 1261

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2708, inst: 1262

- INS: JNE .next_number
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2709, inst: 1263

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2710, inst: 1263

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2711, inst: 1264

- INS: JE .exit
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2712, inst: 1265

- INS: JMP .next_divider
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2713, inst: 1266

- INS: INC %RDX
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2714, inst: 1266

- INS: INC %RDX
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2715, inst: 1267

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2716, inst: 1267

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 203693490, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2717, inst: 1267

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 203693490, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2718, inst: 1267

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 203693490, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2719, inst: 1267

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2720, inst: 1268

- INS: JNE .next_number
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2721, inst: 1269

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2722, inst: 1269

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2723, inst: 1270

- INS: JE .exit
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2724, inst: 1271

- INS: JMP .next_divider
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2725, inst: 1272

- INS: INC %RDX
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2726, inst: 1272

- INS: INC %RDX
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2727, inst: 1273

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 203693490, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2728, inst: 1273

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 203693490, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2729, inst: 1273

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 203693490, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2730, inst: 1273

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 203693490, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2731, inst: 1273

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 203693490, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2732, inst: 1274

- INS: JNE .next_number
- REG: {'RAX': 203693490, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2733, inst: 1275

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 203693490, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2734, inst: 1275

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 203693490, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2735, inst: 1275

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 213393180, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2736, inst: 1276

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 213393180, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2737, inst: 1276

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 213393180, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2738, inst: 1276

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 213393180, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2739, inst: 1276

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 213393180, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2740, inst: 1277

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2741, inst: 1277

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2742, inst: 1278

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 213393180, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2743, inst: 1278

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2744, inst: 1278

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2745, inst: 1278

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2746, inst: 1278

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2747, inst: 1279

- INS: JNE .next_number
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2748, inst: 1280

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2749, inst: 1280

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2750, inst: 1281

- INS: JE .exit
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2751, inst: 1282

- INS: JMP .next_divider
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2752, inst: 1283

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2753, inst: 1283

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2754, inst: 1284

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2755, inst: 1284

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2756, inst: 1284

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2757, inst: 1284

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2758, inst: 1284

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2759, inst: 1285

- INS: JNE .next_number
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2760, inst: 1286

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2761, inst: 1286

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2762, inst: 1287

- INS: JE .exit
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2763, inst: 1288

- INS: JMP .next_divider
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2764, inst: 1289

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2765, inst: 1289

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2766, inst: 1290

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2767, inst: 1290

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2768, inst: 1290

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2769, inst: 1290

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2770, inst: 1290

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2771, inst: 1291

- INS: JNE .next_number
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2772, inst: 1292

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2773, inst: 1292

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2774, inst: 1293

- INS: JE .exit
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2775, inst: 1294

- INS: JMP .next_divider
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2776, inst: 1295

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2777, inst: 1295

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2778, inst: 1296

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2779, inst: 1296

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2780, inst: 1296

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2781, inst: 1296

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2782, inst: 1296

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2783, inst: 1297

- INS: JNE .next_number
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2784, inst: 1298

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2785, inst: 1298

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2786, inst: 1299

- INS: JE .exit
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2787, inst: 1300

- INS: JMP .next_divider
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2788, inst: 1301

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2789, inst: 1301

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2790, inst: 1302

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2791, inst: 1302

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2792, inst: 1302

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2793, inst: 1302

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2794, inst: 1302

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2795, inst: 1303

- INS: JNE .next_number
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2796, inst: 1304

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2797, inst: 1304

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2798, inst: 1305

- INS: JE .exit
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2799, inst: 1306

- INS: JMP .next_divider
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2800, inst: 1307

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2801, inst: 1307

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2802, inst: 1308

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2803, inst: 1308

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2804, inst: 1308

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2805, inst: 1308

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2806, inst: 1308

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2807, inst: 1309

- INS: JNE .next_number
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2808, inst: 1310

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2809, inst: 1310

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2810, inst: 1311

- INS: JE .exit
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2811, inst: 1312

- INS: JMP .next_divider
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2812, inst: 1313

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2813, inst: 1313

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2814, inst: 1314

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2815, inst: 1314

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2816, inst: 1314

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2817, inst: 1314

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2818, inst: 1314

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2819, inst: 1315

- INS: JNE .next_number
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2820, inst: 1316

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2821, inst: 1316

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2822, inst: 1317

- INS: JE .exit
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2823, inst: 1318

- INS: JMP .next_divider
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2824, inst: 1319

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2825, inst: 1319

- INS: INC %RDX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2826, inst: 1320

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 213393180, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2827, inst: 1320

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2828, inst: 1320

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2829, inst: 1320

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 213393180, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2830, inst: 1320

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 213393180, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2831, inst: 1321

- INS: JNE .next_number
- REG: {'RAX': 213393180, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2832, inst: 1322

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 213393180, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2833, inst: 1322

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 213393180, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2834, inst: 1322

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 223092870, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2835, inst: 1323

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 223092870, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2836, inst: 1323

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 223092870, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2837, inst: 1323

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 223092870, 'RBX': 4, 'RDX': 8, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2838, inst: 1323

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 223092870, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2839, inst: 1324

- INS: INC %RDX
- REG: {'RAX': 223092870, 'RBX': 4, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2840, inst: 1324

- INS: INC %RDX
- REG: {'RAX': 223092870, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2841, inst: 1325

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 223092870, 'RBX': 4, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2842, inst: 1325

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 223092870, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2843, inst: 1325

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 223092870, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2844, inst: 1325

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 223092870, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2845, inst: 1325

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2846, inst: 1326

- INS: JNE .next_number
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2847, inst: 1327

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2848, inst: 1327

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2849, inst: 1328

- INS: JE .exit
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2850, inst: 1329

- INS: JMP .next_divider
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2851, inst: 1330

- INS: INC %RDX
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2852, inst: 1330

- INS: INC %RDX
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2853, inst: 1331

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2854, inst: 1331

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 223092870, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2855, inst: 1331

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 223092870, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2856, inst: 1331

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 223092870, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2857, inst: 1331

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2858, inst: 1332

- INS: JNE .next_number
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2859, inst: 1333

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2860, inst: 1333

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2861, inst: 1334

- INS: JE .exit
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2862, inst: 1335

- INS: JMP .next_divider
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2863, inst: 1336

- INS: INC %RDX
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2864, inst: 1336

- INS: INC %RDX
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2865, inst: 1337

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2866, inst: 1337

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 223092870, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2867, inst: 1337

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 223092870, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2868, inst: 1337

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 223092870, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2869, inst: 1337

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2870, inst: 1338

- INS: JNE .next_number
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2871, inst: 1339

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2872, inst: 1339

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2873, inst: 1340

- INS: JE .exit
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2874, inst: 1341

- INS: JMP .next_divider
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2875, inst: 1342

- INS: INC %RDX
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2876, inst: 1342

- INS: INC %RDX
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2877, inst: 1343

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 223092870, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2878, inst: 1343

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 223092870, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2879, inst: 1343

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 223092870, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2880, inst: 1343

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 223092870, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2881, inst: 1343

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 223092870, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2882, inst: 1344

- INS: JNE .next_number
- REG: {'RAX': 223092870, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2883, inst: 1345

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 223092870, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2884, inst: 1345

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 223092870, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 16, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2885, inst: 1345

- INS: ADD %RAX, #STEP
- SUB: ADD %RAX, #STEP
- REG: {'RAX': 232792560, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2886, inst: 1346

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 232792560, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2887, inst: 1346

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 232792560, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2888, inst: 1346

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 232792560, 'RBX': 2, 'RDX': 4, 'RSX': 0, 'RIP': 17, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2889, inst: 1346

- INS: XOR %RDX, %RDX
- SUB: XOR %RDX, %RDX
- REG: {'RAX': 232792560, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2890, inst: 1347

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 2, 'RDX': 0, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2891, inst: 1347

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2892, inst: 1348

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 2, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2893, inst: 1348

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2894, inst: 1348

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2895, inst: 1348

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 1, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2896, inst: 1348

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2897, inst: 1349

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2898, inst: 1350

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2899, inst: 1350

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2900, inst: 1351

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2901, inst: 1352

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2902, inst: 1353

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 1, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2903, inst: 1353

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2904, inst: 1354

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2905, inst: 1354

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2906, inst: 1354

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2907, inst: 1354

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 2, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2908, inst: 1354

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2909, inst: 1355

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2910, inst: 1356

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2911, inst: 1356

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2912, inst: 1357

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2913, inst: 1358

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2914, inst: 1359

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 2, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2915, inst: 1359

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2916, inst: 1360

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2917, inst: 1360

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2918, inst: 1360

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2919, inst: 1360

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 3, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2920, inst: 1360

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2921, inst: 1361

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2922, inst: 1362

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2923, inst: 1362

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2924, inst: 1363

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2925, inst: 1364

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2926, inst: 1365

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 3, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2927, inst: 1365

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2928, inst: 1366

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2929, inst: 1366

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2930, inst: 1366

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2931, inst: 1366

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 4, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2932, inst: 1366

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2933, inst: 1367

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2934, inst: 1368

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2935, inst: 1368

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2936, inst: 1369

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2937, inst: 1370

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2938, inst: 1371

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 4, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2939, inst: 1371

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2940, inst: 1372

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2941, inst: 1372

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2942, inst: 1372

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2943, inst: 1372

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 5, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2944, inst: 1372

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2945, inst: 1373

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2946, inst: 1374

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2947, inst: 1374

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2948, inst: 1375

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2949, inst: 1376

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2950, inst: 1377

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 5, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2951, inst: 1377

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2952, inst: 1378

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2953, inst: 1378

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2954, inst: 1378

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2955, inst: 1378

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 6, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2956, inst: 1378

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2957, inst: 1379

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2958, inst: 1380

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2959, inst: 1380

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2960, inst: 1381

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2961, inst: 1382

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2962, inst: 1383

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 6, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2963, inst: 1383

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2964, inst: 1384

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2965, inst: 1384

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2966, inst: 1384

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2967, inst: 1384

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 7, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2968, inst: 1384

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2969, inst: 1385

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2970, inst: 1386

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2971, inst: 1386

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2972, inst: 1387

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2973, inst: 1388

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2974, inst: 1389

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 7, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2975, inst: 1389

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2976, inst: 1390

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2977, inst: 1390

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2978, inst: 1390

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2979, inst: 1390

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 8, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2980, inst: 1390

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2981, inst: 1391

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2982, inst: 1392

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2983, inst: 1392

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2984, inst: 1393

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2985, inst: 1394

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2986, inst: 1395

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 8, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2987, inst: 1395

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2988, inst: 1396

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2989, inst: 1396

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2990, inst: 1396

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2991, inst: 1396

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 9, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2992, inst: 1396

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2993, inst: 1397

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2994, inst: 1398

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 2995, inst: 1398

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2996, inst: 1399

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2997, inst: 1400

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2998, inst: 1401

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 9, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 2999, inst: 1401

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3000, inst: 1402

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3001, inst: 1402

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 10, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3002, inst: 1402

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 10, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3003, inst: 1402

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 10, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3004, inst: 1402

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3005, inst: 1403

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3006, inst: 1404

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3007, inst: 1404

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3008, inst: 1405

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3009, inst: 1406

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3010, inst: 1407

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 10, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3011, inst: 1407

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3012, inst: 1408

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3013, inst: 1408

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 11, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3014, inst: 1408

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 11, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3015, inst: 1408

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 11, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3016, inst: 1408

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3017, inst: 1409

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3018, inst: 1410

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3019, inst: 1410

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3020, inst: 1411

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3021, inst: 1412

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3022, inst: 1413

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 11, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3023, inst: 1413

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3024, inst: 1414

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3025, inst: 1414

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 12, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3026, inst: 1414

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 12, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3027, inst: 1414

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 12, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3028, inst: 1414

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3029, inst: 1415

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3030, inst: 1416

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3031, inst: 1416

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3032, inst: 1417

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3033, inst: 1418

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3034, inst: 1419

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 12, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3035, inst: 1419

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3036, inst: 1420

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3037, inst: 1420

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 13, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3038, inst: 1420

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 13, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3039, inst: 1420

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 13, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3040, inst: 1420

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3041, inst: 1421

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3042, inst: 1422

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3043, inst: 1422

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3044, inst: 1423

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3045, inst: 1424

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3046, inst: 1425

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 13, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3047, inst: 1425

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3048, inst: 1426

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3049, inst: 1426

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 14, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3050, inst: 1426

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 14, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3051, inst: 1426

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 14, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3052, inst: 1426

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3053, inst: 1427

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3054, inst: 1428

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3055, inst: 1428

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3056, inst: 1429

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3057, inst: 1430

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3058, inst: 1431

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 14, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3059, inst: 1431

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3060, inst: 1432

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3061, inst: 1432

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 15, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3062, inst: 1432

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 15, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3063, inst: 1432

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 15, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3064, inst: 1432

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3065, inst: 1433

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3066, inst: 1434

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3067, inst: 1434

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3068, inst: 1435

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3069, inst: 1436

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3070, inst: 1437

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 15, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3071, inst: 1437

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3072, inst: 1438

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3073, inst: 1438

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 16, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3074, inst: 1438

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 16, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3075, inst: 1438

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 16, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3076, inst: 1438

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3077, inst: 1439

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3078, inst: 1440

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3079, inst: 1440

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3080, inst: 1441

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3081, inst: 1442

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3082, inst: 1443

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 16, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3083, inst: 1443

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3084, inst: 1444

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3085, inst: 1444

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 17, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3086, inst: 1444

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 17, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3087, inst: 1444

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 17, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3088, inst: 1444

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3089, inst: 1445

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3090, inst: 1446

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3091, inst: 1446

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3092, inst: 1447

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3093, inst: 1448

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3094, inst: 1449

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 17, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3095, inst: 1449

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3096, inst: 1450

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3097, inst: 1450

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 18, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3098, inst: 1450

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 18, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3099, inst: 1450

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 18, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3100, inst: 1450

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3101, inst: 1451

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3102, inst: 1452

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3103, inst: 1452

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3104, inst: 1453

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3105, inst: 1454

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3106, inst: 1455

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 18, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3107, inst: 1455

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3108, inst: 1456

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3109, inst: 1456

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 19, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3110, inst: 1456

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 19, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3111, inst: 1456

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 19, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3112, inst: 1456

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3113, inst: 1457

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3114, inst: 1458

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3115, inst: 1458

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3116, inst: 1459

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 23, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3117, inst: 1460

- INS: JMP .next_divider
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3118, inst: 1461

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 19, 'RSX': 0, 'RIP': 18, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3119, inst: 1461

- INS: INC %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3120, inst: 1462

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOV %RBX, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3121, inst: 1462

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 20, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3122, inst: 1462

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 20, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': True, 'Z': False, 'V': False, 'C': False}
- CLK: tick: 3123, inst: 1462

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 232792560, 'RDX': 20, 'RSX': 0, 'RIP': 19, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3124, inst: 1462

- INS: MOD %RBX, %RAX, %RDX
- SUB: MOD %RBX, %RDX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 20, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3125, inst: 1463

- INS: JNE .next_number
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3126, inst: 1464

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 21, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3127, inst: 1464

- INS: CMP %RDX, #MAX_DIVIDER
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 22, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3128, inst: 1465

- INS: JE .exit
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 24, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3129, inst: 1466

- INS: MOVN #STDOUT, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 24, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3130, inst: 1466

- INS: MOVN #STDOUT, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 24, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3131, inst: 1466

- INS: MOVN #STDOUT, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 24, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3132, inst: 1466

- INS: MOVN #STDOUT, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 24, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3133, inst: 1466

- INS: MOVN #STDOUT, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 24, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3134, inst: 1466

- INS: MOVN #STDOUT, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 24, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3135, inst: 1466

- INS: MOVN #STDOUT, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 24, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3136, inst: 1466

- INS: MOVN #STDOUT, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 24, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3137, inst: 1466

- INS: MOVN #STDOUT, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 24, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3138, inst: 1466

- INS: MOVN #STDOUT, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 24, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3139, inst: 1466

- INS: MOVN #STDOUT, %RAX
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 25, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3140, inst: 1467

- INS: MOV #STDOUT, 10
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 25, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3141, inst: 1467

- INS: MOV #STDOUT, 10
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 26, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3142, inst: 1468

- INS: HLT 
- REG: {'RAX': 232792560, 'RBX': 0, 'RDX': 20, 'RSX': 0, 'RIP': 26, 'RSI': 0, 'RDI': 0}
- ALU: {'N': False, 'Z': True, 'V': False, 'C': False}
- CLK: tick: 3143, inst: 1468

