Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -wto 709719058413425ba081fea3ea4216a8 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot adder_testbench_func_synth xil_defaultlib.adder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.adder_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_testbench_func_synth
