// Seed: 3347220512
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  wor   id_4,
    output uwire id_5
);
  assign id_1 = 1;
  assign id_1 = id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    input tri0 id_3,
    output supply1 id_4
);
  wire id_6;
  module_0(
      id_2, id_0, id_2, id_1, id_2, id_0
  );
  logic [7:0][1] id_7 (
      .id_0(id_0),
      .id_1(""),
      .id_2(1),
      .id_3(id_3),
      .id_4(1),
      .sum (1),
      .id_5(id_0),
      .id_6(id_3),
      .id_7(id_3),
      .id_8(1)
  );
endmodule
