<stg><name>Padding.1</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln89"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln89, %ifBlock ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i5 [ 0, %0 ], [ %select_ln89, %ifBlock ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2  %j_0 = phi i5 [ 0, %0 ], [ %j, %ifBlock ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="5">
<![CDATA[
:3  %i_0_cast7 = zext i5 %i_0 to i6

]]></Node>
<StgValue><ssdm name="i_0_cast7"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln90"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:5  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="10">
<![CDATA[
:6  %zext_ln94_1 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln94_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:7  %shl_ln94_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln94_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="7">
<![CDATA[
:8  %zext_ln94_2 = zext i7 %shl_ln94_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln94_2"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %sub_ln94 = sub i11 %zext_ln94_1, %zext_ln94_2

]]></Node>
<StgValue><ssdm name="sub_ln94"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %icmp_ln91 = icmp ult i5 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln92 = add i6 %i_0_cast7, -2

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:12  %shl_ln3 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln92, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:13  %shl_ln92_1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln92, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="9">
<![CDATA[
:14  %sext_ln92_1 = sext i9 %shl_ln92_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln92_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15  %sub_ln92 = sub i11 %shl_ln3, %sext_ln92_1

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i_0, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:17  %icmp_ln91_1 = icmp ne i4 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln91_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:18  %icmp_ln89 = icmp eq i10 %indvar_flatten, -240

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:19  %add_ln89 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:20  br i1 %icmp_ln89, label %3, label %.reset

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:0  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:4  %icmp_ln90 = icmp eq i5 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset:5  %j_0_mid2 = select i1 %icmp_ln90, i5 0, i5 %j_0

]]></Node>
<StgValue><ssdm name="j_0_mid2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="5">
<![CDATA[
.reset:6  %i_0_cast7_mid1 = zext i5 %i to i6

]]></Node>
<StgValue><ssdm name="i_0_cast7_mid1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset:8  %shl_ln94_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln94_mid1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="10">
<![CDATA[
.reset:9  %zext_ln94_3 = zext i10 %shl_ln94_mid1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln94_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.reset:10  %shl_ln94_1_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln94_1_mid1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="7">
<![CDATA[
.reset:11  %zext_ln94_4 = zext i7 %shl_ln94_1_mid1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln94_4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:12  %sub_ln94_1 = sub i11 %zext_ln94_3, %zext_ln94_4

]]></Node>
<StgValue><ssdm name="sub_ln94_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.reset:13  %sub_ln94_mid2 = select i1 %icmp_ln90, i11 %sub_ln94_1, i11 %sub_ln94

]]></Node>
<StgValue><ssdm name="sub_ln94_mid2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:14  %icmp_ln91_2 = icmp ult i5 %i, -6

]]></Node>
<StgValue><ssdm name="icmp_ln91_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:15  %icmp_ln91_mid2 = select i1 %icmp_ln90, i1 %icmp_ln91_2, i1 %icmp_ln91

]]></Node>
<StgValue><ssdm name="icmp_ln91_mid2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:16  %add_ln92_4 = add i6 %i_0_cast7_mid1, -2

]]></Node>
<StgValue><ssdm name="add_ln92_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.reset:17  %shl_ln92_mid1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln92_4, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_mid1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.reset:18  %shl_ln92_1_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln92_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_1_mid1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="9">
<![CDATA[
.reset:19  %sext_ln92_3 = sext i9 %shl_ln92_1_mid1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln92_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:20  %sub_ln92_1 = sub i11 %shl_ln92_mid1, %sext_ln92_3

]]></Node>
<StgValue><ssdm name="sub_ln92_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.reset:21  %sub_ln92_mid2 = select i1 %icmp_ln90, i11 %sub_ln92_1, i11 %sub_ln92

]]></Node>
<StgValue><ssdm name="sub_ln92_mid2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:22  %tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:23  %icmp_ln91_4 = icmp ne i4 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln91_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:24  %icmp_ln91_1_mid2 = select i1 %icmp_ln90, i1 %icmp_ln91_4, i1 %icmp_ln91_1

]]></Node>
<StgValue><ssdm name="icmp_ln91_1_mid2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="5">
<![CDATA[
.reset:25  %zext_ln90_mid2_cast = zext i5 %j_0_mid2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln90_mid2_cast"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset:26  %select_ln89 = select i1 %icmp_ln90, i5 %i, i5 %i_0

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:27  %tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %j_0_mid2, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:28  %icmp_ln91_5 = icmp ne i4 %tmp_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln91_5"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:29  %icmp_ln91_3 = icmp ult i5 %j_0_mid2, -6

]]></Node>
<StgValue><ssdm name="icmp_ln91_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:30  %and_ln91 = and i1 %icmp_ln91_5, %icmp_ln91_1_mid2

]]></Node>
<StgValue><ssdm name="and_ln91"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:31  %and_ln91_2 = and i1 %icmp_ln91_3, %icmp_ln91_mid2

]]></Node>
<StgValue><ssdm name="and_ln91_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:32  %and_ln91_1 = and i1 %and_ln91_2, %and_ln91

]]></Node>
<StgValue><ssdm name="and_ln91_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:33  br i1 %and_ln91_1, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:0  %add_ln94 = add i11 %sub_ln94_mid2, %zext_ln90_mid2_cast

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge:1  %sext_ln94 = sext i11 %add_ln94 to i32

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:2  %zext_ln94 = zext i32 %sext_ln94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:3  %output_matrix_addr_1 = getelementptr [784 x float]* %output_matrix, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="output_matrix_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
._crit_edge:4  store float 0.000000e+00, float* %output_matrix_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln92_1 = add i5 %j_0_mid2, -2

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="5">
<![CDATA[
:1  %zext_ln92_1 = zext i5 %add_ln92_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln92_2 = add i11 %zext_ln92_1, %sub_ln92_mid2

]]></Node>
<StgValue><ssdm name="add_ln92_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="11">
<![CDATA[
:3  %sext_ln92 = sext i11 %add_ln92_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_matrix_addr = getelementptr [576 x float]* %input_matrix, i64 0, i64 %sext_ln92

]]></Node>
<StgValue><ssdm name="input_matrix_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="10">
<![CDATA[
:5  %input_matrix_load = load float* %input_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln92_3 = add i11 %sub_ln94_mid2, %zext_ln90_mid2_cast

]]></Node>
<StgValue><ssdm name="add_ln92_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ifBlock:0  %j = add i5 %j_0_mid2, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln90"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:2  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @Padding_label5_L_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln90"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:5  br label %ifBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="10">
<![CDATA[
:5  %input_matrix_load = load float* %input_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="11">
<![CDATA[
:7  %sext_ln92_2 = sext i11 %add_ln92_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln92_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
:8  %zext_ln92 = zext i32 %sext_ln92_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_matrix_addr = getelementptr [784 x float]* %output_matrix, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="output_matrix_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:10  store float %input_matrix_load, float* %output_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %ifBlock

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
ifBlock:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln96"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="96" name="input_matrix" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="output_matrix" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_matrix"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="99" from="_ssdm_op_SpecMemCore" to="specmemcore_ln89" fromId="98" toId="5">
</dataflow>
<dataflow id="101" from="fc_hidden_layer2" to="specmemcore_ln89" fromId="100" toId="5">
</dataflow>
<dataflow id="103" from="p_str" to="specmemcore_ln89" fromId="102" toId="5">
</dataflow>
<dataflow id="105" from="p_str1" to="specmemcore_ln89" fromId="104" toId="5">
</dataflow>
<dataflow id="106" from="p_str" to="specmemcore_ln89" fromId="102" toId="5">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specmemcore_ln89" fromId="107" toId="5">
</dataflow>
<dataflow id="109" from="p_str" to="specmemcore_ln89" fromId="102" toId="5">
</dataflow>
<dataflow id="110" from="p_str" to="specmemcore_ln89" fromId="102" toId="5">
</dataflow>
<dataflow id="111" from="p_str" to="specmemcore_ln89" fromId="102" toId="5">
</dataflow>
<dataflow id="112" from="p_str" to="specmemcore_ln89" fromId="102" toId="5">
</dataflow>
<dataflow id="113" from="p_str" to="specmemcore_ln89" fromId="102" toId="5">
</dataflow>
<dataflow id="115" from="StgValue_114" to="indvar_flatten" fromId="114" toId="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="116" from="br_ln89" to="indvar_flatten" fromId="6" toId="7">
</dataflow>
<dataflow id="117" from="add_ln89" to="indvar_flatten" fromId="26" toId="7">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="br_ln0" to="indvar_flatten" fromId="82" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="120" from="StgValue_119" to="i_0" fromId="119" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="br_ln89" to="i_0" fromId="6" toId="8">
</dataflow>
<dataflow id="122" from="select_ln89" to="i_0" fromId="50" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="br_ln0" to="i_0" fromId="82" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="124" from="StgValue_119" to="j_0" fromId="119" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="br_ln89" to="j_0" fromId="6" toId="9">
</dataflow>
<dataflow id="126" from="j" to="j_0" fromId="70" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="br_ln0" to="j_0" fromId="82" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="128" from="i_0" to="i_0_cast7" fromId="8" toId="10">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecPipeline" to="specpipeline_ln90" fromId="129" toId="11">
</dataflow>
<dataflow id="131" from="StgValue_107" to="specpipeline_ln90" fromId="107" toId="11">
</dataflow>
<dataflow id="133" from="StgValue_132" to="specpipeline_ln90" fromId="132" toId="11">
</dataflow>
<dataflow id="134" from="StgValue_132" to="specpipeline_ln90" fromId="132" toId="11">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specpipeline_ln90" fromId="135" toId="11">
</dataflow>
<dataflow id="137" from="p_str" to="specpipeline_ln90" fromId="102" toId="11">
</dataflow>
<dataflow id="139" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="shl_ln" fromId="138" toId="12">
</dataflow>
<dataflow id="140" from="i_0" to="shl_ln" fromId="8" toId="12">
</dataflow>
<dataflow id="141" from="StgValue_119" to="shl_ln" fromId="119" toId="12">
</dataflow>
<dataflow id="142" from="shl_ln" to="zext_ln94_1" fromId="12" toId="13">
</dataflow>
<dataflow id="144" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="shl_ln94_1" fromId="143" toId="14">
</dataflow>
<dataflow id="145" from="i_0" to="shl_ln94_1" fromId="8" toId="14">
</dataflow>
<dataflow id="147" from="StgValue_146" to="shl_ln94_1" fromId="146" toId="14">
</dataflow>
<dataflow id="148" from="shl_ln94_1" to="zext_ln94_2" fromId="14" toId="15">
</dataflow>
<dataflow id="149" from="zext_ln94_1" to="sub_ln94" fromId="13" toId="16">
</dataflow>
<dataflow id="150" from="zext_ln94_2" to="sub_ln94" fromId="15" toId="16">
</dataflow>
<dataflow id="151" from="i_0" to="icmp_ln91" fromId="8" toId="17">
</dataflow>
<dataflow id="153" from="StgValue_152" to="icmp_ln91" fromId="152" toId="17">
</dataflow>
<dataflow id="154" from="i_0_cast7" to="add_ln92" fromId="10" toId="18">
</dataflow>
<dataflow id="156" from="StgValue_155" to="add_ln92" fromId="155" toId="18">
</dataflow>
<dataflow id="158" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="shl_ln3" fromId="157" toId="19">
</dataflow>
<dataflow id="159" from="add_ln92" to="shl_ln3" fromId="18" toId="19">
</dataflow>
<dataflow id="160" from="StgValue_119" to="shl_ln3" fromId="119" toId="19">
</dataflow>
<dataflow id="162" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="shl_ln92_1" fromId="161" toId="20">
</dataflow>
<dataflow id="163" from="add_ln92" to="shl_ln92_1" fromId="18" toId="20">
</dataflow>
<dataflow id="165" from="StgValue_164" to="shl_ln92_1" fromId="164" toId="20">
</dataflow>
<dataflow id="166" from="shl_ln92_1" to="sext_ln92_1" fromId="20" toId="21">
</dataflow>
<dataflow id="167" from="shl_ln3" to="sub_ln92" fromId="19" toId="22">
</dataflow>
<dataflow id="168" from="sext_ln92_1" to="sub_ln92" fromId="21" toId="22">
</dataflow>
<dataflow id="170" from="_ssdm_op_PartSelect.i4.i5.i32.i32" to="tmp" fromId="169" toId="23">
</dataflow>
<dataflow id="171" from="i_0" to="tmp" fromId="8" toId="23">
</dataflow>
<dataflow id="172" from="StgValue_132" to="tmp" fromId="132" toId="23">
</dataflow>
<dataflow id="174" from="StgValue_173" to="tmp" fromId="173" toId="23">
</dataflow>
<dataflow id="175" from="tmp" to="icmp_ln91_1" fromId="23" toId="24">
</dataflow>
<dataflow id="177" from="StgValue_176" to="icmp_ln91_1" fromId="176" toId="24">
</dataflow>
<dataflow id="178" from="indvar_flatten" to="icmp_ln89" fromId="7" toId="25">
</dataflow>
<dataflow id="180" from="StgValue_179" to="icmp_ln89" fromId="179" toId="25">
</dataflow>
<dataflow id="181" from="indvar_flatten" to="add_ln89" fromId="7" toId="26">
</dataflow>
<dataflow id="183" from="StgValue_182" to="add_ln89" fromId="182" toId="26">
</dataflow>
<dataflow id="184" from="icmp_ln89" to="br_ln89" fromId="25" toId="27">
</dataflow>
<dataflow id="185" from="i_0" to="i" fromId="8" toId="28">
</dataflow>
<dataflow id="187" from="StgValue_186" to="i" fromId="186" toId="28">
</dataflow>
<dataflow id="188" from="j_0" to="icmp_ln90" fromId="9" toId="29">
</dataflow>
<dataflow id="190" from="StgValue_189" to="icmp_ln90" fromId="189" toId="29">
</dataflow>
<dataflow id="191" from="icmp_ln90" to="j_0_mid2" fromId="29" toId="30">
</dataflow>
<dataflow id="192" from="StgValue_119" to="j_0_mid2" fromId="119" toId="30">
</dataflow>
<dataflow id="193" from="j_0" to="j_0_mid2" fromId="9" toId="30">
</dataflow>
<dataflow id="194" from="i" to="i_0_cast7_mid1" fromId="28" toId="31">
</dataflow>
<dataflow id="195" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="shl_ln94_mid1" fromId="138" toId="32">
</dataflow>
<dataflow id="196" from="i" to="shl_ln94_mid1" fromId="28" toId="32">
</dataflow>
<dataflow id="197" from="StgValue_119" to="shl_ln94_mid1" fromId="119" toId="32">
</dataflow>
<dataflow id="198" from="shl_ln94_mid1" to="zext_ln94_3" fromId="32" toId="33">
</dataflow>
<dataflow id="199" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="shl_ln94_1_mid1" fromId="143" toId="34">
</dataflow>
<dataflow id="200" from="i" to="shl_ln94_1_mid1" fromId="28" toId="34">
</dataflow>
<dataflow id="201" from="StgValue_146" to="shl_ln94_1_mid1" fromId="146" toId="34">
</dataflow>
<dataflow id="202" from="shl_ln94_1_mid1" to="zext_ln94_4" fromId="34" toId="35">
</dataflow>
<dataflow id="203" from="zext_ln94_3" to="sub_ln94_1" fromId="33" toId="36">
</dataflow>
<dataflow id="204" from="zext_ln94_4" to="sub_ln94_1" fromId="35" toId="36">
</dataflow>
<dataflow id="205" from="icmp_ln90" to="sub_ln94_mid2" fromId="29" toId="37">
</dataflow>
<dataflow id="206" from="sub_ln94_1" to="sub_ln94_mid2" fromId="36" toId="37">
</dataflow>
<dataflow id="207" from="sub_ln94" to="sub_ln94_mid2" fromId="16" toId="37">
</dataflow>
<dataflow id="208" from="i" to="icmp_ln91_2" fromId="28" toId="38">
</dataflow>
<dataflow id="209" from="StgValue_152" to="icmp_ln91_2" fromId="152" toId="38">
</dataflow>
<dataflow id="210" from="icmp_ln90" to="icmp_ln91_mid2" fromId="29" toId="39">
</dataflow>
<dataflow id="211" from="icmp_ln91_2" to="icmp_ln91_mid2" fromId="38" toId="39">
</dataflow>
<dataflow id="212" from="icmp_ln91" to="icmp_ln91_mid2" fromId="17" toId="39">
</dataflow>
<dataflow id="213" from="i_0_cast7_mid1" to="add_ln92_4" fromId="31" toId="40">
</dataflow>
<dataflow id="214" from="StgValue_155" to="add_ln92_4" fromId="155" toId="40">
</dataflow>
<dataflow id="215" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="shl_ln92_mid1" fromId="157" toId="41">
</dataflow>
<dataflow id="216" from="add_ln92_4" to="shl_ln92_mid1" fromId="40" toId="41">
</dataflow>
<dataflow id="217" from="StgValue_119" to="shl_ln92_mid1" fromId="119" toId="41">
</dataflow>
<dataflow id="218" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="shl_ln92_1_mid1" fromId="161" toId="42">
</dataflow>
<dataflow id="219" from="add_ln92_4" to="shl_ln92_1_mid1" fromId="40" toId="42">
</dataflow>
<dataflow id="220" from="StgValue_164" to="shl_ln92_1_mid1" fromId="164" toId="42">
</dataflow>
<dataflow id="221" from="shl_ln92_1_mid1" to="sext_ln92_3" fromId="42" toId="43">
</dataflow>
<dataflow id="222" from="shl_ln92_mid1" to="sub_ln92_1" fromId="41" toId="44">
</dataflow>
<dataflow id="223" from="sext_ln92_3" to="sub_ln92_1" fromId="43" toId="44">
</dataflow>
<dataflow id="224" from="icmp_ln90" to="sub_ln92_mid2" fromId="29" toId="45">
</dataflow>
<dataflow id="225" from="sub_ln92_1" to="sub_ln92_mid2" fromId="44" toId="45">
</dataflow>
<dataflow id="226" from="sub_ln92" to="sub_ln92_mid2" fromId="22" toId="45">
</dataflow>
<dataflow id="227" from="_ssdm_op_PartSelect.i4.i5.i32.i32" to="tmp_1" fromId="169" toId="46">
</dataflow>
<dataflow id="228" from="i" to="tmp_1" fromId="28" toId="46">
</dataflow>
<dataflow id="229" from="StgValue_132" to="tmp_1" fromId="132" toId="46">
</dataflow>
<dataflow id="230" from="StgValue_173" to="tmp_1" fromId="173" toId="46">
</dataflow>
<dataflow id="231" from="tmp_1" to="icmp_ln91_4" fromId="46" toId="47">
</dataflow>
<dataflow id="232" from="StgValue_176" to="icmp_ln91_4" fromId="176" toId="47">
</dataflow>
<dataflow id="233" from="icmp_ln90" to="icmp_ln91_1_mid2" fromId="29" toId="48">
</dataflow>
<dataflow id="234" from="icmp_ln91_4" to="icmp_ln91_1_mid2" fromId="47" toId="48">
</dataflow>
<dataflow id="235" from="icmp_ln91_1" to="icmp_ln91_1_mid2" fromId="24" toId="48">
</dataflow>
<dataflow id="236" from="j_0_mid2" to="zext_ln90_mid2_cast" fromId="30" toId="49">
</dataflow>
<dataflow id="237" from="icmp_ln90" to="select_ln89" fromId="29" toId="50">
</dataflow>
<dataflow id="238" from="i" to="select_ln89" fromId="28" toId="50">
</dataflow>
<dataflow id="239" from="i_0" to="select_ln89" fromId="8" toId="50">
</dataflow>
<dataflow id="240" from="_ssdm_op_PartSelect.i4.i5.i32.i32" to="tmp_2" fromId="169" toId="51">
</dataflow>
<dataflow id="241" from="j_0_mid2" to="tmp_2" fromId="30" toId="51">
</dataflow>
<dataflow id="242" from="StgValue_132" to="tmp_2" fromId="132" toId="51">
</dataflow>
<dataflow id="243" from="StgValue_173" to="tmp_2" fromId="173" toId="51">
</dataflow>
<dataflow id="244" from="tmp_2" to="icmp_ln91_5" fromId="51" toId="52">
</dataflow>
<dataflow id="245" from="StgValue_176" to="icmp_ln91_5" fromId="176" toId="52">
</dataflow>
<dataflow id="246" from="j_0_mid2" to="icmp_ln91_3" fromId="30" toId="53">
</dataflow>
<dataflow id="247" from="StgValue_152" to="icmp_ln91_3" fromId="152" toId="53">
</dataflow>
<dataflow id="248" from="icmp_ln91_5" to="and_ln91" fromId="52" toId="54">
</dataflow>
<dataflow id="249" from="icmp_ln91_1_mid2" to="and_ln91" fromId="48" toId="54">
</dataflow>
<dataflow id="250" from="icmp_ln91_3" to="and_ln91_2" fromId="53" toId="55">
</dataflow>
<dataflow id="251" from="icmp_ln91_mid2" to="and_ln91_2" fromId="39" toId="55">
</dataflow>
<dataflow id="252" from="and_ln91_2" to="and_ln91_1" fromId="55" toId="56">
</dataflow>
<dataflow id="253" from="and_ln91" to="and_ln91_1" fromId="54" toId="56">
</dataflow>
<dataflow id="254" from="and_ln91_1" to="br_ln91" fromId="56" toId="57">
</dataflow>
<dataflow id="255" from="sub_ln94_mid2" to="add_ln94" fromId="37" toId="58">
</dataflow>
<dataflow id="256" from="zext_ln90_mid2_cast" to="add_ln94" fromId="49" toId="58">
</dataflow>
<dataflow id="257" from="add_ln94" to="sext_ln94" fromId="58" toId="59">
</dataflow>
<dataflow id="258" from="sext_ln94" to="zext_ln94" fromId="59" toId="60">
</dataflow>
<dataflow id="259" from="output_matrix" to="output_matrix_addr_1" fromId="97" toId="61">
</dataflow>
<dataflow id="261" from="StgValue_260" to="output_matrix_addr_1" fromId="260" toId="61">
</dataflow>
<dataflow id="262" from="zext_ln94" to="output_matrix_addr_1" fromId="60" toId="61">
</dataflow>
<dataflow id="264" from="StgValue_263" to="store_ln94" fromId="263" toId="62">
</dataflow>
<dataflow id="265" from="output_matrix_addr_1" to="store_ln94" fromId="61" toId="62">
</dataflow>
<dataflow id="266" from="j_0_mid2" to="add_ln92_1" fromId="30" toId="63">
</dataflow>
<dataflow id="268" from="StgValue_267" to="add_ln92_1" fromId="267" toId="63">
</dataflow>
<dataflow id="269" from="add_ln92_1" to="zext_ln92_1" fromId="63" toId="64">
</dataflow>
<dataflow id="270" from="zext_ln92_1" to="add_ln92_2" fromId="64" toId="65">
</dataflow>
<dataflow id="271" from="sub_ln92_mid2" to="add_ln92_2" fromId="45" toId="65">
</dataflow>
<dataflow id="272" from="add_ln92_2" to="sext_ln92" fromId="65" toId="66">
</dataflow>
<dataflow id="273" from="input_matrix" to="input_matrix_addr" fromId="96" toId="67">
</dataflow>
<dataflow id="274" from="StgValue_260" to="input_matrix_addr" fromId="260" toId="67">
</dataflow>
<dataflow id="275" from="sext_ln92" to="input_matrix_addr" fromId="66" toId="67">
</dataflow>
<dataflow id="276" from="input_matrix_addr" to="input_matrix_load" fromId="67" toId="68">
</dataflow>
<dataflow id="277" from="sub_ln94_mid2" to="add_ln92_3" fromId="37" toId="69">
</dataflow>
<dataflow id="278" from="zext_ln90_mid2_cast" to="add_ln92_3" fromId="49" toId="69">
</dataflow>
<dataflow id="279" from="j_0_mid2" to="j" fromId="30" toId="70">
</dataflow>
<dataflow id="280" from="StgValue_186" to="j" fromId="186" toId="70">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecPipeline" to="specpipeline_ln90" fromId="129" toId="71">
</dataflow>
<dataflow id="282" from="StgValue_107" to="specpipeline_ln90" fromId="107" toId="71">
</dataflow>
<dataflow id="283" from="StgValue_132" to="specpipeline_ln90" fromId="132" toId="71">
</dataflow>
<dataflow id="284" from="StgValue_132" to="specpipeline_ln90" fromId="132" toId="71">
</dataflow>
<dataflow id="285" from="StgValue_135" to="specpipeline_ln90" fromId="135" toId="71">
</dataflow>
<dataflow id="286" from="p_str" to="specpipeline_ln90" fromId="102" toId="71">
</dataflow>
<dataflow id="288" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="287" toId="72">
</dataflow>
<dataflow id="290" from="Padding_label5_L_str" to="specloopname_ln0" fromId="289" toId="72">
</dataflow>
<dataflow id="292" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="291" toId="73">
</dataflow>
<dataflow id="294" from="StgValue_293" to="empty" fromId="293" toId="73">
</dataflow>
<dataflow id="295" from="StgValue_293" to="empty" fromId="293" toId="73">
</dataflow>
<dataflow id="296" from="StgValue_293" to="empty" fromId="293" toId="73">
</dataflow>
<dataflow id="297" from="_ssdm_op_SpecPipeline" to="specpipeline_ln90" fromId="129" toId="74">
</dataflow>
<dataflow id="298" from="StgValue_107" to="specpipeline_ln90" fromId="107" toId="74">
</dataflow>
<dataflow id="299" from="StgValue_132" to="specpipeline_ln90" fromId="132" toId="74">
</dataflow>
<dataflow id="300" from="StgValue_132" to="specpipeline_ln90" fromId="132" toId="74">
</dataflow>
<dataflow id="301" from="StgValue_135" to="specpipeline_ln90" fromId="135" toId="74">
</dataflow>
<dataflow id="302" from="p_str" to="specpipeline_ln90" fromId="102" toId="74">
</dataflow>
<dataflow id="303" from="input_matrix_addr" to="input_matrix_load" fromId="67" toId="76">
</dataflow>
<dataflow id="304" from="add_ln92_3" to="sext_ln92_2" fromId="69" toId="77">
</dataflow>
<dataflow id="305" from="sext_ln92_2" to="zext_ln92" fromId="77" toId="78">
</dataflow>
<dataflow id="306" from="output_matrix" to="output_matrix_addr" fromId="97" toId="79">
</dataflow>
<dataflow id="307" from="StgValue_260" to="output_matrix_addr" fromId="260" toId="79">
</dataflow>
<dataflow id="308" from="zext_ln92" to="output_matrix_addr" fromId="78" toId="79">
</dataflow>
<dataflow id="309" from="input_matrix_load" to="store_ln92" fromId="76" toId="80">
</dataflow>
<dataflow id="310" from="output_matrix_addr" to="store_ln92" fromId="79" toId="80">
</dataflow>
<dataflow id="311" from="icmp_ln89" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="312" from="and_ln91_1" to="StgValue_2" fromId="56" toId="2">
</dataflow>
<dataflow id="313" from="icmp_ln89" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="314" from="and_ln91_1" to="StgValue_3" fromId="56" toId="3">
</dataflow>
</dataflows>


</stg>
