#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001df4b9cdf70 .scope module, "tb_memory" "tb_memory" 2 4;
 .timescale -9 -12;
P_000001df4b9a3310 .param/l "AWIDTH" 0 2 5, +C4<00000000000000000000000000000101>;
P_000001df4b9a3348 .param/l "DWIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v000001df4ba3af20_0 .var "m_clk", 0 0;
v000001df4ba3d1a0_0 .var "m_i_byte_enable", 3 0;
v000001df4ba3bd00_0 .var "m_i_cyc", 0 0;
v000001df4ba3c7a0_0 .var "m_i_data_store", 31 0;
v000001df4ba3b6c0_0 .var "m_i_load_addr", 4 0;
v000001df4ba3c8e0_0 .var "m_i_rd", 0 0;
v000001df4ba3c660_0 .var "m_i_stb", 0 0;
v000001df4ba3b800_0 .var "m_i_store_addr", 4 0;
v000001df4ba3d2e0_0 .var "m_i_we", 0 0;
v000001df4ba3d100_0 .net "m_o_ack", 0 0, v000001df4ba3a7a0_0;  1 drivers
v000001df4ba3b940_0 .net "m_o_read_data", 31 0, v000001df4ba3a8e0_0;  1 drivers
v000001df4ba3cb60_0 .var "m_rst", 0 0;
E_000001df4b9cb2b0 .event posedge, v000001df4ba3a0c0_0;
E_000001df4b9cb6b0 .event anyedge, v000001df4ba3a7a0_0;
S_000001df4b9cfc40 .scope task, "reset" "reset" 2 51, 2 51 0, S_000001df4b9cdf70;
 .timescale -9 -12;
TD_tb_memory.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df4ba3cb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df4ba3bd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df4ba3c660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df4ba3d2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df4ba3c8e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001df4ba3d1a0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001df4ba3b6c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001df4ba3b800_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df4ba3c7a0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df4ba3cb60_0, 0, 1;
    %end;
S_000001df4b9cfdd0 .scope module, "uut" "memory" 2 29, 3 3 0, S_000001df4b9cdf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "m_clk";
    .port_info 1 /INPUT 1 "m_rst";
    .port_info 2 /INPUT 1 "m_i_cyc";
    .port_info 3 /INPUT 1 "m_i_stb";
    .port_info 4 /INPUT 1 "m_i_we";
    .port_info 5 /INPUT 1 "m_i_rd";
    .port_info 6 /INPUT 5 "m_i_load_addr";
    .port_info 7 /INPUT 5 "m_i_store_addr";
    .port_info 8 /INPUT 32 "m_i_data_store";
    .port_info 9 /OUTPUT 32 "m_o_read_data";
    .port_info 10 /OUTPUT 1 "m_o_ack";
    .port_info 11 /INPUT 4 "m_i_byte_enable";
    .port_info 12 /OUTPUT 1 "m_o_stall";
P_000001df4b9a3440 .param/l "AWIDTH" 0 3 4, +C4<00000000000000000000000000000101>;
P_000001df4b9a3478 .param/l "DEPTH" 0 3 6, +C4<0000000000000000000000000000000100000>;
P_000001df4b9a34b0 .param/l "DWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
v000001df4b9e0560_0 .net *"_ivl_1", 0 0, L_000001df4ba3bda0;  1 drivers
v000001df4b9a3140_0 .net *"_ivl_10", 7 0, L_000001df4ba3bf80;  1 drivers
v000001df4b9d4c60_0 .net *"_ivl_13", 0 0, L_000001df4ba3bee0;  1 drivers
v000001df4b9d4d00_0 .net *"_ivl_14", 7 0, L_000001df4ba3d240;  1 drivers
v000001df4b9d4da0_0 .net *"_ivl_2", 7 0, L_000001df4ba3ca20;  1 drivers
v000001df4b9d4e40_0 .net *"_ivl_5", 0 0, L_000001df4ba3d380;  1 drivers
v000001df4b9d4ee0_0 .net *"_ivl_6", 7 0, L_000001df4ba3cac0;  1 drivers
v000001df4ba3a200_0 .net *"_ivl_9", 0 0, L_000001df4ba3c520;  1 drivers
v000001df4ba3a5c0 .array "data", 0 31, 31 0;
v000001df4ba3a840_0 .var "data_reg", 31 0;
v000001df4ba3a660_0 .var/i "i", 31 0;
v000001df4ba3afc0_0 .var "load_addr_reg", 4 0;
v000001df4ba3a0c0_0 .net "m_clk", 0 0, v000001df4ba3af20_0;  1 drivers
v000001df4ba3a340_0 .net "m_i_byte_enable", 3 0, v000001df4ba3d1a0_0;  1 drivers
v000001df4ba3a2a0_0 .net "m_i_cyc", 0 0, v000001df4ba3bd00_0;  1 drivers
v000001df4ba3a160_0 .net "m_i_data_store", 31 0, v000001df4ba3c7a0_0;  1 drivers
v000001df4ba3a3e0_0 .net "m_i_load_addr", 4 0, v000001df4ba3b6c0_0;  1 drivers
v000001df4ba3a480_0 .net "m_i_rd", 0 0, v000001df4ba3c8e0_0;  1 drivers
v000001df4ba3a520_0 .net "m_i_stb", 0 0, v000001df4ba3c660_0;  1 drivers
v000001df4ba3a700_0 .net "m_i_store_addr", 4 0, v000001df4ba3b800_0;  1 drivers
v000001df4ba3a980_0 .net "m_i_we", 0 0, v000001df4ba3d2e0_0;  1 drivers
v000001df4ba3a7a0_0 .var "m_o_ack", 0 0;
v000001df4ba3a8e0_0 .var "m_o_read_data", 31 0;
v000001df4ba3aa20_0 .var "m_o_stall", 0 0;
v000001df4ba3aac0_0 .net "m_rst", 0 0, v000001df4ba3cb60_0;  1 drivers
v000001df4ba3ab60_0 .net "mask", 31 0, L_000001df4ba3c020;  1 drivers
v000001df4ba3ac00_0 .var "mask_reg", 31 0;
v000001df4ba3aca0_0 .var "rd_reg", 0 0;
v000001df4ba3ad40_0 .var "req_active", 0 0;
v000001df4ba3ade0_0 .var "store_addr_reg", 4 0;
v000001df4ba3ae80_0 .var "we_reg", 0 0;
E_000001df4b9cb830/0 .event negedge, v000001df4ba3aac0_0;
E_000001df4b9cb830/1 .event posedge, v000001df4ba3a0c0_0;
E_000001df4b9cb830 .event/or E_000001df4b9cb830/0, E_000001df4b9cb830/1;
L_000001df4ba3bda0 .part v000001df4ba3d1a0_0, 3, 1;
LS_000001df4ba3ca20_0_0 .concat [ 1 1 1 1], L_000001df4ba3bda0, L_000001df4ba3bda0, L_000001df4ba3bda0, L_000001df4ba3bda0;
LS_000001df4ba3ca20_0_4 .concat [ 1 1 1 1], L_000001df4ba3bda0, L_000001df4ba3bda0, L_000001df4ba3bda0, L_000001df4ba3bda0;
L_000001df4ba3ca20 .concat [ 4 4 0 0], LS_000001df4ba3ca20_0_0, LS_000001df4ba3ca20_0_4;
L_000001df4ba3d380 .part v000001df4ba3d1a0_0, 2, 1;
LS_000001df4ba3cac0_0_0 .concat [ 1 1 1 1], L_000001df4ba3d380, L_000001df4ba3d380, L_000001df4ba3d380, L_000001df4ba3d380;
LS_000001df4ba3cac0_0_4 .concat [ 1 1 1 1], L_000001df4ba3d380, L_000001df4ba3d380, L_000001df4ba3d380, L_000001df4ba3d380;
L_000001df4ba3cac0 .concat [ 4 4 0 0], LS_000001df4ba3cac0_0_0, LS_000001df4ba3cac0_0_4;
L_000001df4ba3c520 .part v000001df4ba3d1a0_0, 1, 1;
LS_000001df4ba3bf80_0_0 .concat [ 1 1 1 1], L_000001df4ba3c520, L_000001df4ba3c520, L_000001df4ba3c520, L_000001df4ba3c520;
LS_000001df4ba3bf80_0_4 .concat [ 1 1 1 1], L_000001df4ba3c520, L_000001df4ba3c520, L_000001df4ba3c520, L_000001df4ba3c520;
L_000001df4ba3bf80 .concat [ 4 4 0 0], LS_000001df4ba3bf80_0_0, LS_000001df4ba3bf80_0_4;
L_000001df4ba3bee0 .part v000001df4ba3d1a0_0, 0, 1;
LS_000001df4ba3d240_0_0 .concat [ 1 1 1 1], L_000001df4ba3bee0, L_000001df4ba3bee0, L_000001df4ba3bee0, L_000001df4ba3bee0;
LS_000001df4ba3d240_0_4 .concat [ 1 1 1 1], L_000001df4ba3bee0, L_000001df4ba3bee0, L_000001df4ba3bee0, L_000001df4ba3bee0;
L_000001df4ba3d240 .concat [ 4 4 0 0], LS_000001df4ba3d240_0_0, LS_000001df4ba3d240_0_4;
L_000001df4ba3c020 .concat [ 8 8 8 8], L_000001df4ba3d240, L_000001df4ba3bf80, L_000001df4ba3cac0, L_000001df4ba3ca20;
    .scope S_000001df4b9cfdd0;
T_1 ;
    %wait E_000001df4b9cb830;
    %load/vec4 v000001df4ba3aac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df4ba3a7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df4ba3aa20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df4ba3ad40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df4ba3a8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df4ba3a660_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001df4ba3a660_0;
    %pad/s 37;
    %cmpi/s 32, 0, 37;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001df4ba3a660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df4ba3a5c0, 0, 4;
    %load/vec4 v000001df4ba3a660_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df4ba3a660_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df4ba3a7a0_0, 0;
    %load/vec4 v000001df4ba3ad40_0;
    %assign/vec4 v000001df4ba3aa20_0, 0;
    %load/vec4 v000001df4ba3ad40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001df4ba3a2a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v000001df4ba3a520_0;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001df4ba3a3e0_0;
    %assign/vec4 v000001df4ba3afc0_0, 0;
    %load/vec4 v000001df4ba3a700_0;
    %assign/vec4 v000001df4ba3ade0_0, 0;
    %load/vec4 v000001df4ba3a160_0;
    %assign/vec4 v000001df4ba3a840_0, 0;
    %load/vec4 v000001df4ba3ab60_0;
    %assign/vec4 v000001df4ba3ac00_0, 0;
    %load/vec4 v000001df4ba3a980_0;
    %assign/vec4 v000001df4ba3ae80_0, 0;
    %load/vec4 v000001df4ba3a480_0;
    %assign/vec4 v000001df4ba3aca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df4ba3ad40_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001df4ba3a980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v000001df4ba3ade0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001df4ba3a5c0, 4;
    %load/vec4 v000001df4ba3ab60_0;
    %inv;
    %and;
    %load/vec4 v000001df4ba3a840_0;
    %load/vec4 v000001df4ba3ab60_0;
    %and;
    %or;
    %load/vec4 v000001df4ba3ade0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df4ba3a5c0, 0, 4;
T_1.9 ;
    %load/vec4 v000001df4ba3a480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v000001df4ba3afc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001df4ba3a5c0, 4;
    %assign/vec4 v000001df4ba3a8e0_0, 0;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df4ba3a7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df4ba3ad40_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001df4b9cdf70;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df4ba3af20_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v000001df4ba3af20_0;
    %inv;
    %store/vec4 v000001df4ba3af20_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001df4b9cdf70;
T_3 ;
    %fork TD_tb_memory.reset, S_000001df4b9cfc40;
    %join;
    %wait E_000001df4b9cb2b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df4ba3bd00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df4ba3c660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df4ba3d2e0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001df4ba3d1a0_0, 0, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001df4ba3b800_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001df4ba3c7a0_0, 0, 32;
    %wait E_000001df4b9cb2b0;
T_3.0 ;
    %load/vec4 v000001df4ba3d100_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.1, 6;
    %wait E_000001df4b9cb6b0;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 82 "$display", "%0t WRITE ACK, addr=%0d data=0x%h", $time, v000001df4ba3b800_0, v000001df4ba3c7a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df4ba3bd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df4ba3c660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df4ba3d2e0_0, 0, 1;
    %wait E_000001df4b9cb2b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df4ba3bd00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df4ba3c660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df4ba3c8e0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001df4ba3b6c0_0, 0, 5;
    %wait E_000001df4b9cb2b0;
T_3.2 ;
    %load/vec4 v000001df4ba3d100_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.3, 6;
    %wait E_000001df4b9cb6b0;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 2 96 "$display", "%0t READ  ACK, addr=%0d data=0x%h", $time, v000001df4ba3b6c0_0, v000001df4ba3b940_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df4ba3bd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df4ba3c660_0, 0, 1;
    %wait E_000001df4b9cb2b0;
    %delay 20000, 0;
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_memory.v";
    "././source/memory.v";
