// Seed: 1481943316
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_7 :
  assert property (@(negedge 1) id_3)
  else;
  wire id_8;
  id_9(
      .id_0(id_7), .id_1(1), .id_2(id_6), .id_3(1), .id_4(1), .id_5(1'b0 & 1'b0)
  );
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    output wor   id_3,
    input  tri0  id_4,
    output uwire id_5
);
  wire id_7;
  assign id_5 = id_0;
  id_8(
      .id_0(id_2)
  );
  xnor (id_3, id_8, id_2, id_0);
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
