#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 10 19:02:43 2021
# Process ID: 19196
# Current directory: C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.runs/impl_1
# Command line: vivado.exe -log DeterminantMicroBlaze_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source DeterminantMicroBlaze_wrapper.tcl -notrace
# Log file: C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.runs/impl_1/DeterminantMicroBlaze_wrapper.vdi
# Journal file: C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source DeterminantMicroBlaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 453.816 ; gain = 53.406
Command: link_design -top DeterminantMicroBlaze_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_DeterminantTopModule_0_0/DeterminantMicroBlaze_DeterminantTopModule_0_0.dcp' for cell 'DeterminantMicroBlaze_i/DeterminantTopModule_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_0_0/DeterminantMicroBlaze_axi_gpio_0_0.dcp' for cell 'DeterminantMicroBlaze_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_1_0/DeterminantMicroBlaze_axi_gpio_1_0.dcp' for cell 'DeterminantMicroBlaze_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_2_0/DeterminantMicroBlaze_axi_gpio_2_0.dcp' for cell 'DeterminantMicroBlaze_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_3_0/DeterminantMicroBlaze_axi_gpio_3_0.dcp' for cell 'DeterminantMicroBlaze_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_4_0/DeterminantMicroBlaze_axi_gpio_4_0.dcp' for cell 'DeterminantMicroBlaze_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_5_0/DeterminantMicroBlaze_axi_gpio_5_0.dcp' for cell 'DeterminantMicroBlaze_i/axi_gpio_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_6_0/DeterminantMicroBlaze_axi_gpio_6_0.dcp' for cell 'DeterminantMicroBlaze_i/axi_gpio_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_7_0/DeterminantMicroBlaze_axi_gpio_7_0.dcp' for cell 'DeterminantMicroBlaze_i/axi_gpio_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_8_0/DeterminantMicroBlaze_axi_gpio_8_0.dcp' for cell 'DeterminantMicroBlaze_i/axi_gpio_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_9_0/DeterminantMicroBlaze_axi_gpio_9_0.dcp' for cell 'DeterminantMicroBlaze_i/axi_gpio_9'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_timer_0_0/DeterminantMicroBlaze_axi_timer_0_0.dcp' for cell 'DeterminantMicroBlaze_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_uartlite_0_0/DeterminantMicroBlaze_axi_uartlite_0_0.dcp' for cell 'DeterminantMicroBlaze_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_clk_wiz_0_0/DeterminantMicroBlaze_clk_wiz_0_0.dcp' for cell 'DeterminantMicroBlaze_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_mdm_1_0/DeterminantMicroBlaze_mdm_1_0.dcp' for cell 'DeterminantMicroBlaze_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_microblaze_0_0/DeterminantMicroBlaze_microblaze_0_0.dcp' for cell 'DeterminantMicroBlaze_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_rst_clk_wiz_0_100M_0/DeterminantMicroBlaze_rst_clk_wiz_0_100M_0.dcp' for cell 'DeterminantMicroBlaze_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_util_vector_logic_0_0/DeterminantMicroBlaze_util_vector_logic_0_0.dcp' for cell 'DeterminantMicroBlaze_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_xbar_0/DeterminantMicroBlaze_xbar_0.dcp' for cell 'DeterminantMicroBlaze_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_dlmb_bram_if_cntlr_0/DeterminantMicroBlaze_dlmb_bram_if_cntlr_0.dcp' for cell 'DeterminantMicroBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_dlmb_v10_0/DeterminantMicroBlaze_dlmb_v10_0.dcp' for cell 'DeterminantMicroBlaze_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_ilmb_bram_if_cntlr_0/DeterminantMicroBlaze_ilmb_bram_if_cntlr_0.dcp' for cell 'DeterminantMicroBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_ilmb_v10_0/DeterminantMicroBlaze_ilmb_v10_0.dcp' for cell 'DeterminantMicroBlaze_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_lmb_bram_0/DeterminantMicroBlaze_lmb_bram_0.dcp' for cell 'DeterminantMicroBlaze_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 397 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, DeterminantMicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'DeterminantMicroBlaze_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_clk_wiz_0_0/DeterminantMicroBlaze_clk_wiz_0_0_board.xdc] for cell 'DeterminantMicroBlaze_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_clk_wiz_0_0/DeterminantMicroBlaze_clk_wiz_0_0_board.xdc] for cell 'DeterminantMicroBlaze_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_clk_wiz_0_0/DeterminantMicroBlaze_clk_wiz_0_0.xdc] for cell 'DeterminantMicroBlaze_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_clk_wiz_0_0/DeterminantMicroBlaze_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_clk_wiz_0_0/DeterminantMicroBlaze_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1492.941 ; gain = 587.965
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_clk_wiz_0_0/DeterminantMicroBlaze_clk_wiz_0_0.xdc] for cell 'DeterminantMicroBlaze_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_uartlite_0_0/DeterminantMicroBlaze_axi_uartlite_0_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_uartlite_0_0/DeterminantMicroBlaze_axi_uartlite_0_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_uartlite_0_0/DeterminantMicroBlaze_axi_uartlite_0_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_uartlite_0_0/DeterminantMicroBlaze_axi_uartlite_0_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_0_0/DeterminantMicroBlaze_axi_gpio_0_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_0_0/DeterminantMicroBlaze_axi_gpio_0_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_0_0/DeterminantMicroBlaze_axi_gpio_0_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_0_0/DeterminantMicroBlaze_axi_gpio_0_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_1_0/DeterminantMicroBlaze_axi_gpio_1_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_1_0/DeterminantMicroBlaze_axi_gpio_1_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_1_0/DeterminantMicroBlaze_axi_gpio_1_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_1_0/DeterminantMicroBlaze_axi_gpio_1_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_2_0/DeterminantMicroBlaze_axi_gpio_2_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_2_0/DeterminantMicroBlaze_axi_gpio_2_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_2_0/DeterminantMicroBlaze_axi_gpio_2_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_2_0/DeterminantMicroBlaze_axi_gpio_2_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_3_0/DeterminantMicroBlaze_axi_gpio_3_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_3_0/DeterminantMicroBlaze_axi_gpio_3_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_3_0/DeterminantMicroBlaze_axi_gpio_3_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_3_0/DeterminantMicroBlaze_axi_gpio_3_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_4_0/DeterminantMicroBlaze_axi_gpio_4_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_4_0/DeterminantMicroBlaze_axi_gpio_4_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_4_0/DeterminantMicroBlaze_axi_gpio_4_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_4_0/DeterminantMicroBlaze_axi_gpio_4_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_5_0/DeterminantMicroBlaze_axi_gpio_5_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_5_0/DeterminantMicroBlaze_axi_gpio_5_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_5/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_5_0/DeterminantMicroBlaze_axi_gpio_5_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_5_0/DeterminantMicroBlaze_axi_gpio_5_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_5/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_6_0/DeterminantMicroBlaze_axi_gpio_6_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_6/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_6_0/DeterminantMicroBlaze_axi_gpio_6_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_6/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_6_0/DeterminantMicroBlaze_axi_gpio_6_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_6/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_6_0/DeterminantMicroBlaze_axi_gpio_6_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_6/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_7_0/DeterminantMicroBlaze_axi_gpio_7_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_7/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_7_0/DeterminantMicroBlaze_axi_gpio_7_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_7/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_7_0/DeterminantMicroBlaze_axi_gpio_7_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_7/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_7_0/DeterminantMicroBlaze_axi_gpio_7_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_7/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_8_0/DeterminantMicroBlaze_axi_gpio_8_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_8/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_8_0/DeterminantMicroBlaze_axi_gpio_8_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_8/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_8_0/DeterminantMicroBlaze_axi_gpio_8_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_8/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_8_0/DeterminantMicroBlaze_axi_gpio_8_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_8/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_9_0/DeterminantMicroBlaze_axi_gpio_9_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_9/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_9_0/DeterminantMicroBlaze_axi_gpio_9_0_board.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_9/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_9_0/DeterminantMicroBlaze_axi_gpio_9_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_9/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_gpio_9_0/DeterminantMicroBlaze_axi_gpio_9_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_gpio_9/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_microblaze_0_0/DeterminantMicroBlaze_microblaze_0_0.xdc] for cell 'DeterminantMicroBlaze_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_microblaze_0_0/DeterminantMicroBlaze_microblaze_0_0.xdc] for cell 'DeterminantMicroBlaze_i/microblaze_0/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_dlmb_v10_0/DeterminantMicroBlaze_dlmb_v10_0.xdc] for cell 'DeterminantMicroBlaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_dlmb_v10_0/DeterminantMicroBlaze_dlmb_v10_0.xdc] for cell 'DeterminantMicroBlaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_ilmb_v10_0/DeterminantMicroBlaze_ilmb_v10_0.xdc] for cell 'DeterminantMicroBlaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_ilmb_v10_0/DeterminantMicroBlaze_ilmb_v10_0.xdc] for cell 'DeterminantMicroBlaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_mdm_1_0/DeterminantMicroBlaze_mdm_1_0.xdc] for cell 'DeterminantMicroBlaze_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_mdm_1_0/DeterminantMicroBlaze_mdm_1_0.xdc] for cell 'DeterminantMicroBlaze_i/mdm_1/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_rst_clk_wiz_0_100M_0/DeterminantMicroBlaze_rst_clk_wiz_0_100M_0_board.xdc] for cell 'DeterminantMicroBlaze_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_rst_clk_wiz_0_100M_0/DeterminantMicroBlaze_rst_clk_wiz_0_100M_0_board.xdc] for cell 'DeterminantMicroBlaze_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_rst_clk_wiz_0_100M_0/DeterminantMicroBlaze_rst_clk_wiz_0_100M_0.xdc] for cell 'DeterminantMicroBlaze_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_rst_clk_wiz_0_100M_0/DeterminantMicroBlaze_rst_clk_wiz_0_100M_0.xdc] for cell 'DeterminantMicroBlaze_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_timer_0_0/DeterminantMicroBlaze_axi_timer_0_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_axi_timer_0_0/DeterminantMicroBlaze_axi_timer_0_0.xdc] for cell 'DeterminantMicroBlaze_i/axi_timer_0/U0'
Parsing XDC File [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/constrs_1/imports/DeterminantMicroBlazeRecording/Nexys4ddrMaster.xdc]
Finished Parsing XDC File [C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/constrs_1/imports/DeterminantMicroBlazeRecording/Nexys4ddrMaster.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'DeterminantMicroBlaze_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/ip/DeterminantMicroBlaze_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1492.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1492.941 ; gain = 1039.125
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1492.941 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15c3944cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.837 . Memory (MB): peak = 1508.988 ; gain = 16.047

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18e9a454b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.985 . Memory (MB): peak = 1649.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 137 cells and removed 228 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19f8e5e05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1649.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 15 cells and removed 78 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20486e86c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1649.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 970 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 129 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 249ff919b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1649.371 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 249ff919b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1649.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24318a0bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1649.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             137  |             228  |                                              2  |
|  Constant propagation         |              15  |              78  |                                              0  |
|  Sweep                        |              16  |             970  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1649.371 ; gain = 0.000
Ending Logic Optimization Task | Checksum: cfe0599e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1649.371 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.039 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1e0f41ff2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1814.375 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e0f41ff2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1814.375 ; gain = 165.004

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1d4d9583c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1814.375 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1d4d9583c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1814.375 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1814.375 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d4d9583c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1814.375 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1814.375 ; gain = 321.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1814.375 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1814.375 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.runs/impl_1/DeterminantMicroBlaze_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DeterminantMicroBlaze_wrapper_drc_opted.rpt -pb DeterminantMicroBlaze_wrapper_drc_opted.pb -rpx DeterminantMicroBlaze_wrapper_drc_opted.rpx
Command: report_drc -file DeterminantMicroBlaze_wrapper_drc_opted.rpt -pb DeterminantMicroBlaze_wrapper_drc_opted.pb -rpx DeterminantMicroBlaze_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.runs/impl_1/DeterminantMicroBlaze_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1814.375 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1605c3b3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1814.375 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 104482c8c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 26066f70b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 26066f70b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1814.375 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 26066f70b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 253a80940

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1814.375 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1bcdd4414

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1814.375 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 17e475d4c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1814.375 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17e475d4c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b113f529

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ae3d2006

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d1f3aedf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17fdfb389

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 260c8567b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2695baf73

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 26ee934fb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1814.375 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 26ee934fb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12992594b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12992594b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1814.375 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.866. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11cb56daa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1814.375 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 11cb56daa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11cb56daa

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11cb56daa

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1814.375 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1814.375 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1cc78e223

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1814.375 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cc78e223

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1814.375 ; gain = 0.000
Ending Placer Task | Checksum: 1a1258f02

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1814.375 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1814.375 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1814.375 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.877 . Memory (MB): peak = 1814.375 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.runs/impl_1/DeterminantMicroBlaze_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file DeterminantMicroBlaze_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1814.375 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file DeterminantMicroBlaze_wrapper_utilization_placed.rpt -pb DeterminantMicroBlaze_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DeterminantMicroBlaze_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1814.375 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c4a24d9c ConstDB: 0 ShapeSum: dc834166 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f87ff537

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 1814.375 ; gain = 0.000
Post Restoration Checksum: NetGraph: f0c95b73 NumContArr: 7b699c4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f87ff537

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 1827.203 ; gain = 12.828

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f87ff537

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 1834.316 ; gain = 19.941

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f87ff537

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 1834.316 ; gain = 19.941
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18e854f43

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1861.246 ; gain = 46.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.973  | TNS=0.000  | WHS=-0.187 | THS=-61.465|

Phase 2 Router Initialization | Checksum: 1236e9ea1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1920.527 ; gain = 106.152

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6409
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6409
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b6090d0c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:43 . Memory (MB): peak = 1920.527 ; gain = 106.152

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 694
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.584  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f6bafdf8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1920.527 ; gain = 106.152

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.584  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16ac66cd1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1920.527 ; gain = 106.152
Phase 4 Rip-up And Reroute | Checksum: 16ac66cd1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1920.527 ; gain = 106.152

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16ac66cd1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1920.527 ; gain = 106.152

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16ac66cd1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1920.527 ; gain = 106.152
Phase 5 Delay and Skew Optimization | Checksum: 16ac66cd1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1920.527 ; gain = 106.152

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b199e942

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 1920.527 ; gain = 106.152
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.620  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17c34e69d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 1920.527 ; gain = 106.152
Phase 6 Post Hold Fix | Checksum: 17c34e69d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 1920.527 ; gain = 106.152

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32311 %
  Global Horizontal Routing Utilization  = 1.50341 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ec401756

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 1920.527 ; gain = 106.152

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ec401756

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 1920.527 ; gain = 106.152

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12dc25977

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1920.527 ; gain = 106.152

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.620  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12dc25977

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1920.527 ; gain = 106.152
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1920.527 ; gain = 106.152

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 1920.527 ; gain = 106.152
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1920.527 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1920.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.runs/impl_1/DeterminantMicroBlaze_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DeterminantMicroBlaze_wrapper_drc_routed.rpt -pb DeterminantMicroBlaze_wrapper_drc_routed.pb -rpx DeterminantMicroBlaze_wrapper_drc_routed.rpx
Command: report_drc -file DeterminantMicroBlaze_wrapper_drc_routed.rpt -pb DeterminantMicroBlaze_wrapper_drc_routed.pb -rpx DeterminantMicroBlaze_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.runs/impl_1/DeterminantMicroBlaze_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DeterminantMicroBlaze_wrapper_methodology_drc_routed.rpt -pb DeterminantMicroBlaze_wrapper_methodology_drc_routed.pb -rpx DeterminantMicroBlaze_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file DeterminantMicroBlaze_wrapper_methodology_drc_routed.rpt -pb DeterminantMicroBlaze_wrapper_methodology_drc_routed.pb -rpx DeterminantMicroBlaze_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.runs/impl_1/DeterminantMicroBlaze_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file DeterminantMicroBlaze_wrapper_power_routed.rpt -pb DeterminantMicroBlaze_wrapper_power_summary_routed.pb -rpx DeterminantMicroBlaze_wrapper_power_routed.rpx
Command: report_power -file DeterminantMicroBlaze_wrapper_power_routed.rpt -pb DeterminantMicroBlaze_wrapper_power_summary_routed.pb -rpx DeterminantMicroBlaze_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
123 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file DeterminantMicroBlaze_wrapper_route_status.rpt -pb DeterminantMicroBlaze_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file DeterminantMicroBlaze_wrapper_timing_summary_routed.rpt -pb DeterminantMicroBlaze_wrapper_timing_summary_routed.pb -rpx DeterminantMicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file DeterminantMicroBlaze_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DeterminantMicroBlaze_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DeterminantMicroBlaze_wrapper_bus_skew_routed.rpt -pb DeterminantMicroBlaze_wrapper_bus_skew_routed.pb -rpx DeterminantMicroBlaze_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force DeterminantMicroBlaze_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0__0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0__0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0__1 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__1 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__1 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__2 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__2 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__3 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__3 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__4 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__4 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0__0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0__0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0__1 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__1 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__1 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__2 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__2 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__3 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__3 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__4 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__4 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__1 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__1 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__0 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__1 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__1 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__2 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__2 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__3 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__3 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__4 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__4 input DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0__0 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0__1 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__0 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__1 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__2 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__3 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__4 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0__0 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0__1 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__0 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__1 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__2 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__3 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__4 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__0 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__1 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__0 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__1 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__2 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__3 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__4 output DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0__0 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0__1 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__0 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__1 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__2 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__3 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__4 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/X2__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0__0 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0__1 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__0 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__1 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__2 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__3 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__4 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Y2__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__0 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__1 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__0 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__1 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__2 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__3 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__4 multiplier stage DeterminantMicroBlaze_i/DeterminantTopModule_0/inst/one/Z2__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 107 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./DeterminantMicroBlaze_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/OAkun/Desktop/CECS460Micro/DetMicroBlazeLecTimerVideo/DetMicroBlazeLec.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon May 10 19:05:49 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2339.980 ; gain = 399.652
INFO: [Common 17-206] Exiting Vivado at Mon May 10 19:05:49 2021...
