{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669947392998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669947393004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 18:16:32 2022 " "Processing started: Thu Dec 01 18:16:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669947393004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947393004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Level -c Top_Level " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Level -c Top_Level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947393004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669947394697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669947394698 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../18.1/Lab 6/clr_mux.sv " "Can't analyze file -- file ../../18.1/Lab 6/clr_mux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669947412527 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SIPO.sv(8) " "Verilog HDL information at SIPO.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "SIPO.sv" "" { Text "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/SIPO.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669947412542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sipo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "SIPO.sv" "" { Text "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/SIPO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669947412547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947412547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file wave_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_generator " "Found entity 1: wave_generator" {  } { { "wave_generator.sv" "" { Text "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/wave_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669947412563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947412563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669947412580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947412580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level " "Found entity 1: Top_Level" {  } { { "Top_Level.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/Top_Level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669947412592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947412592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669947412612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947412612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_concatenation.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_concatenation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_concatenation " "Found entity 1: data_concatenation" {  } { { "data_concatenation.sv" "" { Text "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/data_concatenation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669947412626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947412626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669947412646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947412646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.sv" "" { Text "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/buffer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669947412662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947412662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_dff " "Found entity 1: register_dff" {  } { { "register_dff.sv" "" { Text "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/register_dff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669947412680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947412680 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SIPO2.sv(9) " "Verilog HDL information at SIPO2.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "SIPO2.sv" "" { Text "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/SIPO2.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669947412693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sipo2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO2 " "Found entity 1: SIPO2" {  } { { "SIPO2.sv" "" { Text "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/SIPO2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669947412696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947412696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level2 " "Found entity 1: Top_Level2" {  } { { "Top_Level2.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/Top_Level2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669947412709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947412709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file clr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clr_mux " "Found entity 1: clr_mux" {  } { { "clr_mux.sv" "" { Text "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/clr_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669947412733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947412733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Level2 " "Elaborating entity \"Top_Level2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669947412880 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED " "Pin \"LED\" is missing source" {  } { { "Top_Level2.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/Top_Level2.bdf" { { 304 1456 1632 320 "LED" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1669947412887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clr_mux clr_mux:inst9 " "Elaborating entity \"clr_mux\" for hierarchy \"clr_mux:inst9\"" {  } { { "Top_Level2.bdf" "inst9" { Schematic "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/Top_Level2.bdf" { { 496 1920 2040 608 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669947412919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst16 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst16\"" {  } { { "Top_Level2.bdf" "inst16" { Schematic "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/Top_Level2.bdf" { { 864 1416 1568 1008 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669947412934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst5 " "Elaborating entity \"counter\" for hierarchy \"counter:inst5\"" {  } { { "Top_Level2.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/Top_Level2.bdf" { { 760 1240 1392 840 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669947412942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 counter.sv(8) " "Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (17)" {  } { { "counter.sv" "" { Text "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669947412942 "|Top_Level2|counter:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst8 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst8\"" {  } { { "Top_Level2.bdf" "inst8" { Schematic "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/Top_Level2.bdf" { { 176 840 1008 256 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669947412953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO2 SIPO2:inst " "Elaborating entity \"SIPO2\" for hierarchy \"SIPO2:inst\"" {  } { { "Top_Level2.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/Top_Level2.bdf" { { 176 520 664 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669947412961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SIPO2.sv(20) " "Verilog HDL assignment warning at SIPO2.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "SIPO2.sv" "" { Text "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/SIPO2.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669947412966 "|Top_Level2|SIPO2:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst14 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst14\"" {  } { { "Top_Level2.bdf" "inst14" { Schematic "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/Top_Level2.bdf" { { 360 1728 1880 504 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669947412972 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED GND " "Pin \"LED\" is stuck at GND" {  } { { "Top_Level2.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/Top_Level2.bdf" { { 304 1456 1632 320 "LED" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669947414374 "|Top_Level2|LED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669947414374 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669947414498 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/ECE_272_Final_Project/output_files/Top_Level.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/ECE_272_Final_Project/output_files/Top_Level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947418363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669947418574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669947418574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669947418715 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669947418715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "266 " "Implemented 266 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669947418715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669947418715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669947418764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 18:16:58 2022 " "Processing ended: Thu Dec 01 18:16:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669947418764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669947418764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669947418764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669947418764 ""}
