
*** Running vivado
    with args -log SOC_Our_IP_AES_Our_IP_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SOC_Our_IP_AES_Our_IP_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SOC_Our_IP_AES_Our_IP_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/ip_repo/AES_Our_IP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.cache/ip 
Command: synth_design -top SOC_Our_IP_AES_Our_IP_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1007.438 ; gain = 235.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SOC_Our_IP_AES_Our_IP_0_0' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ip/SOC_Our_IP_AES_Our_IP_0_0/synth/SOC_Our_IP_AES_Our_IP_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'AES_Our_IP_v1_0' declared at 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0.vhd:5' bound to instance 'U0' of component 'AES_Our_IP_v1_0' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ip/SOC_Our_IP_AES_Our_IP_0_0/synth/SOC_Our_IP_AES_Our_IP_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AES_Our_IP_v1_0' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'AES_Our_IP_v1_0_S00_AXI' declared at 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0_S00_AXI.vhd:5' bound to instance 'AES_Our_IP_v1_0_S00_AXI_inst' of component 'AES_Our_IP_v1_0_S00_AXI' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'AES_Our_IP_v1_0_S00_AXI' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0_S00_AXI.vhd:262]
INFO: [Synth 8-226] default block is never used [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0_S00_AXI.vhd:500]
WARNING: [Synth 8-614] signal 'cipher' is read in the process but is not in the sensitivity list [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0_S00_AXI.vhd:495]
INFO: [Synth 8-3491] module 'aes_core' declared at 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/design.vhd:5' bound to instance 'my_aes' of component 'aes_core' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0_S00_AXI.vhd:560]
INFO: [Synth 8-638] synthesizing module 'aes_core' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/design.vhd:17]
INFO: [Synth 8-3491] module 'subBytes' declared at 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/subBytes.vhd:4' bound to instance 'u1_SubBytes' of component 'subBytes' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/design.vhd:67]
INFO: [Synth 8-638] synthesizing module 'subBytes' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/subBytes.vhd:11]
INFO: [Synth 8-638] synthesizing module 'sbox' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/sbox.vhd:11]
INFO: [Synth 8-226] default block is never used [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/sbox.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sbox' (1#1) [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/sbox.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'subBytes' (2#1) [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/subBytes.vhd:11]
INFO: [Synth 8-3491] module 'shiftRows' declared at 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/shiftRows.vhd:5' bound to instance 'u2_ShiftRows' of component 'shiftRows' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/design.vhd:73]
INFO: [Synth 8-638] synthesizing module 'shiftRows' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/shiftRows.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'shiftRows' (3#1) [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/shiftRows.vhd:12]
INFO: [Synth 8-3491] module 'mixColumns' declared at 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/mixColumns.vhd:4' bound to instance 'u3_MixColumns' of component 'mixColumns' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/design.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mixColumns' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/mixColumns.vhd:11]
INFO: [Synth 8-638] synthesizing module 'computeColumn' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/computeColumn.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'computeColumn' (4#1) [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/computeColumn.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'mixColumns' (5#1) [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/mixColumns.vhd:11]
INFO: [Synth 8-3491] module 'keyExpansion' declared at 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/keySchedule.vhd:5' bound to instance 'u4_KeyExpansion' of component 'keyExpansion' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/design.vhd:85]
INFO: [Synth 8-638] synthesizing module 'keyExpansion' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/keySchedule.vhd:16]
INFO: [Synth 8-3491] module 'sbox' declared at 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/sbox.vhd:4' bound to instance 'sbox0' of component 'sbox' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/keySchedule.vhd:46]
INFO: [Synth 8-638] synthesizing module 'sbox__parameterized1' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/sbox.vhd:11]
INFO: [Synth 8-226] default block is never used [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/sbox.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sbox__parameterized1' (5#1) [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/sbox.vhd:11]
INFO: [Synth 8-3491] module 'sbox' declared at 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/sbox.vhd:4' bound to instance 'sbox1' of component 'sbox' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/keySchedule.vhd:47]
INFO: [Synth 8-3491] module 'sbox' declared at 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/sbox.vhd:4' bound to instance 'sbox2' of component 'sbox' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/keySchedule.vhd:48]
INFO: [Synth 8-3491] module 'sbox' declared at 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/sbox.vhd:4' bound to instance 'sbox3' of component 'sbox' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/keySchedule.vhd:49]
INFO: [Synth 8-3491] module 'rcon' declared at 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/rcon.vhd:5' bound to instance 'rcon_inst' of component 'rcon' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/keySchedule.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rcon' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/rcon.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'rcon' (6#1) [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/rcon.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'keyExpansion' (7#1) [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/keySchedule.vhd:16]
WARNING: [Synth 8-614] signal 'key' is read in the process but is not in the sensitivity list [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/design.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'aes_core' (8#1) [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/design.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0_S00_AXI.vhd:251]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0_S00_AXI.vhd:252]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0_S00_AXI.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0_S00_AXI.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0_S00_AXI.vhd:260]
INFO: [Synth 8-256] done synthesizing module 'AES_Our_IP_v1_0_S00_AXI' (9#1) [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'AES_Our_IP_v1_0' (10#1) [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'SOC_Our_IP_AES_Our_IP_0_0' (11#1) [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ip/SOC_Our_IP_AES_Our_IP_0_0/synth/SOC_Our_IP_AES_Our_IP_0_0.vhd:82]
WARNING: [Synth 8-3331] design AES_Our_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AES_Our_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AES_Our_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AES_Our_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AES_Our_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AES_Our_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1084.078 ; gain = 311.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1084.078 ; gain = 311.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1084.078 ; gain = 311.793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1084.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1184.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1187.840 ; gain = 3.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1187.840 ; gain = 415.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1187.840 ; gain = 415.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1187.840 ; gain = 415.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1187.840 ; gain = 415.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 3     
	   2 Input      8 Bit         XORs := 16    
	   3 Input      8 Bit         XORs := 12    
	   5 Input      8 Bit         XORs := 8     
+---Registers : 
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 27    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 12    
	  16 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module computeColumn 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
	   3 Input      8 Bit         XORs := 3     
	   5 Input      8 Bit         XORs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module keyExpansion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 9     
Module aes_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module AES_Our_IP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	  16 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design AES_Our_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AES_Our_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AES_Our_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AES_Our_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AES_Our_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AES_Our_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /my_aes/\u4_KeyExpansion/sub_word_reg[23] )
INFO: [Synth 8-3886] merging instance 'U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AES_Our_IP_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1187.840 ; gain = 415.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------------------+---------------+----------------+
|Module Name | RTL Object                    | Depth x Width | Implemented As | 
+------------+-------------------------------+---------------+----------------+
|sbox        | output_byte                   | 256x8         | LUT            | 
|sbox        | output_byte                   | 256x8         | LUT            | 
|subBytes    | gen[0].sbox_inst/output_byte  | 256x8         | LUT            | 
|subBytes    | gen[1].sbox_inst/output_byte  | 256x8         | LUT            | 
|subBytes    | gen[2].sbox_inst/output_byte  | 256x8         | LUT            | 
|subBytes    | gen[3].sbox_inst/output_byte  | 256x8         | LUT            | 
|subBytes    | gen[4].sbox_inst/output_byte  | 256x8         | LUT            | 
|subBytes    | gen[5].sbox_inst/output_byte  | 256x8         | LUT            | 
|subBytes    | gen[6].sbox_inst/output_byte  | 256x8         | LUT            | 
|subBytes    | gen[7].sbox_inst/output_byte  | 256x8         | LUT            | 
|subBytes    | gen[8].sbox_inst/output_byte  | 256x8         | LUT            | 
|subBytes    | gen[9].sbox_inst/output_byte  | 256x8         | LUT            | 
|subBytes    | gen[10].sbox_inst/output_byte | 256x8         | LUT            | 
|subBytes    | gen[11].sbox_inst/output_byte | 256x8         | LUT            | 
|subBytes    | gen[12].sbox_inst/output_byte | 256x8         | LUT            | 
|subBytes    | gen[13].sbox_inst/output_byte | 256x8         | LUT            | 
|subBytes    | gen[14].sbox_inst/output_byte | 256x8         | LUT            | 
|subBytes    | gen[15].sbox_inst/output_byte | 256x8         | LUT            | 
+------------+-------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1187.840 ; gain = 415.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1187.840 ; gain = 415.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1201.023 ; gain = 428.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1205.621 ; gain = 433.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1205.621 ; gain = 433.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12[2] with 1st driver pin 'U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/done_reg/Q' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/Our_AES_IP/design.vhd:102]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12[2] with 2nd driver pin 'U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[2]/Q' [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.srcs/sources_1/bd/SOC_Our_IP/ipshared/2174/hdl/AES_Our_IP_v1_0_S00_AXI.vhd:255]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1205.621 ; gain = 433.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1205.621 ; gain = 433.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1205.621 ; gain = 433.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1205.621 ; gain = 433.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     5|
|3     |LUT2   |   304|
|4     |LUT3   |   450|
|5     |LUT4   |    44|
|6     |LUT5   |   162|
|7     |LUT6   |  1231|
|8     |MUXF7  |   320|
|9     |MUXF8  |   160|
|10    |FDCE   |   999|
|11    |FDPE   |   128|
|12    |FDRE   |   425|
|13    |FDSE   |     5|
|14    |LDC    |   128|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |  4377|
|2     |  U0                             |AES_Our_IP_v1_0         |  4377|
|3     |    AES_Our_IP_v1_0_S00_AXI_inst |AES_Our_IP_v1_0_S00_AXI |  4373|
|4     |      my_aes                     |aes_core                |  3666|
|5     |        u1_SubBytes              |subBytes                |   384|
|6     |          \gen[0].sbox_inst      |sbox                    |    24|
|7     |          \gen[10].sbox_inst     |sbox_0                  |    24|
|8     |          \gen[11].sbox_inst     |sbox_1                  |    24|
|9     |          \gen[12].sbox_inst     |sbox_2                  |    24|
|10    |          \gen[13].sbox_inst     |sbox_3                  |    24|
|11    |          \gen[14].sbox_inst     |sbox_4                  |    24|
|12    |          \gen[15].sbox_inst     |sbox_5                  |    24|
|13    |          \gen[1].sbox_inst      |sbox_6                  |    24|
|14    |          \gen[2].sbox_inst      |sbox_7                  |    24|
|15    |          \gen[3].sbox_inst      |sbox_8                  |    24|
|16    |          \gen[4].sbox_inst      |sbox_9                  |    24|
|17    |          \gen[5].sbox_inst      |sbox_10                 |    24|
|18    |          \gen[6].sbox_inst      |sbox_11                 |    24|
|19    |          \gen[7].sbox_inst      |sbox_12                 |    24|
|20    |          \gen[8].sbox_inst      |sbox_13                 |    24|
|21    |          \gen[9].sbox_inst      |sbox_14                 |    24|
|22    |        u4_KeyExpansion          |keyExpansion            |  1807|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1205.621 ; gain = 433.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1205.621 ; gain = 329.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1205.621 ; gain = 433.336
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1218.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 624 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1218.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LDC => LDCE: 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 21 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1218.039 ; gain = 715.016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1218.039 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.runs/SOC_Our_IP_AES_Our_IP_0_0_synth_1/SOC_Our_IP_AES_Our_IP_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP SOC_Our_IP_AES_Our_IP_0_0, cache-ID = c36c48a8244f57a6
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1218.039 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_our_IP/SOC_AES_Our_IP/SOC_AES_Our_IP.runs/SOC_Our_IP_AES_Our_IP_0_0_synth_1/SOC_Our_IP_AES_Our_IP_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SOC_Our_IP_AES_Our_IP_0_0_utilization_synth.rpt -pb SOC_Our_IP_AES_Our_IP_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 15:33:10 2024...
