// Seed: 356813610
module module_0 (
    id_1,
    id_2
);
  output tri0 id_2;
  output wire id_1;
  assign id_1 = 1'd0;
  wire id_3;
  assign id_2 = (1'b0) ? id_3 : 1 ? id_3 & -1 : 1;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output uwire id_6
);
  always #(-1) begin : LABEL_0
    id_1 = id_5;
  end
  logic id_8;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
