{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1751462054599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1751462054599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timing_reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "C:/PROJETOS2/ProjetoFinal/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751462069244 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "C:/PROJETOS2/ProjetoFinal/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751462069244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751462069244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED7SEG_VHDL-GATE_LEVEL " "Found design unit 1: LED7SEG_VHDL-GATE_LEVEL" {  } { { "LED7SEG.vhd" "" { Text "C:/PROJETOS2/ProjetoFinal/LED7SEG.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751462069254 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED7SEG_VHDL " "Found entity 1: LED7SEG_VHDL" {  } { { "LED7SEG.vhd" "" { Text "C:/PROJETOS2/ProjetoFinal/LED7SEG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751462069254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751462069254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_para_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_para_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conversor_para_display-Behavioral " "Found design unit 1: Conversor_para_display-Behavioral" {  } { { "Conversor_para_display.vhd" "" { Text "C:/PROJETOS2/ProjetoFinal/Conversor_para_display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751462069260 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conversor_para_display " "Found entity 1: Conversor_para_display" {  } { { "Conversor_para_display.vhd" "" { Text "C:/PROJETOS2/ProjetoFinal/Conversor_para_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751462069260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751462069260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "volei.vhd 2 1 " "Found 2 design units, including 1 entities, in source file volei.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 volei-beavorial " "Found design unit 1: volei-beavorial" {  } { { "volei.vhd" "" { Text "C:/PROJETOS2/ProjetoFinal/volei.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751462069265 ""} { "Info" "ISGN_ENTITY_NAME" "1 volei " "Found entity 1: volei" {  } { { "volei.vhd" "" { Text "C:/PROJETOS2/ProjetoFinal/volei.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751462069265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751462069265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivotopo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arquivotopo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arquivotopo " "Found entity 1: arquivotopo" {  } { { "arquivotopo.bdf" "" { Schematic "C:/PROJETOS2/ProjetoFinal/arquivotopo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751462069271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1751462069271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arquivotopo " "Elaborating entity \"arquivotopo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1751462069468 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LED7SEG_VHDL led0 " "Block or symbol \"LED7SEG_VHDL\" of instance \"led0\" overlaps another block or symbol" {  } { { "arquivotopo.bdf" "" { Schematic "C:/PROJETOS2/ProjetoFinal/arquivotopo.bdf" { { 24 1080 1232 104 "led0" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1751462069478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volei volei:inst " "Elaborating entity \"volei\" for hierarchy \"volei:inst\"" {  } { { "arquivotopo.bdf" "inst" { Schematic "C:/PROJETOS2/ProjetoFinal/arquivotopo.bdf" { { 296 376 592 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751462069489 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "correction_sw volei.vhd(108) " "VHDL Process Statement warning at volei.vhd(108): signal \"correction_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "volei.vhd" "" { Text "C:/PROJETOS2/ProjetoFinal/volei.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1751462069499 "|arquivotopo|volei:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setAs volei.vhd(113) " "VHDL Process Statement warning at volei.vhd(113): signal \"setAs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "volei.vhd" "" { Text "C:/PROJETOS2/ProjetoFinal/volei.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1751462069499 "|arquivotopo|volei:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setBs volei.vhd(113) " "VHDL Process Statement warning at volei.vhd(113): signal \"setBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "volei.vhd" "" { Text "C:/PROJETOS2/ProjetoFinal/volei.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1751462069499 "|arquivotopo|volei:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Timing_Reference:inst1 " "Elaborating entity \"Timing_Reference\" for hierarchy \"Timing_Reference:inst1\"" {  } { { "arquivotopo.bdf" "inst1" { Schematic "C:/PROJETOS2/ProjetoFinal/arquivotopo.bdf" { { 296 32 184 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751462069499 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference.vhd(27) " "VHDL Process Statement warning at Timing_Reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference.vhd" "" { Text "C:/PROJETOS2/ProjetoFinal/Timing_Reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1751462069499 "|arquivotopo|Timing_Reference:timediv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED7SEG_VHDL LED7SEG_VHDL:led0 " "Elaborating entity \"LED7SEG_VHDL\" for hierarchy \"LED7SEG_VHDL:led0\"" {  } { { "arquivotopo.bdf" "led0" { Schematic "C:/PROJETOS2/ProjetoFinal/arquivotopo.bdf" { { 24 1080 1232 104 "led0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751462069504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor_para_display Conversor_para_display:inst2 " "Elaborating entity \"Conversor_para_display\" for hierarchy \"Conversor_para_display:inst2\"" {  } { { "arquivotopo.bdf" "inst2" { Schematic "C:/PROJETOS2/ProjetoFinal/arquivotopo.bdf" { { 80 792 1000 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1751462069504 ""}
