-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Wed Aug 23 11:06:00 2023
-- Host        : Kamal-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Xilinx/workspace/Sobel/Sobel.gen/sources_1/bd/sobel_design/ip/sobel_design_sobel_accel_0_0/sobel_design_sobel_accel_0_0_sim_netlist.vhdl
-- Design      : sobel_design_sobel_accel_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_Block_entry25_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    ap_return_0_preg : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_return_1_preg : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_done_reg_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_Block_entry25_proc_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Block_entry25_proc_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_return_1_preg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_Block_entry25_proc : entity is "sobel_accel_Block_entry25_proc";
end sobel_design_sobel_accel_0_0_sobel_accel_Block_entry25_proc;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_Block_entry25_proc is
  signal \^ap_done_reg\ : STD_LOGIC;
begin
  ap_done_reg <= \^ap_done_reg\;
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_1,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_0_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => Q(0),
      Q => ap_return_0_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => Q(10),
      Q => ap_return_0_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => Q(11),
      Q => ap_return_0_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => Q(1),
      Q => ap_return_0_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => Q(2),
      Q => ap_return_0_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => Q(3),
      Q => ap_return_0_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => Q(4),
      Q => ap_return_0_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => Q(5),
      Q => ap_return_0_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => Q(6),
      Q => ap_return_0_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => Q(7),
      Q => ap_return_0_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => Q(8),
      Q => ap_return_0_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => Q(9),
      Q => ap_return_0_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[11]_0\(0),
      Q => ap_return_1_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[11]_0\(10),
      Q => ap_return_1_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[11]_0\(11),
      Q => ap_return_1_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[11]_0\(1),
      Q => ap_return_1_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[11]_0\(2),
      Q => ap_return_1_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[11]_0\(3),
      Q => ap_return_1_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[11]_0\(4),
      Q => ap_return_1_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[11]_0\(5),
      Q => ap_return_1_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[11]_0\(6),
      Q => ap_return_1_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[11]_0\(7),
      Q => ap_return_1_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[11]_0\(8),
      Q => ap_return_1_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry25_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[11]_0\(9),
      Q => ap_return_1_preg(9),
      R => ap_rst_n_inv
    );
ap_sync_reg_Block_entry25_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D0C0C0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I2 => ap_rst_n,
      I3 => ap_sync_ready,
      I4 => ap_start,
      O => ap_done_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_Block_entry2_proc is
  port (
    ap_sync_Block_entry2_proc_U0_ap_ready : out STD_LOGIC;
    ap_done_reg : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_done_reg_reg_2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_return_5_preg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Block_entry2_proc_U0_ap_continue : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_return_3_preg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_Block_entry2_proc : entity is "sobel_accel_Block_entry2_proc";
end sobel_design_sobel_accel_0_0_sobel_accel_Block_entry2_proc;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_Block_entry2_proc is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_1_n_9 : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_done_reg_reg_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_return_0_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_1_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_2_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_return_3_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_return_4_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_return_5_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_return_5_preg_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^if_din\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ap_return_0_preg[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ap_return_0_preg[10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_return_0_preg[11]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_return_0_preg[12]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_return_0_preg[13]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_return_0_preg[14]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_return_0_preg[15]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_return_0_preg[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_return_0_preg[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ap_return_0_preg[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ap_return_0_preg[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_return_0_preg[5]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_return_0_preg[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_return_0_preg[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_return_0_preg[8]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_return_0_preg[9]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_return_1_preg[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_return_1_preg[10]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_return_1_preg[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_return_1_preg[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_return_1_preg[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_return_1_preg[14]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_return_1_preg[15]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_return_1_preg[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_return_1_preg[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_return_1_preg[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_return_1_preg[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_return_1_preg[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_return_1_preg[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ap_return_1_preg[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_return_1_preg[8]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_return_1_preg[9]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ap_return_2_preg[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ap_return_2_preg[10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_return_2_preg[11]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_return_2_preg[12]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_return_2_preg[13]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_return_2_preg[14]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_return_2_preg[15]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_return_2_preg[16]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_return_2_preg[17]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_return_2_preg[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_return_2_preg[19]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_return_2_preg[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_return_2_preg[20]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ap_return_2_preg[21]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_return_2_preg[22]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_return_2_preg[23]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_return_2_preg[24]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_return_2_preg[25]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_return_2_preg[26]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_return_2_preg[27]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_return_2_preg[28]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_return_2_preg[29]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_return_2_preg[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ap_return_2_preg[30]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_return_2_preg[31]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_return_2_preg[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ap_return_2_preg[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_return_2_preg[5]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_return_2_preg[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_return_2_preg[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_return_2_preg[8]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_return_2_preg[9]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_return_3_preg[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_return_3_preg[10]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_return_3_preg[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_return_3_preg[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_return_3_preg[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_return_3_preg[14]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_return_3_preg[15]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_return_3_preg[16]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_return_3_preg[17]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_return_3_preg[18]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ap_return_3_preg[19]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_return_3_preg[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_return_3_preg[20]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_return_3_preg[21]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ap_return_3_preg[22]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_return_3_preg[23]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_return_3_preg[24]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_return_3_preg[25]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_return_3_preg[26]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_return_3_preg[27]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_return_3_preg[28]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_return_3_preg[29]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_return_3_preg[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_return_3_preg[30]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_return_3_preg[31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_return_3_preg[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_return_3_preg[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_return_3_preg[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_return_3_preg[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ap_return_3_preg[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_return_3_preg[8]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_return_3_preg[9]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ap_return_4_preg[16]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_return_4_preg[17]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_return_4_preg[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_return_4_preg[19]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_return_4_preg[20]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ap_return_4_preg[21]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_return_4_preg[22]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_return_4_preg[23]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_return_4_preg[24]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_return_4_preg[25]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_return_4_preg[26]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_return_4_preg[27]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_return_4_preg[28]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_return_4_preg[29]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_return_4_preg[30]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_return_4_preg[31]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_return_5_preg[16]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_return_5_preg[17]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_return_5_preg[18]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ap_return_5_preg[19]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_return_5_preg[20]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_return_5_preg[21]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ap_return_5_preg[22]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_return_5_preg[23]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_return_5_preg[24]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_return_5_preg[25]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_return_5_preg[26]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_return_5_preg[27]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_return_5_preg[28]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_return_5_preg[29]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_return_5_preg[30]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_return_5_preg[31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of int_ap_start_i_4 : label is "soft_lutpair64";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  ap_done_reg <= \^ap_done_reg\;
  ap_done_reg_reg_0(15 downto 0) <= \^ap_done_reg_reg_0\(15 downto 0);
  ap_done_reg_reg_1(31 downto 0) <= \^ap_done_reg_reg_1\(31 downto 0);
  ap_done_reg_reg_2(31 downto 0) <= \^ap_done_reg_reg_2\(31 downto 0);
  \ap_return_5_preg_reg[31]_0\(31 downto 0) <= \^ap_return_5_preg_reg[31]_0\(31 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  if_din(15 downto 0) <= \^if_din\(15 downto 0);
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_done_reg\,
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => Block_entry2_proc_U0_ap_continue,
      O => ap_done_reg_i_1_n_9
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_9,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_0_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(0),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(0),
      O => \^if_din\(0)
    );
\ap_return_0_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(10),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(10),
      O => \^if_din\(10)
    );
\ap_return_0_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(11),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(11),
      O => \^if_din\(11)
    );
\ap_return_0_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(12),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(12),
      O => \^if_din\(12)
    );
\ap_return_0_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(13),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(13),
      O => \^if_din\(13)
    );
\ap_return_0_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(14),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(14),
      O => \^if_din\(14)
    );
\ap_return_0_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(15),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(15),
      O => \^if_din\(15)
    );
\ap_return_0_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(1),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(1),
      O => \^if_din\(1)
    );
\ap_return_0_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(2),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(2),
      O => \^if_din\(2)
    );
\ap_return_0_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(3),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(3),
      O => \^if_din\(3)
    );
\ap_return_0_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(4),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(4),
      O => \^if_din\(4)
    );
\ap_return_0_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(5),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(5),
      O => \^if_din\(5)
    );
\ap_return_0_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(6),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(6),
      O => \^if_din\(6)
    );
\ap_return_0_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(7),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(7),
      O => \^if_din\(7)
    );
\ap_return_0_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(8),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(8),
      O => \^if_din\(8)
    );
\ap_return_0_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(9),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_0_preg(9),
      O => \^if_din\(9)
    );
\ap_return_0_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(0),
      Q => ap_return_0_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(10),
      Q => ap_return_0_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(11),
      Q => ap_return_0_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(12),
      Q => ap_return_0_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(13),
      Q => ap_return_0_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(14),
      Q => ap_return_0_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(15),
      Q => ap_return_0_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(1),
      Q => ap_return_0_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(2),
      Q => ap_return_0_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(3),
      Q => ap_return_0_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(4),
      Q => ap_return_0_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(5),
      Q => ap_return_0_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(6),
      Q => ap_return_0_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(7),
      Q => ap_return_0_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(8),
      Q => ap_return_0_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(9),
      Q => ap_return_0_preg(9),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(0),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(0),
      O => \^ap_done_reg_reg_0\(0)
    );
\ap_return_1_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(10),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(10),
      O => \^ap_done_reg_reg_0\(10)
    );
\ap_return_1_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(11),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(11),
      O => \^ap_done_reg_reg_0\(11)
    );
\ap_return_1_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(12),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(12),
      O => \^ap_done_reg_reg_0\(12)
    );
\ap_return_1_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(13),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(13),
      O => \^ap_done_reg_reg_0\(13)
    );
\ap_return_1_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(14),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(14),
      O => \^ap_done_reg_reg_0\(14)
    );
\ap_return_1_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(15),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(15),
      O => \^ap_done_reg_reg_0\(15)
    );
\ap_return_1_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(1),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(1),
      O => \^ap_done_reg_reg_0\(1)
    );
\ap_return_1_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(2),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(2),
      O => \^ap_done_reg_reg_0\(2)
    );
\ap_return_1_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(3),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(3),
      O => \^ap_done_reg_reg_0\(3)
    );
\ap_return_1_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(4),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(4),
      O => \^ap_done_reg_reg_0\(4)
    );
\ap_return_1_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(5),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(5),
      O => \^ap_done_reg_reg_0\(5)
    );
\ap_return_1_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(6),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(6),
      O => \^ap_done_reg_reg_0\(6)
    );
\ap_return_1_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(7),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(7),
      O => \^ap_done_reg_reg_0\(7)
    );
\ap_return_1_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(8),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(8),
      O => \^ap_done_reg_reg_0\(8)
    );
\ap_return_1_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(9),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_1_preg(9),
      O => \^ap_done_reg_reg_0\(9)
    );
\ap_return_1_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(0),
      Q => ap_return_1_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(10),
      Q => ap_return_1_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(11),
      Q => ap_return_1_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(12),
      Q => ap_return_1_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(13),
      Q => ap_return_1_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(14),
      Q => ap_return_1_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(15),
      Q => ap_return_1_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(1),
      Q => ap_return_1_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(2),
      Q => ap_return_1_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(3),
      Q => ap_return_1_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(4),
      Q => ap_return_1_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(5),
      Q => ap_return_1_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(6),
      Q => ap_return_1_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(7),
      Q => ap_return_1_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(8),
      Q => ap_return_1_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(9),
      Q => ap_return_1_preg(9),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(0),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(0),
      O => \^ap_done_reg_reg_1\(0)
    );
\ap_return_2_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(10),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(10),
      O => \^ap_done_reg_reg_1\(10)
    );
\ap_return_2_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(11),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(11),
      O => \^ap_done_reg_reg_1\(11)
    );
\ap_return_2_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(12),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(12),
      O => \^ap_done_reg_reg_1\(12)
    );
\ap_return_2_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(13),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(13),
      O => \^ap_done_reg_reg_1\(13)
    );
\ap_return_2_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(14),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(14),
      O => \^ap_done_reg_reg_1\(14)
    );
\ap_return_2_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(15),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(15),
      O => \^ap_done_reg_reg_1\(15)
    );
\ap_return_2_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(16),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(16),
      O => \^ap_done_reg_reg_1\(16)
    );
\ap_return_2_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(17),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(17),
      O => \^ap_done_reg_reg_1\(17)
    );
\ap_return_2_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(18),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(18),
      O => \^ap_done_reg_reg_1\(18)
    );
\ap_return_2_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(19),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(19),
      O => \^ap_done_reg_reg_1\(19)
    );
\ap_return_2_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(1),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(1),
      O => \^ap_done_reg_reg_1\(1)
    );
\ap_return_2_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(20),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(20),
      O => \^ap_done_reg_reg_1\(20)
    );
\ap_return_2_preg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(21),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(21),
      O => \^ap_done_reg_reg_1\(21)
    );
\ap_return_2_preg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(22),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(22),
      O => \^ap_done_reg_reg_1\(22)
    );
\ap_return_2_preg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(23),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(23),
      O => \^ap_done_reg_reg_1\(23)
    );
\ap_return_2_preg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(24),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(24),
      O => \^ap_done_reg_reg_1\(24)
    );
\ap_return_2_preg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(25),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(25),
      O => \^ap_done_reg_reg_1\(25)
    );
\ap_return_2_preg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(26),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(26),
      O => \^ap_done_reg_reg_1\(26)
    );
\ap_return_2_preg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(27),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(27),
      O => \^ap_done_reg_reg_1\(27)
    );
\ap_return_2_preg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(28),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(28),
      O => \^ap_done_reg_reg_1\(28)
    );
\ap_return_2_preg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(29),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(29),
      O => \^ap_done_reg_reg_1\(29)
    );
\ap_return_2_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(2),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(2),
      O => \^ap_done_reg_reg_1\(2)
    );
\ap_return_2_preg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(30),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(30),
      O => \^ap_done_reg_reg_1\(30)
    );
\ap_return_2_preg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(31),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(31),
      O => \^ap_done_reg_reg_1\(31)
    );
\ap_return_2_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(3),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(3),
      O => \^ap_done_reg_reg_1\(3)
    );
\ap_return_2_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(4),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(4),
      O => \^ap_done_reg_reg_1\(4)
    );
\ap_return_2_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(5),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(5),
      O => \^ap_done_reg_reg_1\(5)
    );
\ap_return_2_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(6),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(6),
      O => \^ap_done_reg_reg_1\(6)
    );
\ap_return_2_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(7),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(7),
      O => \^ap_done_reg_reg_1\(7)
    );
\ap_return_2_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(8),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(8),
      O => \^ap_done_reg_reg_1\(8)
    );
\ap_return_2_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(9),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_2_preg(9),
      O => \^ap_done_reg_reg_1\(9)
    );
\ap_return_2_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(0),
      Q => ap_return_2_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(10),
      Q => ap_return_2_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(11),
      Q => ap_return_2_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(12),
      Q => ap_return_2_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(13),
      Q => ap_return_2_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(14),
      Q => ap_return_2_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(15),
      Q => ap_return_2_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(16),
      Q => ap_return_2_preg(16),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(17),
      Q => ap_return_2_preg(17),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(18),
      Q => ap_return_2_preg(18),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(19),
      Q => ap_return_2_preg(19),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(1),
      Q => ap_return_2_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(20),
      Q => ap_return_2_preg(20),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(21),
      Q => ap_return_2_preg(21),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(22),
      Q => ap_return_2_preg(22),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(23),
      Q => ap_return_2_preg(23),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(24),
      Q => ap_return_2_preg(24),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(25),
      Q => ap_return_2_preg(25),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(26),
      Q => ap_return_2_preg(26),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(27),
      Q => ap_return_2_preg(27),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(28),
      Q => ap_return_2_preg(28),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(29),
      Q => ap_return_2_preg(29),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(2),
      Q => ap_return_2_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(30),
      Q => ap_return_2_preg(30),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(31),
      Q => ap_return_2_preg(31),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(3),
      Q => ap_return_2_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(4),
      Q => ap_return_2_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(5),
      Q => ap_return_2_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(6),
      Q => ap_return_2_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(7),
      Q => ap_return_2_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(8),
      Q => ap_return_2_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(9),
      Q => ap_return_2_preg(9),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(0),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(0),
      O => \^ap_done_reg_reg_2\(0)
    );
\ap_return_3_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(10),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(10),
      O => \^ap_done_reg_reg_2\(10)
    );
\ap_return_3_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(11),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(11),
      O => \^ap_done_reg_reg_2\(11)
    );
\ap_return_3_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(12),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(12),
      O => \^ap_done_reg_reg_2\(12)
    );
\ap_return_3_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(13),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(13),
      O => \^ap_done_reg_reg_2\(13)
    );
\ap_return_3_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(14),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(14),
      O => \^ap_done_reg_reg_2\(14)
    );
\ap_return_3_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(15),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(15),
      O => \^ap_done_reg_reg_2\(15)
    );
\ap_return_3_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(16),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(16),
      O => \^ap_done_reg_reg_2\(16)
    );
\ap_return_3_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(17),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(17),
      O => \^ap_done_reg_reg_2\(17)
    );
\ap_return_3_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(18),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(18),
      O => \^ap_done_reg_reg_2\(18)
    );
\ap_return_3_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(19),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(19),
      O => \^ap_done_reg_reg_2\(19)
    );
\ap_return_3_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(1),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(1),
      O => \^ap_done_reg_reg_2\(1)
    );
\ap_return_3_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(20),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(20),
      O => \^ap_done_reg_reg_2\(20)
    );
\ap_return_3_preg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(21),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(21),
      O => \^ap_done_reg_reg_2\(21)
    );
\ap_return_3_preg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(22),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(22),
      O => \^ap_done_reg_reg_2\(22)
    );
\ap_return_3_preg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(23),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(23),
      O => \^ap_done_reg_reg_2\(23)
    );
\ap_return_3_preg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(24),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(24),
      O => \^ap_done_reg_reg_2\(24)
    );
\ap_return_3_preg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(25),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(25),
      O => \^ap_done_reg_reg_2\(25)
    );
\ap_return_3_preg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(26),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(26),
      O => \^ap_done_reg_reg_2\(26)
    );
\ap_return_3_preg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(27),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(27),
      O => \^ap_done_reg_reg_2\(27)
    );
\ap_return_3_preg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(28),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(28),
      O => \^ap_done_reg_reg_2\(28)
    );
\ap_return_3_preg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(29),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(29),
      O => \^ap_done_reg_reg_2\(29)
    );
\ap_return_3_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(2),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(2),
      O => \^ap_done_reg_reg_2\(2)
    );
\ap_return_3_preg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(30),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(30),
      O => \^ap_done_reg_reg_2\(30)
    );
\ap_return_3_preg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(31),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(31),
      O => \^ap_done_reg_reg_2\(31)
    );
\ap_return_3_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(3),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(3),
      O => \^ap_done_reg_reg_2\(3)
    );
\ap_return_3_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(4),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(4),
      O => \^ap_done_reg_reg_2\(4)
    );
\ap_return_3_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(5),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(5),
      O => \^ap_done_reg_reg_2\(5)
    );
\ap_return_3_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(6),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(6),
      O => \^ap_done_reg_reg_2\(6)
    );
\ap_return_3_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(7),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(7),
      O => \^ap_done_reg_reg_2\(7)
    );
\ap_return_3_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(8),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(8),
      O => \^ap_done_reg_reg_2\(8)
    );
\ap_return_3_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[31]_0\(9),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_3_preg(9),
      O => \^ap_done_reg_reg_2\(9)
    );
\ap_return_3_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(0),
      Q => ap_return_3_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(10),
      Q => ap_return_3_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(11),
      Q => ap_return_3_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(12),
      Q => ap_return_3_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(13),
      Q => ap_return_3_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(14),
      Q => ap_return_3_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(15),
      Q => ap_return_3_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(16),
      Q => ap_return_3_preg(16),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(17),
      Q => ap_return_3_preg(17),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(18),
      Q => ap_return_3_preg(18),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(19),
      Q => ap_return_3_preg(19),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(1),
      Q => ap_return_3_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(20),
      Q => ap_return_3_preg(20),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(21),
      Q => ap_return_3_preg(21),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(22),
      Q => ap_return_3_preg(22),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(23),
      Q => ap_return_3_preg(23),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(24),
      Q => ap_return_3_preg(24),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(25),
      Q => ap_return_3_preg(25),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(26),
      Q => ap_return_3_preg(26),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(27),
      Q => ap_return_3_preg(27),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(28),
      Q => ap_return_3_preg(28),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(29),
      Q => ap_return_3_preg(29),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(2),
      Q => ap_return_3_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(30),
      Q => ap_return_3_preg(30),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(31),
      Q => ap_return_3_preg(31),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(3),
      Q => ap_return_3_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(4),
      Q => ap_return_3_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(5),
      Q => ap_return_3_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(6),
      Q => ap_return_3_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(7),
      Q => ap_return_3_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(8),
      Q => ap_return_3_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(9),
      Q => ap_return_3_preg(9),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(0),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(0),
      O => \^d\(0)
    );
\ap_return_4_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(10),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(10),
      O => \^d\(10)
    );
\ap_return_4_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(11),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(11),
      O => \^d\(11)
    );
\ap_return_4_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(12),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(12),
      O => \^d\(12)
    );
\ap_return_4_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(13),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(13),
      O => \^d\(13)
    );
\ap_return_4_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(14),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(14),
      O => \^d\(14)
    );
\ap_return_4_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(15),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(15),
      O => \^d\(15)
    );
\ap_return_4_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(16),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(16),
      O => \^d\(16)
    );
\ap_return_4_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(17),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(17),
      O => \^d\(17)
    );
\ap_return_4_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(18),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(18),
      O => \^d\(18)
    );
\ap_return_4_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(19),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(19),
      O => \^d\(19)
    );
\ap_return_4_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(1),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(1),
      O => \^d\(1)
    );
\ap_return_4_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(20),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(20),
      O => \^d\(20)
    );
\ap_return_4_preg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(21),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(21),
      O => \^d\(21)
    );
\ap_return_4_preg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(22),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(22),
      O => \^d\(22)
    );
\ap_return_4_preg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(23),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(23),
      O => \^d\(23)
    );
\ap_return_4_preg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(24),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(24),
      O => \^d\(24)
    );
\ap_return_4_preg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(25),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(25),
      O => \^d\(25)
    );
\ap_return_4_preg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(26),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(26),
      O => \^d\(26)
    );
\ap_return_4_preg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(27),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(27),
      O => \^d\(27)
    );
\ap_return_4_preg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(28),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(28),
      O => \^d\(28)
    );
\ap_return_4_preg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(29),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(29),
      O => \^d\(29)
    );
\ap_return_4_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(2),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(2),
      O => \^d\(2)
    );
\ap_return_4_preg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(30),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(30),
      O => \^d\(30)
    );
\ap_return_4_preg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(31),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(31),
      O => \^d\(31)
    );
\ap_return_4_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(3),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(3),
      O => \^d\(3)
    );
\ap_return_4_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(4),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(4),
      O => \^d\(4)
    );
\ap_return_4_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(5),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(5),
      O => \^d\(5)
    );
\ap_return_4_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(6),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(6),
      O => \^d\(6)
    );
\ap_return_4_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(7),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(7),
      O => \^d\(7)
    );
\ap_return_4_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(8),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(8),
      O => \^d\(8)
    );
\ap_return_4_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(9),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(9),
      O => \^d\(9)
    );
\ap_return_4_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => ap_return_4_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(10),
      Q => ap_return_4_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(11),
      Q => ap_return_4_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(12),
      Q => ap_return_4_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(13),
      Q => ap_return_4_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(14),
      Q => ap_return_4_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(15),
      Q => ap_return_4_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(16),
      Q => ap_return_4_preg(16),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(17),
      Q => ap_return_4_preg(17),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(18),
      Q => ap_return_4_preg(18),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(19),
      Q => ap_return_4_preg(19),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => ap_return_4_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(20),
      Q => ap_return_4_preg(20),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(21),
      Q => ap_return_4_preg(21),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(22),
      Q => ap_return_4_preg(22),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(23),
      Q => ap_return_4_preg(23),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(24),
      Q => ap_return_4_preg(24),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(25),
      Q => ap_return_4_preg(25),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(26),
      Q => ap_return_4_preg(26),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(27),
      Q => ap_return_4_preg(27),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(28),
      Q => ap_return_4_preg(28),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(29),
      Q => ap_return_4_preg(29),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => ap_return_4_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(30),
      Q => ap_return_4_preg(30),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(31),
      Q => ap_return_4_preg(31),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => ap_return_4_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => ap_return_4_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => ap_return_4_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => ap_return_4_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => ap_return_4_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(8),
      Q => ap_return_4_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(9),
      Q => ap_return_4_preg(9),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(0),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(0),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(0)
    );
\ap_return_5_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(10),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(10),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(10)
    );
\ap_return_5_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(11),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(11),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(11)
    );
\ap_return_5_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(12),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(12),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(12)
    );
\ap_return_5_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(13),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(13),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(13)
    );
\ap_return_5_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(14),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(14),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(14)
    );
\ap_return_5_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(15),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(15),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(15)
    );
\ap_return_5_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(16),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(16),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(16)
    );
\ap_return_5_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(17),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(17),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(17)
    );
\ap_return_5_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(18),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(18),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(18)
    );
\ap_return_5_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(19),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(19),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(19)
    );
\ap_return_5_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(1),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(1),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(1)
    );
\ap_return_5_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(20),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(20),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(20)
    );
\ap_return_5_preg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(21),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(21),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(21)
    );
\ap_return_5_preg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(22),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(22),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(22)
    );
\ap_return_5_preg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(23),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(23),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(23)
    );
\ap_return_5_preg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(24),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(24),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(24)
    );
\ap_return_5_preg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(25),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(25),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(25)
    );
\ap_return_5_preg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(26),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(26),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(26)
    );
\ap_return_5_preg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(27),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(27),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(27)
    );
\ap_return_5_preg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(28),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(28),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(28)
    );
\ap_return_5_preg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(29),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(29),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(29)
    );
\ap_return_5_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(2),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(2),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(2)
    );
\ap_return_5_preg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(30),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(30),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(30)
    );
\ap_return_5_preg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(31),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(31),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(31)
    );
\ap_return_5_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(3),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(3),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(3)
    );
\ap_return_5_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(4),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(4),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(4)
    );
\ap_return_5_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(5),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(5),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(5)
    );
\ap_return_5_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(6),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(6),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(6)
    );
\ap_return_5_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(7),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(7),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(7)
    );
\ap_return_5_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(8),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(8),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(8)
    );
\ap_return_5_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_5_preg(9),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_3_preg_reg[31]_0\(9),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_5_preg_reg[31]_0\(9)
    );
\ap_return_5_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(0),
      Q => ap_return_5_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(10),
      Q => ap_return_5_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(11),
      Q => ap_return_5_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(12),
      Q => ap_return_5_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(13),
      Q => ap_return_5_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(14),
      Q => ap_return_5_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(15),
      Q => ap_return_5_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(16),
      Q => ap_return_5_preg(16),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(17),
      Q => ap_return_5_preg(17),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(18),
      Q => ap_return_5_preg(18),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(19),
      Q => ap_return_5_preg(19),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(1),
      Q => ap_return_5_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(20),
      Q => ap_return_5_preg(20),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(21),
      Q => ap_return_5_preg(21),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(22),
      Q => ap_return_5_preg(22),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(23),
      Q => ap_return_5_preg(23),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(24),
      Q => ap_return_5_preg(24),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(25),
      Q => ap_return_5_preg(25),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(26),
      Q => ap_return_5_preg(26),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(27),
      Q => ap_return_5_preg(27),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(28),
      Q => ap_return_5_preg(28),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(29),
      Q => ap_return_5_preg(29),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(2),
      Q => ap_return_5_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(30),
      Q => ap_return_5_preg(30),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(31),
      Q => ap_return_5_preg(31),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(3),
      Q => ap_return_5_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(4),
      Q => ap_return_5_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(5),
      Q => ap_return_5_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(6),
      Q => ap_return_5_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(7),
      Q => ap_return_5_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(8),
      Q => ap_return_5_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_5_preg_reg[31]_0\(9),
      Q => ap_return_5_preg(9),
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I1 => \^ap_done_reg\,
      I2 => Block_entry2_proc_U0_ap_start,
      O => ap_sync_Block_entry2_proc_U0_ap_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_Sqrt is
  port (
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter17 : in STD_LOGIC;
    p_dst_data_full_n : in STD_LOGIC;
    p_dstgx_data_empty_n : in STD_LOGIC;
    p_dstgy_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_Sqrt : entity is "sobel_accel_Sqrt";
end sobel_design_sobel_accel_0_0_sobel_accel_Sqrt;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_Sqrt is
  signal \D_int_reg_reg_n_9_[0]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[10]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[11]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[12]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[13]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[14]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[15]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[16]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[17]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[18]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[19]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[1]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[20]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[21]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[22]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[23]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[24]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[25]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[26]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[27]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[28]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[29]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[2]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[30]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[31]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[3]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[6]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[7]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[8]\ : STD_LOGIC;
  signal \D_int_reg_reg_n_9_[9]\ : STD_LOGIC;
  signal Q_fu_1590_p17 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \R_11_reg_1747[2]_i_2_n_9\ : STD_LOGIC;
  signal \R_11_reg_1747[2]_i_3_n_9\ : STD_LOGIC;
  signal \R_11_reg_1747[6]_i_3_n_9\ : STD_LOGIC;
  signal \R_11_reg_1747[6]_i_4_n_9\ : STD_LOGIC;
  signal \R_11_reg_1747[6]_i_5_n_9\ : STD_LOGIC;
  signal \R_11_reg_1747[6]_i_6_n_9\ : STD_LOGIC;
  signal \R_11_reg_1747_reg[2]_i_1_n_10\ : STD_LOGIC;
  signal \R_11_reg_1747_reg[2]_i_1_n_11\ : STD_LOGIC;
  signal \R_11_reg_1747_reg[2]_i_1_n_12\ : STD_LOGIC;
  signal \R_11_reg_1747_reg[2]_i_1_n_13\ : STD_LOGIC;
  signal \R_11_reg_1747_reg[2]_i_1_n_14\ : STD_LOGIC;
  signal \R_11_reg_1747_reg[2]_i_1_n_15\ : STD_LOGIC;
  signal \R_11_reg_1747_reg[2]_i_1_n_9\ : STD_LOGIC;
  signal \R_11_reg_1747_reg[6]_i_1_n_10\ : STD_LOGIC;
  signal \R_11_reg_1747_reg[6]_i_1_n_11\ : STD_LOGIC;
  signal \R_11_reg_1747_reg[6]_i_1_n_12\ : STD_LOGIC;
  signal \R_11_reg_1747_reg[6]_i_1_n_13\ : STD_LOGIC;
  signal \R_11_reg_1747_reg[6]_i_1_n_14\ : STD_LOGIC;
  signal \R_11_reg_1747_reg[6]_i_1_n_15\ : STD_LOGIC;
  signal \R_11_reg_1747_reg[6]_i_1_n_16\ : STD_LOGIC;
  signal \R_11_reg_1747_reg[6]_i_1_n_9\ : STD_LOGIC;
  signal R_15_fu_684_p3 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal R_19_fu_760_p3 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \R_19_reg_1789[10]_i_3_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789[10]_i_4_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789[10]_i_5_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789[10]_i_6_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789[14]_i_2_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789[14]_i_3_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789[14]_i_4_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789[14]_i_5_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789[2]_i_2_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789[2]_i_3_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789[6]_i_2_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789[6]_i_3_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789[6]_i_4_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789[6]_i_5_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[10]_i_1_n_10\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[14]_i_1_n_10\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[14]_i_1_n_11\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[14]_i_1_n_12\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[14]_i_1_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[2]_i_1_n_10\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[2]_i_1_n_11\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[2]_i_1_n_12\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[2]_i_1_n_9\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[6]_i_1_n_10\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[6]_i_1_n_11\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[6]_i_1_n_12\ : STD_LOGIC;
  signal \R_19_reg_1789_reg[6]_i_1_n_9\ : STD_LOGIC;
  signal R_27_fu_912_p3 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal R_31_fu_991_p3 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \R_31_reg_1850[10]_i_2_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[10]_i_3_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[10]_i_4_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[10]_i_5_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[14]_i_3_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[14]_i_4_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[14]_i_5_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[14]_i_6_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[18]_i_2_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[18]_i_3_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[18]_i_4_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[18]_i_5_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[22]_i_2_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[22]_i_3_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[22]_i_4_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[22]_i_5_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[2]_i_2_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[2]_i_3_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[6]_i_2_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[6]_i_3_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[6]_i_4_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850[6]_i_5_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[10]_i_1_n_10\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[14]_i_1_n_10\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[14]_i_1_n_11\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[14]_i_1_n_12\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[14]_i_1_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[18]_i_1_n_10\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[18]_i_1_n_11\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[18]_i_1_n_12\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[18]_i_1_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[22]_i_1_n_10\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[22]_i_1_n_11\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[22]_i_1_n_12\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[22]_i_1_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[2]_i_1_n_10\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[2]_i_1_n_11\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[2]_i_1_n_12\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[2]_i_1_n_9\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[6]_i_1_n_10\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[6]_i_1_n_11\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[6]_i_1_n_12\ : STD_LOGIC;
  signal \R_31_reg_1850_reg[6]_i_1_n_9\ : STD_LOGIC;
  signal R_36_fu_1091_p3 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \R_3_reg_1636[0]_i_1_n_9\ : STD_LOGIC;
  signal \R_3_reg_1636[1]_i_1_n_9\ : STD_LOGIC;
  signal \R_3_reg_1636[2]_i_1_n_9\ : STD_LOGIC;
  signal \R_3_reg_1636[3]_i_1_n_9\ : STD_LOGIC;
  signal \R_3_reg_1636[4]_i_1_n_9\ : STD_LOGIC;
  signal R_40_fu_1170_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \R_40_fu_1170_p3__0\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal R_41_fu_1205_p21_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \R_41_fu_1205_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__0_n_10\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__0_n_11\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__0_n_12\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__0_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__1_i_4_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__1_n_10\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__1_n_11\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__1_n_12\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__1_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__2_i_1_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__2_i_2_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__2_i_3_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__2_i_4_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__2_n_10\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__2_n_11\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__2_n_12\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__2_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__3_i_1_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__3_i_2_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__3_i_3_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__3_i_4_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__3_n_10\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__3_n_11\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__3_n_12\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__3_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__4_i_1_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__4_i_2_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__4_i_3_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__4_i_4_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__4_n_10\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__4_n_11\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__4_n_12\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__4_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__5_i_1_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__5_i_2_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__5_i_3_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__5_i_4_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__5_n_10\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__5_n_11\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__5_n_12\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__5_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__6_i_1_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__6_i_2_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__6_i_3_n_9\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__6_n_11\ : STD_LOGIC;
  signal \R_41_fu_1205_p2_carry__6_n_12\ : STD_LOGIC;
  signal R_41_fu_1205_p2_carry_i_1_n_9 : STD_LOGIC;
  signal R_41_fu_1205_p2_carry_i_2_n_9 : STD_LOGIC;
  signal R_41_fu_1205_p2_carry_i_3_n_9 : STD_LOGIC;
  signal R_41_fu_1205_p2_carry_i_4_n_9 : STD_LOGIC;
  signal R_41_fu_1205_p2_carry_n_10 : STD_LOGIC;
  signal R_41_fu_1205_p2_carry_n_11 : STD_LOGIC;
  signal R_41_fu_1205_p2_carry_n_12 : STD_LOGIC;
  signal R_41_fu_1205_p2_carry_n_9 : STD_LOGIC;
  signal R_41_reg_1907 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \R_41_reg_1907[1]_i_1_n_9\ : STD_LOGIC;
  signal R_42_fu_1221_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal R_42_reg_1912 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \R_42_reg_1912[12]_i_2_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912[12]_i_3_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912[12]_i_4_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912[12]_i_5_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912[4]_i_3_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912[4]_i_4_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912[4]_i_5_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912[4]_i_6_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912[8]_i_2_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912[8]_i_3_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912[8]_i_4_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912[8]_i_5_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[20]_i_1_n_11\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[20]_i_1_n_12\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[28]_i_1_n_11\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[28]_i_1_n_12\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[31]_i_1_n_11\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \R_42_reg_1912_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal R_48_fu_1334_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal R_52_fu_1416_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \R_52_fu_1416_p3__0\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal R_53_fu_1454_p20_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \R_53_fu_1454_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__0_n_10\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__0_n_11\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__0_n_12\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__0_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__1_i_4_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__1_n_10\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__1_n_11\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__1_n_12\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__1_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__2_i_1_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__2_i_2_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__2_i_3_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__2_i_4_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__2_n_10\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__2_n_11\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__2_n_12\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__2_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__3_i_1_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__3_i_2_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__3_i_3_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__3_i_4_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__3_n_10\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__3_n_11\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__3_n_12\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__3_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__4_i_1_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__4_i_2_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__4_i_3_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__4_i_4_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__4_n_10\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__4_n_11\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__4_n_12\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__4_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__5_i_1_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__5_i_2_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__5_i_3_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__5_i_4_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__5_n_10\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__5_n_11\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__5_n_12\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__5_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__6_i_1_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__6_i_2_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__6_i_3_n_9\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__6_n_11\ : STD_LOGIC;
  signal \R_53_fu_1454_p2_carry__6_n_12\ : STD_LOGIC;
  signal R_53_fu_1454_p2_carry_i_1_n_9 : STD_LOGIC;
  signal R_53_fu_1454_p2_carry_i_2_n_9 : STD_LOGIC;
  signal R_53_fu_1454_p2_carry_i_3_n_9 : STD_LOGIC;
  signal R_53_fu_1454_p2_carry_i_4_n_9 : STD_LOGIC;
  signal R_53_fu_1454_p2_carry_n_10 : STD_LOGIC;
  signal R_53_fu_1454_p2_carry_n_11 : STD_LOGIC;
  signal R_53_fu_1454_p2_carry_n_12 : STD_LOGIC;
  signal R_53_fu_1454_p2_carry_n_9 : STD_LOGIC;
  signal R_53_reg_1954 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \R_53_reg_1954[1]_i_1_n_9\ : STD_LOGIC;
  signal R_54_fu_1470_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal R_54_reg_1959 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \R_54_reg_1959[12]_i_2_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959[12]_i_3_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959[12]_i_4_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959[12]_i_5_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959[16]_i_2_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959[16]_i_3_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959[16]_i_4_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959[4]_i_3_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959[4]_i_4_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959[4]_i_5_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959[4]_i_6_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959[8]_i_2_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959[8]_i_3_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959[8]_i_4_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959[8]_i_5_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[20]_i_1_n_11\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[20]_i_1_n_12\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[28]_i_1_n_11\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[28]_i_1_n_12\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[31]_i_1_n_11\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \R_54_reg_1959_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal R_56_fu_1499_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \R_56_fu_1499_p3__0\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal R_57_fu_1538_p22_out : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \R_57_fu_1538_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__0_n_10\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__0_n_11\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__0_n_12\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__0_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__1_i_5_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__1_i_6_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__1_i_7_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__1_i_8_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__1_n_10\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__1_n_11\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__1_n_12\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__1_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__2_i_5_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__2_i_6_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__2_i_7_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__2_i_8_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__2_n_10\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__2_n_11\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__2_n_12\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__2_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__3_i_1_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__3_i_2_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__3_i_3_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__3_i_4_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__3_n_10\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__3_n_11\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__3_n_12\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__3_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__4_i_1_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__4_i_2_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__4_i_3_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__4_i_4_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__4_n_10\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__4_n_11\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__4_n_12\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__4_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__5_i_1_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__5_i_2_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__5_i_3_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__5_i_4_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__5_n_10\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__5_n_11\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__5_n_12\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__5_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__6_i_1_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__6_i_2_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__6_i_3_n_9\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__6_n_11\ : STD_LOGIC;
  signal \R_57_fu_1538_p2_carry__6_n_12\ : STD_LOGIC;
  signal R_57_fu_1538_p2_carry_i_3_n_9 : STD_LOGIC;
  signal R_57_fu_1538_p2_carry_i_4_n_9 : STD_LOGIC;
  signal R_57_fu_1538_p2_carry_i_5_n_9 : STD_LOGIC;
  signal R_57_fu_1538_p2_carry_i_6_n_9 : STD_LOGIC;
  signal R_57_fu_1538_p2_carry_i_7_n_9 : STD_LOGIC;
  signal R_57_fu_1538_p2_carry_n_10 : STD_LOGIC;
  signal R_57_fu_1538_p2_carry_n_11 : STD_LOGIC;
  signal R_57_fu_1538_p2_carry_n_12 : STD_LOGIC;
  signal R_57_fu_1538_p2_carry_n_9 : STD_LOGIC;
  signal R_58_fu_1554_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal R_7_fu_536_p3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \_inferred__15/i__carry__0_n_10\ : STD_LOGIC;
  signal \_inferred__15/i__carry__0_n_11\ : STD_LOGIC;
  signal \_inferred__15/i__carry__0_n_12\ : STD_LOGIC;
  signal \_inferred__15/i__carry__0_n_13\ : STD_LOGIC;
  signal \_inferred__15/i__carry__0_n_14\ : STD_LOGIC;
  signal \_inferred__15/i__carry__0_n_15\ : STD_LOGIC;
  signal \_inferred__15/i__carry__0_n_16\ : STD_LOGIC;
  signal \_inferred__15/i__carry__0_n_9\ : STD_LOGIC;
  signal \_inferred__15/i__carry__1_n_10\ : STD_LOGIC;
  signal \_inferred__15/i__carry__1_n_11\ : STD_LOGIC;
  signal \_inferred__15/i__carry__1_n_12\ : STD_LOGIC;
  signal \_inferred__15/i__carry__1_n_13\ : STD_LOGIC;
  signal \_inferred__15/i__carry__1_n_14\ : STD_LOGIC;
  signal \_inferred__15/i__carry__1_n_15\ : STD_LOGIC;
  signal \_inferred__15/i__carry__1_n_16\ : STD_LOGIC;
  signal \_inferred__15/i__carry__1_n_9\ : STD_LOGIC;
  signal \_inferred__15/i__carry__2_n_10\ : STD_LOGIC;
  signal \_inferred__15/i__carry__2_n_11\ : STD_LOGIC;
  signal \_inferred__15/i__carry__2_n_12\ : STD_LOGIC;
  signal \_inferred__15/i__carry__2_n_13\ : STD_LOGIC;
  signal \_inferred__15/i__carry__2_n_14\ : STD_LOGIC;
  signal \_inferred__15/i__carry__2_n_15\ : STD_LOGIC;
  signal \_inferred__15/i__carry__2_n_16\ : STD_LOGIC;
  signal \_inferred__15/i__carry__2_n_9\ : STD_LOGIC;
  signal \_inferred__15/i__carry__3_n_10\ : STD_LOGIC;
  signal \_inferred__15/i__carry__3_n_11\ : STD_LOGIC;
  signal \_inferred__15/i__carry__3_n_12\ : STD_LOGIC;
  signal \_inferred__15/i__carry__3_n_13\ : STD_LOGIC;
  signal \_inferred__15/i__carry__3_n_14\ : STD_LOGIC;
  signal \_inferred__15/i__carry__3_n_15\ : STD_LOGIC;
  signal \_inferred__15/i__carry__3_n_16\ : STD_LOGIC;
  signal \_inferred__15/i__carry_n_10\ : STD_LOGIC;
  signal \_inferred__15/i__carry_n_11\ : STD_LOGIC;
  signal \_inferred__15/i__carry_n_12\ : STD_LOGIC;
  signal \_inferred__15/i__carry_n_13\ : STD_LOGIC;
  signal \_inferred__15/i__carry_n_14\ : STD_LOGIC;
  signal \_inferred__15/i__carry_n_15\ : STD_LOGIC;
  signal \_inferred__15/i__carry_n_16\ : STD_LOGIC;
  signal \_inferred__15/i__carry_n_9\ : STD_LOGIC;
  signal \_inferred__18/i__carry__0_n_10\ : STD_LOGIC;
  signal \_inferred__18/i__carry__0_n_11\ : STD_LOGIC;
  signal \_inferred__18/i__carry__0_n_12\ : STD_LOGIC;
  signal \_inferred__18/i__carry__0_n_9\ : STD_LOGIC;
  signal \_inferred__18/i__carry__1_n_10\ : STD_LOGIC;
  signal \_inferred__18/i__carry__1_n_11\ : STD_LOGIC;
  signal \_inferred__18/i__carry__1_n_12\ : STD_LOGIC;
  signal \_inferred__18/i__carry__1_n_9\ : STD_LOGIC;
  signal \_inferred__18/i__carry__2_n_10\ : STD_LOGIC;
  signal \_inferred__18/i__carry__2_n_11\ : STD_LOGIC;
  signal \_inferred__18/i__carry__2_n_12\ : STD_LOGIC;
  signal \_inferred__18/i__carry__2_n_9\ : STD_LOGIC;
  signal \_inferred__18/i__carry__3_n_10\ : STD_LOGIC;
  signal \_inferred__18/i__carry__3_n_11\ : STD_LOGIC;
  signal \_inferred__18/i__carry__3_n_12\ : STD_LOGIC;
  signal \_inferred__18/i__carry__3_n_9\ : STD_LOGIC;
  signal \_inferred__18/i__carry__4_n_11\ : STD_LOGIC;
  signal \_inferred__18/i__carry__4_n_12\ : STD_LOGIC;
  signal \_inferred__18/i__carry_n_10\ : STD_LOGIC;
  signal \_inferred__18/i__carry_n_11\ : STD_LOGIC;
  signal \_inferred__18/i__carry_n_12\ : STD_LOGIC;
  signal \_inferred__18/i__carry_n_9\ : STD_LOGIC;
  signal \_inferred__24/i__carry__0_n_10\ : STD_LOGIC;
  signal \_inferred__24/i__carry__0_n_11\ : STD_LOGIC;
  signal \_inferred__24/i__carry__0_n_12\ : STD_LOGIC;
  signal \_inferred__24/i__carry__0_n_13\ : STD_LOGIC;
  signal \_inferred__24/i__carry__0_n_14\ : STD_LOGIC;
  signal \_inferred__24/i__carry__0_n_15\ : STD_LOGIC;
  signal \_inferred__24/i__carry__0_n_16\ : STD_LOGIC;
  signal \_inferred__24/i__carry__0_n_9\ : STD_LOGIC;
  signal \_inferred__24/i__carry__1_n_10\ : STD_LOGIC;
  signal \_inferred__24/i__carry__1_n_11\ : STD_LOGIC;
  signal \_inferred__24/i__carry__1_n_12\ : STD_LOGIC;
  signal \_inferred__24/i__carry__1_n_13\ : STD_LOGIC;
  signal \_inferred__24/i__carry__1_n_14\ : STD_LOGIC;
  signal \_inferred__24/i__carry__1_n_15\ : STD_LOGIC;
  signal \_inferred__24/i__carry__1_n_16\ : STD_LOGIC;
  signal \_inferred__24/i__carry__1_n_9\ : STD_LOGIC;
  signal \_inferred__24/i__carry__2_n_10\ : STD_LOGIC;
  signal \_inferred__24/i__carry__2_n_11\ : STD_LOGIC;
  signal \_inferred__24/i__carry__2_n_12\ : STD_LOGIC;
  signal \_inferred__24/i__carry__2_n_13\ : STD_LOGIC;
  signal \_inferred__24/i__carry__2_n_14\ : STD_LOGIC;
  signal \_inferred__24/i__carry__2_n_15\ : STD_LOGIC;
  signal \_inferred__24/i__carry__2_n_16\ : STD_LOGIC;
  signal \_inferred__24/i__carry__2_n_9\ : STD_LOGIC;
  signal \_inferred__24/i__carry__3_n_10\ : STD_LOGIC;
  signal \_inferred__24/i__carry__3_n_11\ : STD_LOGIC;
  signal \_inferred__24/i__carry__3_n_12\ : STD_LOGIC;
  signal \_inferred__24/i__carry__3_n_13\ : STD_LOGIC;
  signal \_inferred__24/i__carry__3_n_14\ : STD_LOGIC;
  signal \_inferred__24/i__carry__3_n_15\ : STD_LOGIC;
  signal \_inferred__24/i__carry__3_n_16\ : STD_LOGIC;
  signal \_inferred__24/i__carry__3_n_9\ : STD_LOGIC;
  signal \_inferred__24/i__carry__4_n_10\ : STD_LOGIC;
  signal \_inferred__24/i__carry__4_n_11\ : STD_LOGIC;
  signal \_inferred__24/i__carry__4_n_12\ : STD_LOGIC;
  signal \_inferred__24/i__carry__4_n_13\ : STD_LOGIC;
  signal \_inferred__24/i__carry__4_n_14\ : STD_LOGIC;
  signal \_inferred__24/i__carry__4_n_15\ : STD_LOGIC;
  signal \_inferred__24/i__carry__4_n_16\ : STD_LOGIC;
  signal \_inferred__24/i__carry__4_n_9\ : STD_LOGIC;
  signal \_inferred__24/i__carry__5_n_10\ : STD_LOGIC;
  signal \_inferred__24/i__carry__5_n_11\ : STD_LOGIC;
  signal \_inferred__24/i__carry__5_n_12\ : STD_LOGIC;
  signal \_inferred__24/i__carry__5_n_13\ : STD_LOGIC;
  signal \_inferred__24/i__carry__5_n_14\ : STD_LOGIC;
  signal \_inferred__24/i__carry__5_n_15\ : STD_LOGIC;
  signal \_inferred__24/i__carry__5_n_16\ : STD_LOGIC;
  signal \_inferred__24/i__carry__5_n_9\ : STD_LOGIC;
  signal \_inferred__24/i__carry__6_n_16\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_10\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_11\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_12\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_13\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_14\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_15\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_16\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_9\ : STD_LOGIC;
  signal \_inferred__27/i__carry__0_n_10\ : STD_LOGIC;
  signal \_inferred__27/i__carry__0_n_11\ : STD_LOGIC;
  signal \_inferred__27/i__carry__0_n_12\ : STD_LOGIC;
  signal \_inferred__27/i__carry__0_n_9\ : STD_LOGIC;
  signal \_inferred__27/i__carry__1_n_10\ : STD_LOGIC;
  signal \_inferred__27/i__carry__1_n_11\ : STD_LOGIC;
  signal \_inferred__27/i__carry__1_n_12\ : STD_LOGIC;
  signal \_inferred__27/i__carry__1_n_9\ : STD_LOGIC;
  signal \_inferred__27/i__carry__2_n_10\ : STD_LOGIC;
  signal \_inferred__27/i__carry__2_n_11\ : STD_LOGIC;
  signal \_inferred__27/i__carry__2_n_12\ : STD_LOGIC;
  signal \_inferred__27/i__carry__2_n_9\ : STD_LOGIC;
  signal \_inferred__27/i__carry__3_n_10\ : STD_LOGIC;
  signal \_inferred__27/i__carry__3_n_11\ : STD_LOGIC;
  signal \_inferred__27/i__carry__3_n_12\ : STD_LOGIC;
  signal \_inferred__27/i__carry__3_n_9\ : STD_LOGIC;
  signal \_inferred__27/i__carry__4_n_10\ : STD_LOGIC;
  signal \_inferred__27/i__carry__4_n_11\ : STD_LOGIC;
  signal \_inferred__27/i__carry__4_n_12\ : STD_LOGIC;
  signal \_inferred__27/i__carry__4_n_9\ : STD_LOGIC;
  signal \_inferred__27/i__carry__5_n_10\ : STD_LOGIC;
  signal \_inferred__27/i__carry__5_n_11\ : STD_LOGIC;
  signal \_inferred__27/i__carry__5_n_12\ : STD_LOGIC;
  signal \_inferred__27/i__carry__5_n_9\ : STD_LOGIC;
  signal \_inferred__27/i__carry__6_n_11\ : STD_LOGIC;
  signal \_inferred__27/i__carry__6_n_12\ : STD_LOGIC;
  signal \_inferred__27/i__carry_n_10\ : STD_LOGIC;
  signal \_inferred__27/i__carry_n_11\ : STD_LOGIC;
  signal \_inferred__27/i__carry_n_12\ : STD_LOGIC;
  signal \_inferred__27/i__carry_n_9\ : STD_LOGIC;
  signal \_inferred__3/i__carry__0_n_10\ : STD_LOGIC;
  signal \_inferred__3/i__carry__0_n_11\ : STD_LOGIC;
  signal \_inferred__3/i__carry__0_n_12\ : STD_LOGIC;
  signal \_inferred__3/i__carry__0_n_9\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_10\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_11\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_12\ : STD_LOGIC;
  signal \_inferred__3/i__carry_n_9\ : STD_LOGIC;
  signal \_inferred__30/i__carry__0_n_10\ : STD_LOGIC;
  signal \_inferred__30/i__carry__0_n_11\ : STD_LOGIC;
  signal \_inferred__30/i__carry__0_n_12\ : STD_LOGIC;
  signal \_inferred__30/i__carry__0_n_13\ : STD_LOGIC;
  signal \_inferred__30/i__carry__0_n_14\ : STD_LOGIC;
  signal \_inferred__30/i__carry__0_n_15\ : STD_LOGIC;
  signal \_inferred__30/i__carry__0_n_16\ : STD_LOGIC;
  signal \_inferred__30/i__carry__0_n_9\ : STD_LOGIC;
  signal \_inferred__30/i__carry__1_n_10\ : STD_LOGIC;
  signal \_inferred__30/i__carry__1_n_11\ : STD_LOGIC;
  signal \_inferred__30/i__carry__1_n_12\ : STD_LOGIC;
  signal \_inferred__30/i__carry__1_n_13\ : STD_LOGIC;
  signal \_inferred__30/i__carry__1_n_14\ : STD_LOGIC;
  signal \_inferred__30/i__carry__1_n_15\ : STD_LOGIC;
  signal \_inferred__30/i__carry__1_n_16\ : STD_LOGIC;
  signal \_inferred__30/i__carry__1_n_9\ : STD_LOGIC;
  signal \_inferred__30/i__carry__2_n_10\ : STD_LOGIC;
  signal \_inferred__30/i__carry__2_n_11\ : STD_LOGIC;
  signal \_inferred__30/i__carry__2_n_12\ : STD_LOGIC;
  signal \_inferred__30/i__carry__2_n_13\ : STD_LOGIC;
  signal \_inferred__30/i__carry__2_n_14\ : STD_LOGIC;
  signal \_inferred__30/i__carry__2_n_15\ : STD_LOGIC;
  signal \_inferred__30/i__carry__2_n_16\ : STD_LOGIC;
  signal \_inferred__30/i__carry__2_n_9\ : STD_LOGIC;
  signal \_inferred__30/i__carry__3_n_10\ : STD_LOGIC;
  signal \_inferred__30/i__carry__3_n_11\ : STD_LOGIC;
  signal \_inferred__30/i__carry__3_n_12\ : STD_LOGIC;
  signal \_inferred__30/i__carry__3_n_13\ : STD_LOGIC;
  signal \_inferred__30/i__carry__3_n_14\ : STD_LOGIC;
  signal \_inferred__30/i__carry__3_n_15\ : STD_LOGIC;
  signal \_inferred__30/i__carry__3_n_16\ : STD_LOGIC;
  signal \_inferred__30/i__carry__3_n_9\ : STD_LOGIC;
  signal \_inferred__30/i__carry__4_n_10\ : STD_LOGIC;
  signal \_inferred__30/i__carry__4_n_11\ : STD_LOGIC;
  signal \_inferred__30/i__carry__4_n_12\ : STD_LOGIC;
  signal \_inferred__30/i__carry__4_n_13\ : STD_LOGIC;
  signal \_inferred__30/i__carry__4_n_14\ : STD_LOGIC;
  signal \_inferred__30/i__carry__4_n_15\ : STD_LOGIC;
  signal \_inferred__30/i__carry__4_n_16\ : STD_LOGIC;
  signal \_inferred__30/i__carry__4_n_9\ : STD_LOGIC;
  signal \_inferred__30/i__carry__5_n_10\ : STD_LOGIC;
  signal \_inferred__30/i__carry__5_n_11\ : STD_LOGIC;
  signal \_inferred__30/i__carry__5_n_12\ : STD_LOGIC;
  signal \_inferred__30/i__carry__5_n_13\ : STD_LOGIC;
  signal \_inferred__30/i__carry__5_n_14\ : STD_LOGIC;
  signal \_inferred__30/i__carry__5_n_15\ : STD_LOGIC;
  signal \_inferred__30/i__carry__5_n_16\ : STD_LOGIC;
  signal \_inferred__30/i__carry__5_n_9\ : STD_LOGIC;
  signal \_inferred__30/i__carry__6_n_11\ : STD_LOGIC;
  signal \_inferred__30/i__carry__6_n_12\ : STD_LOGIC;
  signal \_inferred__30/i__carry__6_n_16\ : STD_LOGIC;
  signal \_inferred__30/i__carry_n_10\ : STD_LOGIC;
  signal \_inferred__30/i__carry_n_11\ : STD_LOGIC;
  signal \_inferred__30/i__carry_n_12\ : STD_LOGIC;
  signal \_inferred__30/i__carry_n_13\ : STD_LOGIC;
  signal \_inferred__30/i__carry_n_14\ : STD_LOGIC;
  signal \_inferred__30/i__carry_n_15\ : STD_LOGIC;
  signal \_inferred__30/i__carry_n_16\ : STD_LOGIC;
  signal \_inferred__30/i__carry_n_9\ : STD_LOGIC;
  signal \_inferred__33/i__carry__0_n_10\ : STD_LOGIC;
  signal \_inferred__33/i__carry__0_n_11\ : STD_LOGIC;
  signal \_inferred__33/i__carry__0_n_12\ : STD_LOGIC;
  signal \_inferred__33/i__carry__0_n_9\ : STD_LOGIC;
  signal \_inferred__33/i__carry__1_n_10\ : STD_LOGIC;
  signal \_inferred__33/i__carry__1_n_11\ : STD_LOGIC;
  signal \_inferred__33/i__carry__1_n_12\ : STD_LOGIC;
  signal \_inferred__33/i__carry__1_n_9\ : STD_LOGIC;
  signal \_inferred__33/i__carry__2_n_10\ : STD_LOGIC;
  signal \_inferred__33/i__carry__2_n_11\ : STD_LOGIC;
  signal \_inferred__33/i__carry__2_n_12\ : STD_LOGIC;
  signal \_inferred__33/i__carry__2_n_9\ : STD_LOGIC;
  signal \_inferred__33/i__carry__3_n_10\ : STD_LOGIC;
  signal \_inferred__33/i__carry__3_n_11\ : STD_LOGIC;
  signal \_inferred__33/i__carry__3_n_12\ : STD_LOGIC;
  signal \_inferred__33/i__carry__3_n_9\ : STD_LOGIC;
  signal \_inferred__33/i__carry__4_n_10\ : STD_LOGIC;
  signal \_inferred__33/i__carry__4_n_11\ : STD_LOGIC;
  signal \_inferred__33/i__carry__4_n_12\ : STD_LOGIC;
  signal \_inferred__33/i__carry__4_n_9\ : STD_LOGIC;
  signal \_inferred__33/i__carry__5_n_10\ : STD_LOGIC;
  signal \_inferred__33/i__carry__5_n_11\ : STD_LOGIC;
  signal \_inferred__33/i__carry__5_n_12\ : STD_LOGIC;
  signal \_inferred__33/i__carry__5_n_9\ : STD_LOGIC;
  signal \_inferred__33/i__carry__6_n_11\ : STD_LOGIC;
  signal \_inferred__33/i__carry__6_n_12\ : STD_LOGIC;
  signal \_inferred__33/i__carry_n_10\ : STD_LOGIC;
  signal \_inferred__33/i__carry_n_11\ : STD_LOGIC;
  signal \_inferred__33/i__carry_n_12\ : STD_LOGIC;
  signal \_inferred__33/i__carry_n_9\ : STD_LOGIC;
  signal \_inferred__9/i__carry__0_n_10\ : STD_LOGIC;
  signal \_inferred__9/i__carry__0_n_11\ : STD_LOGIC;
  signal \_inferred__9/i__carry__0_n_12\ : STD_LOGIC;
  signal \_inferred__9/i__carry__0_n_9\ : STD_LOGIC;
  signal \_inferred__9/i__carry__1_n_10\ : STD_LOGIC;
  signal \_inferred__9/i__carry__1_n_11\ : STD_LOGIC;
  signal \_inferred__9/i__carry__1_n_12\ : STD_LOGIC;
  signal \_inferred__9/i__carry__1_n_9\ : STD_LOGIC;
  signal \_inferred__9/i__carry__2_n_12\ : STD_LOGIC;
  signal \_inferred__9/i__carry_n_10\ : STD_LOGIC;
  signal \_inferred__9/i__carry_n_11\ : STD_LOGIC;
  signal \_inferred__9/i__carry_n_12\ : STD_LOGIC;
  signal \_inferred__9/i__carry_n_9\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_ce_reg : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ap_return_int_reg[0]_i_23_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_24_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_25_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_26_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_28_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_29_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_30_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_31_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_33_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_34_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_35_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_36_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_38_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_39_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_40_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_41_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_12_n_10\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_12_n_11\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_12_n_12\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_12_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_17_n_10\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_17_n_11\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_17_n_12\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_17_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_22_n_10\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_22_n_11\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_22_n_12\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_22_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_27_n_10\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_27_n_11\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_27_n_12\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_27_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_32_n_10\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_32_n_11\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_32_n_12\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_32_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_7_n_10\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_7_n_11\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_7_n_12\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[0]_i_7_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_1__5_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_1__6_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_2__5_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_2__6_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_3__4_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_3__5_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_3__6_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_4__3_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_4__4_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_4__5_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_4__6_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_9\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_1__2_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_1__3_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_1__4_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_1__5_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_2__2_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_2__3_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_2__4_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_2__5_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_3__2_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_3__3_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_3__4_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_3__5_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_4__2_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_4__3_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_4__4_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_4__5_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_9\ : STD_LOGIC;
  signal \i__carry__1_i_8_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_1__1_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_1__2_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_1__3_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_1__4_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_2__1_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_2__2_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_2__3_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_2__4_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_3__1_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_3__2_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_3__3_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_3__4_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_4__1_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_4__2_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_4__3_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_4__4_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_5_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_6_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_7_n_9\ : STD_LOGIC;
  signal \i__carry__2_i_8_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_1__0_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_1__1_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_1__2_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_1__3_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_2__0_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_2__1_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_2__2_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_2__3_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_3__0_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_3__1_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_3__2_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_3__3_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_4__0_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_4__1_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_4__2_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_4__3_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_5_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_6_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_7_n_9\ : STD_LOGIC;
  signal \i__carry__3_i_8_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_1__0_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_1__1_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_1__2_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_2__0_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_2__1_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_2__2_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_2_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_3__0_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_3__1_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_3__2_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_3_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_4__0_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_4__1_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_4_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_5_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_6_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_7_n_9\ : STD_LOGIC;
  signal \i__carry__4_i_8_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_1__0_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_1__1_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_1_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_2__0_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_2__1_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_2_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_3__0_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_3__1_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_3_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_4__0_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_4__1_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_4_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_5_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_6_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_7_n_9\ : STD_LOGIC;
  signal \i__carry__5_i_8_n_9\ : STD_LOGIC;
  signal \i__carry__6_i_1__0_n_9\ : STD_LOGIC;
  signal \i__carry__6_i_1__1_n_9\ : STD_LOGIC;
  signal \i__carry__6_i_1_n_9\ : STD_LOGIC;
  signal \i__carry__6_i_2__0_n_9\ : STD_LOGIC;
  signal \i__carry__6_i_2_n_9\ : STD_LOGIC;
  signal \i__carry__6_i_3__0_n_9\ : STD_LOGIC;
  signal \i__carry__6_i_3__1_n_9\ : STD_LOGIC;
  signal \i__carry__6_i_3_n_9\ : STD_LOGIC;
  signal \i__carry__6_i_4_n_9\ : STD_LOGIC;
  signal \i__carry__6_i_5_n_9\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_9\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_9\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_9\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_9\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_9\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_9\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_9\ : STD_LOGIC;
  signal \i__carry_i_1_n_9\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_9\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_9\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_9\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_9\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_9\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_9\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_9\ : STD_LOGIC;
  signal \i__carry_i_2_n_9\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_9\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_9\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_9\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_9\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_9\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_9\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_9\ : STD_LOGIC;
  signal \i__carry_i_3_n_9\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_9\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_9\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_9\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_9\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_9\ : STD_LOGIC;
  signal \i__carry_i_4_n_9\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_9\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_9\ : STD_LOGIC;
  signal \i__carry_i_5_n_9\ : STD_LOGIC;
  signal \i__carry_i_6_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sext_ln3367_1_fu_492_p1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sext_ln3367_3_fu_638_p1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sext_ln3367_5_fu_787_p1 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal sext_ln3367_6_fu_863_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal sext_ln3367_8_fu_1018_p1 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \tmp1_reg_207[0]_i_2_n_9\ : STD_LOGIC;
  signal tmpQ_15_fu_791_p8 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal tmpQ_18_fu_867_p9 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal tmpQ_24_fu_1022_p11 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal tmpQ_27_fu_1097_p12 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal tmpQ_33_fu_1257_p14 : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal tmpQ_36_fu_1340_p15 : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal tmpQ_3_fu_496_p4 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal tmpQ_9_fu_642_p6 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal tmpQ_fu_294_p3 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tmp_31_reg_1670 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_32_fu_618_p3 : STD_LOGIC;
  signal tmp_33_reg_1675 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_35_reg_1680 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_35_reg_1680_pp0_iter1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_36_reg_1794 : STD_LOGIC;
  signal \tmp_36_reg_1794[0]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_36_reg_1794[0]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_36_reg_1794_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_36_reg_1794_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \tmp_37_reg_1685_pp0_iter1_reg_reg[0]_srl2_n_9\ : STD_LOGIC;
  signal \tmp_37_reg_1685_pp0_iter1_reg_reg[1]_srl2_n_9\ : STD_LOGIC;
  signal tmp_38_fu_843_p3 : STD_LOGIC;
  signal \tmp_39_reg_1690_pp0_iter2_reg_reg[0]_srl3_n_9\ : STD_LOGIC;
  signal \tmp_39_reg_1690_pp0_iter2_reg_reg[1]_srl3_n_9\ : STD_LOGIC;
  signal \tmp_41_reg_1695_pp0_iter2_reg_reg[0]_srl3_n_9\ : STD_LOGIC;
  signal \tmp_41_reg_1695_pp0_iter2_reg_reg[1]_srl3_n_9\ : STD_LOGIC;
  signal tmp_41_reg_1695_pp0_iter3_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_42_reg_1855 : STD_LOGIC;
  signal \tmp_42_reg_1855[0]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_42_reg_1855[0]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_42_reg_1855[0]_i_4_n_9\ : STD_LOGIC;
  signal \tmp_42_reg_1855_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_42_reg_1855_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_42_reg_1855_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \tmp_43_reg_1700_pp0_iter3_reg_reg[0]_srl4_n_9\ : STD_LOGIC;
  signal \tmp_43_reg_1700_pp0_iter3_reg_reg[1]_srl4_n_9\ : STD_LOGIC;
  signal tmp_44_fu_1077_p3 : STD_LOGIC;
  signal tmp_44_reg_1877 : STD_LOGIC;
  signal \tmp_45_reg_1705_pp0_iter4_reg_reg[0]_srl5_n_9\ : STD_LOGIC;
  signal \tmp_45_reg_1705_pp0_iter4_reg_reg[1]_srl5_n_9\ : STD_LOGIC;
  signal tmp_46_fu_1152_p3 : STD_LOGIC;
  signal tmp_46_reg_1893 : STD_LOGIC;
  signal \tmp_47_reg_1710_pp0_iter4_reg_reg[0]_srl5_n_9\ : STD_LOGIC;
  signal \tmp_47_reg_1710_pp0_iter4_reg_reg[1]_srl5_n_9\ : STD_LOGIC;
  signal \tmp_49_reg_1715_pp0_iter5_reg_reg[0]_srl6_n_9\ : STD_LOGIC;
  signal \tmp_49_reg_1715_pp0_iter5_reg_reg[1]_srl6_n_9\ : STD_LOGIC;
  signal tmp_49_reg_1715_pp0_iter6_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_50_fu_1316_p3 : STD_LOGIC;
  signal tmp_50_reg_1925 : STD_LOGIC;
  signal \tmp_51_reg_1720_pp0_iter6_reg_reg[0]_srl7_n_9\ : STD_LOGIC;
  signal \tmp_51_reg_1720_pp0_iter6_reg_reg[1]_srl7_n_9\ : STD_LOGIC;
  signal tmp_52_fu_1398_p3 : STD_LOGIC;
  signal tmp_52_reg_1943 : STD_LOGIC;
  signal \tmp_53_reg_1725_pp0_iter6_reg_reg[0]_srl7_n_9\ : STD_LOGIC;
  signal \tmp_53_reg_1725_pp0_iter6_reg_reg[1]_srl7_n_9\ : STD_LOGIC;
  signal \tmp_55_reg_1612_pp0_iter7_reg_reg[0]_srl8_n_9\ : STD_LOGIC;
  signal \tmp_55_reg_1612_pp0_iter7_reg_reg[1]_srl8_n_9\ : STD_LOGIC;
  signal trunc_ln3365_1_fu_1246_p1 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \trunc_ln3365_2_reg_1938[0]_i_1_n_9\ : STD_LOGIC;
  signal xor_ln3372_11_fu_1324_p2 : STD_LOGIC;
  signal xor_ln3372_12_fu_1406_p2 : STD_LOGIC;
  signal xor_ln3372_1_fu_551_p2 : STD_LOGIC;
  signal xor_ln3372_2_fu_626_p2 : STD_LOGIC;
  signal \xor_ln3372_2_reg_1757[0]_i_2_n_9\ : STD_LOGIC;
  signal \xor_ln3372_2_reg_1757[0]_i_3_n_9\ : STD_LOGIC;
  signal \xor_ln3372_2_reg_1757[0]_i_4_n_9\ : STD_LOGIC;
  signal \xor_ln3372_2_reg_1757[0]_i_5_n_9\ : STD_LOGIC;
  signal \xor_ln3372_2_reg_1757_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \xor_ln3372_2_reg_1757_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \xor_ln3372_2_reg_1757_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \xor_ln3372_2_reg_1757_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \xor_ln3372_2_reg_1757_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \xor_ln3372_2_reg_1757_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \xor_ln3372_2_reg_1757_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal xor_ln3372_3_fu_699_p2 : STD_LOGIC;
  signal xor_ln3372_5_fu_851_p2 : STD_LOGIC;
  signal xor_ln3372_6_fu_927_p2 : STD_LOGIC;
  signal xor_ln3372_8_fu_1085_p2 : STD_LOGIC;
  signal xor_ln3372_9_fu_1160_p2 : STD_LOGIC;
  signal xor_ln3372_fu_350_p2 : STD_LOGIC;
  signal \NLW_R_11_reg_1747_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_11_reg_1747_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_R_11_reg_1747_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_R_19_reg_1789_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_R_31_reg_1850_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_R_41_fu_1205_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_R_41_fu_1205_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_R_42_reg_1912_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_R_42_reg_1912_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_R_42_reg_1912_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_R_53_fu_1454_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_R_53_fu_1454_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_R_54_reg_1959_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_R_54_reg_1959_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_R_54_reg_1959_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_R_57_fu_1538_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_57_fu_1538_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_57_fu_1538_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_57_fu_1538_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_57_fu_1538_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_57_fu_1538_p2_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_57_fu_1538_p2_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_57_fu_1538_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_R_57_fu_1538_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__15/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__15/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__inferred__18/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW__inferred__18/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__inferred__24/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__inferred__24/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__27/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__27/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__inferred__30/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__30/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__inferred__33/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__33/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__inferred__9/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__inferred__9/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_return_int_reg_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_return_int_reg_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_return_int_reg_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_return_int_reg_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_return_int_reg_reg[0]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_return_int_reg_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_return_int_reg_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_return_int_reg_reg[0]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_return_int_reg_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_36_reg_1794_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_36_reg_1794_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_42_reg_1855_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_xor_ln3372_1_reg_1730_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln3372_1_reg_1730_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \R_11_reg_1747_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \R_11_reg_1747_reg[2]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \R_11_reg_1747_reg[6]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \R_19_reg_1789_reg[10]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \R_19_reg_1789_reg[14]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \R_19_reg_1789_reg[2]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \R_19_reg_1789_reg[6]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \R_31_reg_1850_reg[10]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \R_31_reg_1850_reg[14]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \R_31_reg_1850_reg[18]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \R_31_reg_1850_reg[22]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \R_31_reg_1850_reg[2]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \R_31_reg_1850_reg[6]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \R_3_reg_1636[0]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \R_3_reg_1636[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \R_3_reg_1636[2]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \R_3_reg_1636[3]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \R_3_reg_1636[4]_i_1\ : label is "soft_lutpair217";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of R_41_fu_1205_p2_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of R_41_fu_1205_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_41_fu_1205_p2_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_41_fu_1205_p2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_41_fu_1205_p2_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_41_fu_1205_p2_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_41_fu_1205_p2_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_41_fu_1205_p2_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_41_fu_1205_p2_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_41_fu_1205_p2_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_41_fu_1205_p2_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_41_fu_1205_p2_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_41_fu_1205_p2_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_41_fu_1205_p2_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_41_fu_1205_p2_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_41_fu_1205_p2_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \R_41_reg_1907[0]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \R_41_reg_1907[1]_i_1\ : label is "soft_lutpair226";
  attribute ADDER_THRESHOLD of \R_42_reg_1912_reg[12]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_42_reg_1912_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_42_reg_1912_reg[16]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_42_reg_1912_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_42_reg_1912_reg[20]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_42_reg_1912_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_42_reg_1912_reg[24]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_42_reg_1912_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_42_reg_1912_reg[28]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_42_reg_1912_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_42_reg_1912_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_42_reg_1912_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_42_reg_1912_reg[4]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_42_reg_1912_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_42_reg_1912_reg[8]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_42_reg_1912_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of R_53_fu_1454_p2_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of R_53_fu_1454_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_53_fu_1454_p2_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_53_fu_1454_p2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_53_fu_1454_p2_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_53_fu_1454_p2_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_53_fu_1454_p2_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_53_fu_1454_p2_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_53_fu_1454_p2_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_53_fu_1454_p2_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_53_fu_1454_p2_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_53_fu_1454_p2_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_53_fu_1454_p2_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_53_fu_1454_p2_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_53_fu_1454_p2_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_53_fu_1454_p2_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \R_53_reg_1954[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \R_53_reg_1954[1]_i_1\ : label is "soft_lutpair227";
  attribute ADDER_THRESHOLD of \R_54_reg_1959_reg[12]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_54_reg_1959_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_54_reg_1959_reg[16]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_54_reg_1959_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_54_reg_1959_reg[20]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_54_reg_1959_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_54_reg_1959_reg[24]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_54_reg_1959_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_54_reg_1959_reg[28]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_54_reg_1959_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_54_reg_1959_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_54_reg_1959_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_54_reg_1959_reg[4]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_54_reg_1959_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \R_54_reg_1959_reg[8]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \R_54_reg_1959_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of R_57_fu_1538_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \R_57_fu_1538_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \R_57_fu_1538_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \R_57_fu_1538_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \R_57_fu_1538_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \R_57_fu_1538_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \R_57_fu_1538_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \R_57_fu_1538_p2_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__18/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__18/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__18/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__18/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__18/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__18/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__27/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__27/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__27/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__27/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__27/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__27/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__27/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__27/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__27/i__carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__27/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__27/i__carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__27/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__27/i__carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__27/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__27/i__carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__27/i__carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__3/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__3/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__30/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__30/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__30/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__30/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__30/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__30/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__30/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__30/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__30/i__carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__30/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__30/i__carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__30/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__30/i__carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__30/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__30/i__carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__30/i__carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__33/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__33/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__33/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__33/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__33/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__33/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__33/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__33/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__33/i__carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__33/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__33/i__carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__33/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__33/i__carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__33/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__33/i__carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__33/i__carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__9/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__9/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__9/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__9/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \ap_return_int_reg[0]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ap_return_int_reg[1]_i_1\ : label is "soft_lutpair216";
  attribute ADDER_THRESHOLD of \ap_return_int_reg_reg[0]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \ap_return_int_reg_reg[0]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \ap_return_int_reg_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ap_return_int_reg_reg[0]_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \ap_return_int_reg_reg[0]_i_27\ : label is 35;
  attribute ADDER_THRESHOLD of \ap_return_int_reg_reg[0]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \ap_return_int_reg_reg[0]_i_32\ : label is 35;
  attribute ADDER_THRESHOLD of \ap_return_int_reg_reg[0]_i_7\ : label is 35;
  attribute SOFT_HLUTNM of \tmp1_reg_207[0]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \tmp1_reg_207[10]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \tmp1_reg_207[11]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \tmp1_reg_207[12]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \tmp1_reg_207[13]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \tmp1_reg_207[14]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \tmp1_reg_207[15]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \tmp1_reg_207[1]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tmp1_reg_207[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \tmp1_reg_207[3]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \tmp1_reg_207[4]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \tmp1_reg_207[5]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \tmp1_reg_207[6]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \tmp1_reg_207[7]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \tmp1_reg_207[8]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \tmp1_reg_207[9]_i_1\ : label is "soft_lutpair222";
  attribute METHODOLOGY_DRC_VIOS of \tmp_36_reg_1794_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \tmp_37_reg_1685_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_37_reg_1685_pp0_iter1_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \tmp_37_reg_1685_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_37_reg_1685_pp0_iter1_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \tmp_37_reg_1685_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_37_reg_1685_pp0_iter1_reg_reg ";
  attribute srl_name of \tmp_37_reg_1685_pp0_iter1_reg_reg[1]_srl2\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_37_reg_1685_pp0_iter1_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \tmp_39_reg_1690_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_39_reg_1690_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_39_reg_1690_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_39_reg_1690_pp0_iter2_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \tmp_39_reg_1690_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_39_reg_1690_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_39_reg_1690_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_39_reg_1690_pp0_iter2_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \tmp_41_reg_1695_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_41_reg_1695_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_41_reg_1695_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_41_reg_1695_pp0_iter2_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \tmp_41_reg_1695_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_41_reg_1695_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_41_reg_1695_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_41_reg_1695_pp0_iter2_reg_reg[1]_srl3 ";
  attribute METHODOLOGY_DRC_VIOS of \tmp_42_reg_1855_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name of \tmp_43_reg_1700_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_43_reg_1700_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_43_reg_1700_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_43_reg_1700_pp0_iter3_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \tmp_43_reg_1700_pp0_iter3_reg_reg[1]_srl4\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_43_reg_1700_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_43_reg_1700_pp0_iter3_reg_reg[1]_srl4\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_43_reg_1700_pp0_iter3_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \tmp_45_reg_1705_pp0_iter4_reg_reg[0]_srl5\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_45_reg_1705_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_45_reg_1705_pp0_iter4_reg_reg[0]_srl5\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_45_reg_1705_pp0_iter4_reg_reg[0]_srl5 ";
  attribute srl_bus_name of \tmp_45_reg_1705_pp0_iter4_reg_reg[1]_srl5\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_45_reg_1705_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_45_reg_1705_pp0_iter4_reg_reg[1]_srl5\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_45_reg_1705_pp0_iter4_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \tmp_47_reg_1710_pp0_iter4_reg_reg[0]_srl5\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_47_reg_1710_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_47_reg_1710_pp0_iter4_reg_reg[0]_srl5\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_47_reg_1710_pp0_iter4_reg_reg[0]_srl5 ";
  attribute srl_bus_name of \tmp_47_reg_1710_pp0_iter4_reg_reg[1]_srl5\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_47_reg_1710_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_47_reg_1710_pp0_iter4_reg_reg[1]_srl5\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_47_reg_1710_pp0_iter4_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \tmp_49_reg_1715_pp0_iter5_reg_reg[0]_srl6\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_49_reg_1715_pp0_iter5_reg_reg ";
  attribute srl_name of \tmp_49_reg_1715_pp0_iter5_reg_reg[0]_srl6\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_49_reg_1715_pp0_iter5_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \tmp_49_reg_1715_pp0_iter5_reg_reg[1]_srl6\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_49_reg_1715_pp0_iter5_reg_reg ";
  attribute srl_name of \tmp_49_reg_1715_pp0_iter5_reg_reg[1]_srl6\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_49_reg_1715_pp0_iter5_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \tmp_51_reg_1720_pp0_iter6_reg_reg[0]_srl7\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_51_reg_1720_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_51_reg_1720_pp0_iter6_reg_reg[0]_srl7\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_51_reg_1720_pp0_iter6_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \tmp_51_reg_1720_pp0_iter6_reg_reg[1]_srl7\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_51_reg_1720_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_51_reg_1720_pp0_iter6_reg_reg[1]_srl7\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_51_reg_1720_pp0_iter6_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \tmp_53_reg_1725_pp0_iter6_reg_reg[0]_srl7\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_53_reg_1725_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_53_reg_1725_pp0_iter6_reg_reg[0]_srl7\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_53_reg_1725_pp0_iter6_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \tmp_53_reg_1725_pp0_iter6_reg_reg[1]_srl7\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_53_reg_1725_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_53_reg_1725_pp0_iter6_reg_reg[1]_srl7\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_53_reg_1725_pp0_iter6_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \tmp_55_reg_1612_pp0_iter7_reg_reg[0]_srl8\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_55_reg_1612_pp0_iter7_reg_reg ";
  attribute srl_name of \tmp_55_reg_1612_pp0_iter7_reg_reg[0]_srl8\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_55_reg_1612_pp0_iter7_reg_reg[0]_srl8 ";
  attribute srl_bus_name of \tmp_55_reg_1612_pp0_iter7_reg_reg[1]_srl8\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_55_reg_1612_pp0_iter7_reg_reg ";
  attribute srl_name of \tmp_55_reg_1612_pp0_iter7_reg_reg[1]_srl8\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/grp_Sqrt_fu_77/tmp_55_reg_1612_pp0_iter7_reg_reg[1]_srl8 ";
  attribute METHODOLOGY_DRC_VIOS of \xor_ln3372_2_reg_1757_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \xor_ln3372_reg_1646[0]_i_1\ : label is "soft_lutpair218";
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
\D_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(0),
      Q => \D_int_reg_reg_n_9_[0]\,
      R => '0'
    );
\D_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(10),
      Q => \D_int_reg_reg_n_9_[10]\,
      R => '0'
    );
\D_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(11),
      Q => \D_int_reg_reg_n_9_[11]\,
      R => '0'
    );
\D_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(12),
      Q => \D_int_reg_reg_n_9_[12]\,
      R => '0'
    );
\D_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(13),
      Q => \D_int_reg_reg_n_9_[13]\,
      R => '0'
    );
\D_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(14),
      Q => \D_int_reg_reg_n_9_[14]\,
      R => '0'
    );
\D_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(15),
      Q => \D_int_reg_reg_n_9_[15]\,
      R => '0'
    );
\D_int_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(16),
      Q => \D_int_reg_reg_n_9_[16]\,
      R => '0'
    );
\D_int_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(17),
      Q => \D_int_reg_reg_n_9_[17]\,
      R => '0'
    );
\D_int_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(18),
      Q => \D_int_reg_reg_n_9_[18]\,
      R => '0'
    );
\D_int_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(19),
      Q => \D_int_reg_reg_n_9_[19]\,
      R => '0'
    );
\D_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(1),
      Q => \D_int_reg_reg_n_9_[1]\,
      R => '0'
    );
\D_int_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(20),
      Q => \D_int_reg_reg_n_9_[20]\,
      R => '0'
    );
\D_int_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(21),
      Q => \D_int_reg_reg_n_9_[21]\,
      R => '0'
    );
\D_int_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(22),
      Q => \D_int_reg_reg_n_9_[22]\,
      R => '0'
    );
\D_int_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(23),
      Q => \D_int_reg_reg_n_9_[23]\,
      R => '0'
    );
\D_int_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(24),
      Q => \D_int_reg_reg_n_9_[24]\,
      R => '0'
    );
\D_int_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(25),
      Q => \D_int_reg_reg_n_9_[25]\,
      R => '0'
    );
\D_int_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(26),
      Q => \D_int_reg_reg_n_9_[26]\,
      R => '0'
    );
\D_int_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(27),
      Q => \D_int_reg_reg_n_9_[27]\,
      R => '0'
    );
\D_int_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(28),
      Q => \D_int_reg_reg_n_9_[28]\,
      R => '0'
    );
\D_int_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(29),
      Q => \D_int_reg_reg_n_9_[29]\,
      R => '0'
    );
\D_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(2),
      Q => \D_int_reg_reg_n_9_[2]\,
      R => '0'
    );
\D_int_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(30),
      Q => \D_int_reg_reg_n_9_[30]\,
      R => '0'
    );
\D_int_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(31),
      Q => \D_int_reg_reg_n_9_[31]\,
      R => '0'
    );
\D_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(3),
      Q => \D_int_reg_reg_n_9_[3]\,
      R => '0'
    );
\D_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(4),
      Q => p_0_in(0),
      R => '0'
    );
\D_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(5),
      Q => p_0_in(1),
      R => '0'
    );
\D_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(6),
      Q => \D_int_reg_reg_n_9_[6]\,
      R => '0'
    );
\D_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(7),
      Q => \D_int_reg_reg_n_9_[7]\,
      R => '0'
    );
\D_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(8),
      Q => \D_int_reg_reg_n_9_[8]\,
      R => '0'
    );
\D_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(9),
      Q => \D_int_reg_reg_n_9_[9]\,
      R => '0'
    );
\R_11_reg_1747[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_31_reg_1670(1),
      O => \R_11_reg_1747[2]_i_2_n_9\
    );
\R_11_reg_1747[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_31_reg_1670(0),
      I1 => xor_ln3372_1_fu_551_p2,
      O => \R_11_reg_1747[2]_i_3_n_9\
    );
\R_11_reg_1747[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => xor_ln3372_1_fu_551_p2,
      O => R_7_fu_536_p3(8)
    );
\R_11_reg_1747[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xor_ln3372_1_fu_551_p2,
      I1 => R_7_fu_536_p3(4),
      O => \R_11_reg_1747[6]_i_3_n_9\
    );
\R_11_reg_1747[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xor_ln3372_1_fu_551_p2,
      I1 => R_7_fu_536_p3(3),
      O => \R_11_reg_1747[6]_i_4_n_9\
    );
\R_11_reg_1747[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R_7_fu_536_p3(2),
      I1 => tmpQ_3_fu_496_p4(3),
      I2 => xor_ln3372_1_fu_551_p2,
      O => \R_11_reg_1747[6]_i_5_n_9\
    );
\R_11_reg_1747[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R_7_fu_536_p3(1),
      I1 => tmpQ_3_fu_496_p4(2),
      I2 => xor_ln3372_1_fu_551_p2,
      O => \R_11_reg_1747[6]_i_6_n_9\
    );
\R_11_reg_1747_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \R_11_reg_1747_reg[2]_i_1_n_15\,
      Q => sext_ln3367_3_fu_638_p1(2),
      R => '0'
    );
\R_11_reg_1747_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \xor_ln3372_2_reg_1757_reg[0]_i_1_n_13\,
      Q => sext_ln3367_3_fu_638_p1(12),
      R => '0'
    );
\R_11_reg_1747_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmp_32_fu_618_p3,
      Q => sext_ln3367_3_fu_638_p1(13),
      R => '0'
    );
\R_11_reg_1747_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => xor_ln3372_2_fu_626_p2,
      CO(3 downto 0) => \NLW_R_11_reg_1747_reg[11]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_R_11_reg_1747_reg[11]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_32_fu_618_p3,
      S(3 downto 0) => B"0001"
    );
\R_11_reg_1747_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \R_11_reg_1747_reg[2]_i_1_n_14\,
      Q => sext_ln3367_3_fu_638_p1(3),
      R => '0'
    );
\R_11_reg_1747_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \R_11_reg_1747_reg[2]_i_1_n_13\,
      Q => sext_ln3367_3_fu_638_p1(4),
      R => '0'
    );
\R_11_reg_1747_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \R_11_reg_1747_reg[2]_i_1_n_9\,
      CO(2) => \R_11_reg_1747_reg[2]_i_1_n_10\,
      CO(1) => \R_11_reg_1747_reg[2]_i_1_n_11\,
      CO(0) => \R_11_reg_1747_reg[2]_i_1_n_12\,
      CYINIT => xor_ln3372_1_fu_551_p2,
      DI(3) => R_7_fu_536_p3(0),
      DI(2 downto 1) => tmp_31_reg_1670(1 downto 0),
      DI(0) => '0',
      O(3) => \R_11_reg_1747_reg[2]_i_1_n_13\,
      O(2) => \R_11_reg_1747_reg[2]_i_1_n_14\,
      O(1) => \R_11_reg_1747_reg[2]_i_1_n_15\,
      O(0) => \NLW_R_11_reg_1747_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => R_7_fu_536_p3(0),
      S(2) => \R_11_reg_1747[2]_i_2_n_9\,
      S(1) => \R_11_reg_1747[2]_i_3_n_9\,
      S(0) => '1'
    );
\R_11_reg_1747_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \R_11_reg_1747_reg[6]_i_1_n_16\,
      Q => sext_ln3367_3_fu_638_p1(5),
      R => '0'
    );
\R_11_reg_1747_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \R_11_reg_1747_reg[6]_i_1_n_15\,
      Q => sext_ln3367_3_fu_638_p1(6),
      R => '0'
    );
\R_11_reg_1747_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \R_11_reg_1747_reg[6]_i_1_n_14\,
      Q => sext_ln3367_3_fu_638_p1(7),
      R => '0'
    );
\R_11_reg_1747_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \R_11_reg_1747_reg[6]_i_1_n_13\,
      Q => sext_ln3367_3_fu_638_p1(8),
      R => '0'
    );
\R_11_reg_1747_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_11_reg_1747_reg[2]_i_1_n_9\,
      CO(3) => \R_11_reg_1747_reg[6]_i_1_n_9\,
      CO(2) => \R_11_reg_1747_reg[6]_i_1_n_10\,
      CO(1) => \R_11_reg_1747_reg[6]_i_1_n_11\,
      CO(0) => \R_11_reg_1747_reg[6]_i_1_n_12\,
      CYINIT => '0',
      DI(3) => R_7_fu_536_p3(8),
      DI(2) => xor_ln3372_1_fu_551_p2,
      DI(1 downto 0) => R_7_fu_536_p3(2 downto 1),
      O(3) => \R_11_reg_1747_reg[6]_i_1_n_13\,
      O(2) => \R_11_reg_1747_reg[6]_i_1_n_14\,
      O(1) => \R_11_reg_1747_reg[6]_i_1_n_15\,
      O(0) => \R_11_reg_1747_reg[6]_i_1_n_16\,
      S(3) => \R_11_reg_1747[6]_i_3_n_9\,
      S(2) => \R_11_reg_1747[6]_i_4_n_9\,
      S(1) => \R_11_reg_1747[6]_i_5_n_9\,
      S(0) => \R_11_reg_1747[6]_i_6_n_9\
    );
\R_11_reg_1747_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \xor_ln3372_2_reg_1757_reg[0]_i_1_n_16\,
      Q => sext_ln3367_3_fu_638_p1(9),
      R => '0'
    );
\R_11_reg_1747_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \xor_ln3372_2_reg_1757_reg[0]_i_1_n_15\,
      Q => sext_ln3367_3_fu_638_p1(10),
      R => '0'
    );
\R_11_reg_1747_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \xor_ln3372_2_reg_1757_reg[0]_i_1_n_14\,
      Q => sext_ln3367_3_fu_638_p1(11),
      R => '0'
    );
\R_19_reg_1789[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => xor_ln3372_3_fu_699_p2,
      O => R_15_fu_684_p3(14)
    );
\R_19_reg_1789[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_15_fu_684_p3(7),
      I1 => R_15_fu_684_p3(8),
      O => \R_19_reg_1789[10]_i_3_n_9\
    );
\R_19_reg_1789[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_15_fu_684_p3(6),
      I1 => R_15_fu_684_p3(7),
      O => \R_19_reg_1789[10]_i_4_n_9\
    );
\R_19_reg_1789[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xor_ln3372_3_fu_699_p2,
      I1 => R_15_fu_684_p3(6),
      O => \R_19_reg_1789[10]_i_5_n_9\
    );
\R_19_reg_1789[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xor_ln3372_3_fu_699_p2,
      I1 => R_15_fu_684_p3(5),
      O => \R_19_reg_1789[10]_i_6_n_9\
    );
\R_19_reg_1789[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_15_fu_684_p3(11),
      I1 => R_15_fu_684_p3(12),
      O => \R_19_reg_1789[14]_i_2_n_9\
    );
\R_19_reg_1789[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_15_fu_684_p3(10),
      I1 => R_15_fu_684_p3(11),
      O => \R_19_reg_1789[14]_i_3_n_9\
    );
\R_19_reg_1789[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_15_fu_684_p3(9),
      I1 => R_15_fu_684_p3(10),
      O => \R_19_reg_1789[14]_i_4_n_9\
    );
\R_19_reg_1789[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_15_fu_684_p3(8),
      I1 => R_15_fu_684_p3(9),
      O => \R_19_reg_1789[14]_i_5_n_9\
    );
\R_19_reg_1789[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_reg_1680_pp0_iter1_reg(1),
      O => \R_19_reg_1789[2]_i_2_n_9\
    );
\R_19_reg_1789[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_35_reg_1680_pp0_iter1_reg(0),
      I1 => xor_ln3372_3_fu_699_p2,
      O => \R_19_reg_1789[2]_i_3_n_9\
    );
\R_19_reg_1789[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R_15_fu_684_p3(4),
      I1 => tmpQ_9_fu_642_p6(5),
      I2 => xor_ln3372_3_fu_699_p2,
      O => \R_19_reg_1789[6]_i_2_n_9\
    );
\R_19_reg_1789[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R_15_fu_684_p3(3),
      I1 => tmpQ_9_fu_642_p6(4),
      I2 => xor_ln3372_3_fu_699_p2,
      O => \R_19_reg_1789[6]_i_3_n_9\
    );
\R_19_reg_1789[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R_15_fu_684_p3(2),
      I1 => tmpQ_9_fu_642_p6(3),
      I2 => xor_ln3372_3_fu_699_p2,
      O => \R_19_reg_1789[6]_i_4_n_9\
    );
\R_19_reg_1789[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R_15_fu_684_p3(1),
      I1 => tmpQ_9_fu_642_p6(2),
      I2 => xor_ln3372_3_fu_699_p2,
      O => \R_19_reg_1789[6]_i_5_n_9\
    );
\R_19_reg_1789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(0),
      Q => sext_ln3367_5_fu_787_p1(2),
      R => '0'
    );
\R_19_reg_1789_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(10),
      Q => sext_ln3367_5_fu_787_p1(12),
      R => '0'
    );
\R_19_reg_1789_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_19_reg_1789_reg[6]_i_1_n_9\,
      CO(3) => \R_19_reg_1789_reg[10]_i_1_n_9\,
      CO(2) => \R_19_reg_1789_reg[10]_i_1_n_10\,
      CO(1) => \R_19_reg_1789_reg[10]_i_1_n_11\,
      CO(0) => \R_19_reg_1789_reg[10]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => R_15_fu_684_p3(7 downto 6),
      DI(1) => R_15_fu_684_p3(14),
      DI(0) => xor_ln3372_3_fu_699_p2,
      O(3 downto 0) => R_19_fu_760_p3(10 downto 7),
      S(3) => \R_19_reg_1789[10]_i_3_n_9\,
      S(2) => \R_19_reg_1789[10]_i_4_n_9\,
      S(1) => \R_19_reg_1789[10]_i_5_n_9\,
      S(0) => \R_19_reg_1789[10]_i_6_n_9\
    );
\R_19_reg_1789_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(11),
      Q => sext_ln3367_5_fu_787_p1(13),
      R => '0'
    );
\R_19_reg_1789_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(12),
      Q => sext_ln3367_5_fu_787_p1(14),
      R => '0'
    );
\R_19_reg_1789_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(13),
      Q => sext_ln3367_5_fu_787_p1(15),
      R => '0'
    );
\R_19_reg_1789_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(14),
      Q => sext_ln3367_5_fu_787_p1(16),
      R => '0'
    );
\R_19_reg_1789_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_19_reg_1789_reg[10]_i_1_n_9\,
      CO(3) => \R_19_reg_1789_reg[14]_i_1_n_9\,
      CO(2) => \R_19_reg_1789_reg[14]_i_1_n_10\,
      CO(1) => \R_19_reg_1789_reg[14]_i_1_n_11\,
      CO(0) => \R_19_reg_1789_reg[14]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_15_fu_684_p3(11 downto 8),
      O(3 downto 0) => R_19_fu_760_p3(14 downto 11),
      S(3) => \R_19_reg_1789[14]_i_2_n_9\,
      S(2) => \R_19_reg_1789[14]_i_3_n_9\,
      S(1) => \R_19_reg_1789[14]_i_4_n_9\,
      S(0) => \R_19_reg_1789[14]_i_5_n_9\
    );
\R_19_reg_1789_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(15),
      Q => sext_ln3367_5_fu_787_p1(17),
      R => '0'
    );
\R_19_reg_1789_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(16),
      Q => sext_ln3367_5_fu_787_p1(18),
      R => '0'
    );
\R_19_reg_1789_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(1),
      Q => sext_ln3367_5_fu_787_p1(3),
      R => '0'
    );
\R_19_reg_1789_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(2),
      Q => sext_ln3367_5_fu_787_p1(4),
      R => '0'
    );
\R_19_reg_1789_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \R_19_reg_1789_reg[2]_i_1_n_9\,
      CO(2) => \R_19_reg_1789_reg[2]_i_1_n_10\,
      CO(1) => \R_19_reg_1789_reg[2]_i_1_n_11\,
      CO(0) => \R_19_reg_1789_reg[2]_i_1_n_12\,
      CYINIT => xor_ln3372_3_fu_699_p2,
      DI(3) => R_15_fu_684_p3(0),
      DI(2 downto 1) => tmp_35_reg_1680_pp0_iter1_reg(1 downto 0),
      DI(0) => '0',
      O(3 downto 1) => R_19_fu_760_p3(2 downto 0),
      O(0) => \NLW_R_19_reg_1789_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => R_15_fu_684_p3(0),
      S(2) => \R_19_reg_1789[2]_i_2_n_9\,
      S(1) => \R_19_reg_1789[2]_i_3_n_9\,
      S(0) => '1'
    );
\R_19_reg_1789_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(3),
      Q => sext_ln3367_5_fu_787_p1(5),
      R => '0'
    );
\R_19_reg_1789_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(4),
      Q => sext_ln3367_5_fu_787_p1(6),
      R => '0'
    );
\R_19_reg_1789_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(5),
      Q => sext_ln3367_5_fu_787_p1(7),
      R => '0'
    );
\R_19_reg_1789_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(6),
      Q => sext_ln3367_5_fu_787_p1(8),
      R => '0'
    );
\R_19_reg_1789_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_19_reg_1789_reg[2]_i_1_n_9\,
      CO(3) => \R_19_reg_1789_reg[6]_i_1_n_9\,
      CO(2) => \R_19_reg_1789_reg[6]_i_1_n_10\,
      CO(1) => \R_19_reg_1789_reg[6]_i_1_n_11\,
      CO(0) => \R_19_reg_1789_reg[6]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_15_fu_684_p3(4 downto 1),
      O(3 downto 0) => R_19_fu_760_p3(6 downto 3),
      S(3) => \R_19_reg_1789[6]_i_2_n_9\,
      S(2) => \R_19_reg_1789[6]_i_3_n_9\,
      S(1) => \R_19_reg_1789[6]_i_4_n_9\,
      S(0) => \R_19_reg_1789[6]_i_5_n_9\
    );
\R_19_reg_1789_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(7),
      Q => sext_ln3367_5_fu_787_p1(9),
      R => '0'
    );
\R_19_reg_1789_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(8),
      Q => sext_ln3367_5_fu_787_p1(10),
      R => '0'
    );
\R_19_reg_1789_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(9),
      Q => sext_ln3367_5_fu_787_p1(11),
      R => '0'
    );
\R_23_reg_1814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry_n_16\,
      Q => sext_ln3367_6_fu_863_p1(2),
      R => '0'
    );
\R_23_reg_1814_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__1_n_14\,
      Q => sext_ln3367_6_fu_863_p1(12),
      R => '0'
    );
\R_23_reg_1814_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__1_n_13\,
      Q => sext_ln3367_6_fu_863_p1(13),
      R => '0'
    );
\R_23_reg_1814_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__2_n_16\,
      Q => sext_ln3367_6_fu_863_p1(14),
      R => '0'
    );
\R_23_reg_1814_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__2_n_15\,
      Q => sext_ln3367_6_fu_863_p1(15),
      R => '0'
    );
\R_23_reg_1814_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__2_n_14\,
      Q => sext_ln3367_6_fu_863_p1(16),
      R => '0'
    );
\R_23_reg_1814_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__2_n_13\,
      Q => sext_ln3367_6_fu_863_p1(17),
      R => '0'
    );
\R_23_reg_1814_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__3_n_16\,
      Q => sext_ln3367_6_fu_863_p1(18),
      R => '0'
    );
\R_23_reg_1814_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__3_n_15\,
      Q => sext_ln3367_6_fu_863_p1(19),
      R => '0'
    );
\R_23_reg_1814_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__3_n_14\,
      Q => sext_ln3367_6_fu_863_p1(20),
      R => '0'
    );
\R_23_reg_1814_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__3_n_13\,
      Q => sext_ln3367_6_fu_863_p1(21),
      R => '0'
    );
\R_23_reg_1814_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry_n_15\,
      Q => sext_ln3367_6_fu_863_p1(3),
      R => '0'
    );
\R_23_reg_1814_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmp_38_fu_843_p3,
      Q => sext_ln3367_6_fu_863_p1(22),
      R => '0'
    );
\R_23_reg_1814_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry_n_14\,
      Q => sext_ln3367_6_fu_863_p1(4),
      R => '0'
    );
\R_23_reg_1814_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry_n_13\,
      Q => sext_ln3367_6_fu_863_p1(5),
      R => '0'
    );
\R_23_reg_1814_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__0_n_16\,
      Q => sext_ln3367_6_fu_863_p1(6),
      R => '0'
    );
\R_23_reg_1814_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__0_n_15\,
      Q => sext_ln3367_6_fu_863_p1(7),
      R => '0'
    );
\R_23_reg_1814_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__0_n_14\,
      Q => sext_ln3367_6_fu_863_p1(8),
      R => '0'
    );
\R_23_reg_1814_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__0_n_13\,
      Q => sext_ln3367_6_fu_863_p1(9),
      R => '0'
    );
\R_23_reg_1814_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__1_n_16\,
      Q => sext_ln3367_6_fu_863_p1(10),
      R => '0'
    );
\R_23_reg_1814_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__15/i__carry__1_n_15\,
      Q => sext_ln3367_6_fu_863_p1(11),
      R => '0'
    );
\R_31_reg_1850[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xor_ln3372_6_fu_927_p2,
      I1 => R_27_fu_912_p3(8),
      O => \R_31_reg_1850[10]_i_2_n_9\
    );
\R_31_reg_1850[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R_27_fu_912_p3(7),
      I1 => tmpQ_18_fu_867_p9(8),
      I2 => xor_ln3372_6_fu_927_p2,
      O => \R_31_reg_1850[10]_i_3_n_9\
    );
\R_31_reg_1850[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R_27_fu_912_p3(6),
      I1 => tmpQ_18_fu_867_p9(7),
      I2 => xor_ln3372_6_fu_927_p2,
      O => \R_31_reg_1850[10]_i_4_n_9\
    );
\R_31_reg_1850[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R_27_fu_912_p3(5),
      I1 => tmpQ_18_fu_867_p9(6),
      I2 => xor_ln3372_6_fu_927_p2,
      O => \R_31_reg_1850[10]_i_5_n_9\
    );
\R_31_reg_1850[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => xor_ln3372_6_fu_927_p2,
      O => R_27_fu_912_p3(23)
    );
\R_31_reg_1850[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_27_fu_912_p3(11),
      I1 => R_27_fu_912_p3(12),
      O => \R_31_reg_1850[14]_i_3_n_9\
    );
\R_31_reg_1850[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_27_fu_912_p3(10),
      I1 => R_27_fu_912_p3(11),
      O => \R_31_reg_1850[14]_i_4_n_9\
    );
\R_31_reg_1850[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_27_fu_912_p3(9),
      I1 => R_27_fu_912_p3(10),
      O => \R_31_reg_1850[14]_i_5_n_9\
    );
\R_31_reg_1850[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xor_ln3372_6_fu_927_p2,
      I1 => R_27_fu_912_p3(9),
      O => \R_31_reg_1850[14]_i_6_n_9\
    );
\R_31_reg_1850[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_27_fu_912_p3(15),
      I1 => R_27_fu_912_p3(16),
      O => \R_31_reg_1850[18]_i_2_n_9\
    );
\R_31_reg_1850[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_27_fu_912_p3(14),
      I1 => R_27_fu_912_p3(15),
      O => \R_31_reg_1850[18]_i_3_n_9\
    );
\R_31_reg_1850[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_27_fu_912_p3(13),
      I1 => R_27_fu_912_p3(14),
      O => \R_31_reg_1850[18]_i_4_n_9\
    );
\R_31_reg_1850[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_27_fu_912_p3(12),
      I1 => R_27_fu_912_p3(13),
      O => \R_31_reg_1850[18]_i_5_n_9\
    );
\R_31_reg_1850[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_27_fu_912_p3(19),
      I1 => R_27_fu_912_p3(20),
      O => \R_31_reg_1850[22]_i_2_n_9\
    );
\R_31_reg_1850[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_27_fu_912_p3(18),
      I1 => R_27_fu_912_p3(19),
      O => \R_31_reg_1850[22]_i_3_n_9\
    );
\R_31_reg_1850[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_27_fu_912_p3(17),
      I1 => R_27_fu_912_p3(18),
      O => \R_31_reg_1850[22]_i_4_n_9\
    );
\R_31_reg_1850[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_27_fu_912_p3(16),
      I1 => R_27_fu_912_p3(17),
      O => \R_31_reg_1850[22]_i_5_n_9\
    );
\R_31_reg_1850[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_41_reg_1695_pp0_iter3_reg(1),
      O => \R_31_reg_1850[2]_i_2_n_9\
    );
\R_31_reg_1850[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_41_reg_1695_pp0_iter3_reg(0),
      I1 => xor_ln3372_6_fu_927_p2,
      O => \R_31_reg_1850[2]_i_3_n_9\
    );
\R_31_reg_1850[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R_27_fu_912_p3(4),
      I1 => tmpQ_18_fu_867_p9(5),
      I2 => xor_ln3372_6_fu_927_p2,
      O => \R_31_reg_1850[6]_i_2_n_9\
    );
\R_31_reg_1850[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R_27_fu_912_p3(3),
      I1 => tmpQ_18_fu_867_p9(4),
      I2 => xor_ln3372_6_fu_927_p2,
      O => \R_31_reg_1850[6]_i_3_n_9\
    );
\R_31_reg_1850[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R_27_fu_912_p3(2),
      I1 => tmpQ_18_fu_867_p9(3),
      I2 => xor_ln3372_6_fu_927_p2,
      O => \R_31_reg_1850[6]_i_4_n_9\
    );
\R_31_reg_1850[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R_27_fu_912_p3(1),
      I1 => tmpQ_18_fu_867_p9(2),
      I2 => xor_ln3372_6_fu_927_p2,
      O => \R_31_reg_1850[6]_i_5_n_9\
    );
\R_31_reg_1850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(0),
      Q => sext_ln3367_8_fu_1018_p1(2),
      R => '0'
    );
\R_31_reg_1850_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(10),
      Q => sext_ln3367_8_fu_1018_p1(12),
      R => '0'
    );
\R_31_reg_1850_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_31_reg_1850_reg[6]_i_1_n_9\,
      CO(3) => \R_31_reg_1850_reg[10]_i_1_n_9\,
      CO(2) => \R_31_reg_1850_reg[10]_i_1_n_10\,
      CO(1) => \R_31_reg_1850_reg[10]_i_1_n_11\,
      CO(0) => \R_31_reg_1850_reg[10]_i_1_n_12\,
      CYINIT => '0',
      DI(3) => xor_ln3372_6_fu_927_p2,
      DI(2 downto 0) => R_27_fu_912_p3(7 downto 5),
      O(3 downto 0) => R_31_fu_991_p3(10 downto 7),
      S(3) => \R_31_reg_1850[10]_i_2_n_9\,
      S(2) => \R_31_reg_1850[10]_i_3_n_9\,
      S(1) => \R_31_reg_1850[10]_i_4_n_9\,
      S(0) => \R_31_reg_1850[10]_i_5_n_9\
    );
\R_31_reg_1850_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(11),
      Q => sext_ln3367_8_fu_1018_p1(13),
      R => '0'
    );
\R_31_reg_1850_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(12),
      Q => sext_ln3367_8_fu_1018_p1(14),
      R => '0'
    );
\R_31_reg_1850_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(13),
      Q => sext_ln3367_8_fu_1018_p1(15),
      R => '0'
    );
\R_31_reg_1850_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(14),
      Q => sext_ln3367_8_fu_1018_p1(16),
      R => '0'
    );
\R_31_reg_1850_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_31_reg_1850_reg[10]_i_1_n_9\,
      CO(3) => \R_31_reg_1850_reg[14]_i_1_n_9\,
      CO(2) => \R_31_reg_1850_reg[14]_i_1_n_10\,
      CO(1) => \R_31_reg_1850_reg[14]_i_1_n_11\,
      CO(0) => \R_31_reg_1850_reg[14]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => R_27_fu_912_p3(11 downto 9),
      DI(0) => R_27_fu_912_p3(23),
      O(3 downto 0) => R_31_fu_991_p3(14 downto 11),
      S(3) => \R_31_reg_1850[14]_i_3_n_9\,
      S(2) => \R_31_reg_1850[14]_i_4_n_9\,
      S(1) => \R_31_reg_1850[14]_i_5_n_9\,
      S(0) => \R_31_reg_1850[14]_i_6_n_9\
    );
\R_31_reg_1850_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(15),
      Q => sext_ln3367_8_fu_1018_p1(17),
      R => '0'
    );
\R_31_reg_1850_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(16),
      Q => sext_ln3367_8_fu_1018_p1(18),
      R => '0'
    );
\R_31_reg_1850_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(17),
      Q => sext_ln3367_8_fu_1018_p1(19),
      R => '0'
    );
\R_31_reg_1850_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(18),
      Q => sext_ln3367_8_fu_1018_p1(20),
      R => '0'
    );
\R_31_reg_1850_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_31_reg_1850_reg[14]_i_1_n_9\,
      CO(3) => \R_31_reg_1850_reg[18]_i_1_n_9\,
      CO(2) => \R_31_reg_1850_reg[18]_i_1_n_10\,
      CO(1) => \R_31_reg_1850_reg[18]_i_1_n_11\,
      CO(0) => \R_31_reg_1850_reg[18]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_27_fu_912_p3(15 downto 12),
      O(3 downto 0) => R_31_fu_991_p3(18 downto 15),
      S(3) => \R_31_reg_1850[18]_i_2_n_9\,
      S(2) => \R_31_reg_1850[18]_i_3_n_9\,
      S(1) => \R_31_reg_1850[18]_i_4_n_9\,
      S(0) => \R_31_reg_1850[18]_i_5_n_9\
    );
\R_31_reg_1850_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(19),
      Q => sext_ln3367_8_fu_1018_p1(21),
      R => '0'
    );
\R_31_reg_1850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(1),
      Q => sext_ln3367_8_fu_1018_p1(3),
      R => '0'
    );
\R_31_reg_1850_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(20),
      Q => sext_ln3367_8_fu_1018_p1(22),
      R => '0'
    );
\R_31_reg_1850_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(21),
      Q => sext_ln3367_8_fu_1018_p1(23),
      R => '0'
    );
\R_31_reg_1850_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(22),
      Q => sext_ln3367_8_fu_1018_p1(24),
      R => '0'
    );
\R_31_reg_1850_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_31_reg_1850_reg[18]_i_1_n_9\,
      CO(3) => \R_31_reg_1850_reg[22]_i_1_n_9\,
      CO(2) => \R_31_reg_1850_reg[22]_i_1_n_10\,
      CO(1) => \R_31_reg_1850_reg[22]_i_1_n_11\,
      CO(0) => \R_31_reg_1850_reg[22]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_27_fu_912_p3(19 downto 16),
      O(3 downto 0) => R_31_fu_991_p3(22 downto 19),
      S(3) => \R_31_reg_1850[22]_i_2_n_9\,
      S(2) => \R_31_reg_1850[22]_i_3_n_9\,
      S(1) => \R_31_reg_1850[22]_i_4_n_9\,
      S(0) => \R_31_reg_1850[22]_i_5_n_9\
    );
\R_31_reg_1850_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(23),
      Q => sext_ln3367_8_fu_1018_p1(25),
      R => '0'
    );
\R_31_reg_1850_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(24),
      Q => sext_ln3367_8_fu_1018_p1(26),
      R => '0'
    );
\R_31_reg_1850_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(25),
      Q => sext_ln3367_8_fu_1018_p1(27),
      R => '0'
    );
\R_31_reg_1850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(2),
      Q => sext_ln3367_8_fu_1018_p1(4),
      R => '0'
    );
\R_31_reg_1850_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \R_31_reg_1850_reg[2]_i_1_n_9\,
      CO(2) => \R_31_reg_1850_reg[2]_i_1_n_10\,
      CO(1) => \R_31_reg_1850_reg[2]_i_1_n_11\,
      CO(0) => \R_31_reg_1850_reg[2]_i_1_n_12\,
      CYINIT => xor_ln3372_6_fu_927_p2,
      DI(3) => R_27_fu_912_p3(0),
      DI(2 downto 1) => tmp_41_reg_1695_pp0_iter3_reg(1 downto 0),
      DI(0) => '0',
      O(3 downto 1) => R_31_fu_991_p3(2 downto 0),
      O(0) => \NLW_R_31_reg_1850_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => R_27_fu_912_p3(0),
      S(2) => \R_31_reg_1850[2]_i_2_n_9\,
      S(1) => \R_31_reg_1850[2]_i_3_n_9\,
      S(0) => '1'
    );
\R_31_reg_1850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(3),
      Q => sext_ln3367_8_fu_1018_p1(5),
      R => '0'
    );
\R_31_reg_1850_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(4),
      Q => sext_ln3367_8_fu_1018_p1(6),
      R => '0'
    );
\R_31_reg_1850_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(5),
      Q => sext_ln3367_8_fu_1018_p1(7),
      R => '0'
    );
\R_31_reg_1850_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(6),
      Q => sext_ln3367_8_fu_1018_p1(8),
      R => '0'
    );
\R_31_reg_1850_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_31_reg_1850_reg[2]_i_1_n_9\,
      CO(3) => \R_31_reg_1850_reg[6]_i_1_n_9\,
      CO(2) => \R_31_reg_1850_reg[6]_i_1_n_10\,
      CO(1) => \R_31_reg_1850_reg[6]_i_1_n_11\,
      CO(0) => \R_31_reg_1850_reg[6]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_27_fu_912_p3(4 downto 1),
      O(3 downto 0) => R_31_fu_991_p3(6 downto 3),
      S(3) => \R_31_reg_1850[6]_i_2_n_9\,
      S(2) => \R_31_reg_1850[6]_i_3_n_9\,
      S(1) => \R_31_reg_1850[6]_i_4_n_9\,
      S(0) => \R_31_reg_1850[6]_i_5_n_9\
    );
\R_31_reg_1850_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(7),
      Q => sext_ln3367_8_fu_1018_p1(9),
      R => '0'
    );
\R_31_reg_1850_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(8),
      Q => sext_ln3367_8_fu_1018_p1(10),
      R => '0'
    );
\R_31_reg_1850_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(9),
      Q => sext_ln3367_8_fu_1018_p1(11),
      R => '0'
    );
\R_35_reg_1872_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry_n_16\,
      Q => R_36_fu_1091_p3(2),
      R => '0'
    );
\R_35_reg_1872_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__1_n_14\,
      Q => R_36_fu_1091_p3(12),
      R => '0'
    );
\R_35_reg_1872_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__1_n_13\,
      Q => R_36_fu_1091_p3(13),
      R => '0'
    );
\R_35_reg_1872_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__2_n_16\,
      Q => R_36_fu_1091_p3(14),
      R => '0'
    );
\R_35_reg_1872_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__2_n_15\,
      Q => R_36_fu_1091_p3(15),
      R => '0'
    );
\R_35_reg_1872_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__2_n_14\,
      Q => R_36_fu_1091_p3(16),
      R => '0'
    );
\R_35_reg_1872_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__2_n_13\,
      Q => R_36_fu_1091_p3(17),
      R => '0'
    );
\R_35_reg_1872_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__3_n_16\,
      Q => R_36_fu_1091_p3(18),
      R => '0'
    );
\R_35_reg_1872_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__3_n_15\,
      Q => R_36_fu_1091_p3(19),
      R => '0'
    );
\R_35_reg_1872_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__3_n_14\,
      Q => R_36_fu_1091_p3(20),
      R => '0'
    );
\R_35_reg_1872_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__3_n_13\,
      Q => R_36_fu_1091_p3(21),
      R => '0'
    );
\R_35_reg_1872_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry_n_15\,
      Q => R_36_fu_1091_p3(3),
      R => '0'
    );
\R_35_reg_1872_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__4_n_16\,
      Q => R_36_fu_1091_p3(22),
      R => '0'
    );
\R_35_reg_1872_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__4_n_15\,
      Q => R_36_fu_1091_p3(23),
      R => '0'
    );
\R_35_reg_1872_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__4_n_14\,
      Q => R_36_fu_1091_p3(24),
      R => '0'
    );
\R_35_reg_1872_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__4_n_13\,
      Q => R_36_fu_1091_p3(25),
      R => '0'
    );
\R_35_reg_1872_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__5_n_16\,
      Q => R_36_fu_1091_p3(26),
      R => '0'
    );
\R_35_reg_1872_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__5_n_15\,
      Q => R_36_fu_1091_p3(27),
      R => '0'
    );
\R_35_reg_1872_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__5_n_14\,
      Q => R_36_fu_1091_p3(28),
      R => '0'
    );
\R_35_reg_1872_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__5_n_13\,
      Q => R_36_fu_1091_p3(29),
      R => '0'
    );
\R_35_reg_1872_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__6_n_16\,
      Q => R_36_fu_1091_p3(30),
      R => '0'
    );
\R_35_reg_1872_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry_n_14\,
      Q => R_36_fu_1091_p3(4),
      R => '0'
    );
\R_35_reg_1872_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry_n_13\,
      Q => R_36_fu_1091_p3(5),
      R => '0'
    );
\R_35_reg_1872_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__0_n_16\,
      Q => R_36_fu_1091_p3(6),
      R => '0'
    );
\R_35_reg_1872_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__0_n_15\,
      Q => R_36_fu_1091_p3(7),
      R => '0'
    );
\R_35_reg_1872_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__0_n_14\,
      Q => R_36_fu_1091_p3(8),
      R => '0'
    );
\R_35_reg_1872_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__0_n_13\,
      Q => R_36_fu_1091_p3(9),
      R => '0'
    );
\R_35_reg_1872_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__1_n_16\,
      Q => R_36_fu_1091_p3(10),
      R => '0'
    );
\R_35_reg_1872_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__24/i__carry__1_n_15\,
      Q => R_36_fu_1091_p3(11),
      R => '0'
    );
\R_3_reg_1636[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \D_int_reg_reg_n_9_[28]\,
      O => \R_3_reg_1636[0]_i_1_n_9\
    );
\R_3_reg_1636[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D_int_reg_reg_n_9_[28]\,
      I1 => \D_int_reg_reg_n_9_[29]\,
      O => \R_3_reg_1636[1]_i_1_n_9\
    );
\R_3_reg_1636[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \D_int_reg_reg_n_9_[29]\,
      I1 => \D_int_reg_reg_n_9_[28]\,
      I2 => \D_int_reg_reg_n_9_[30]\,
      O => \R_3_reg_1636[2]_i_1_n_9\
    );
\R_3_reg_1636[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01F1"
    )
        port map (
      I0 => \D_int_reg_reg_n_9_[28]\,
      I1 => \D_int_reg_reg_n_9_[29]\,
      I2 => \D_int_reg_reg_n_9_[30]\,
      I3 => \D_int_reg_reg_n_9_[31]\,
      O => \R_3_reg_1636[3]_i_1_n_9\
    );
\R_3_reg_1636[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01F1"
    )
        port map (
      I0 => \D_int_reg_reg_n_9_[29]\,
      I1 => \D_int_reg_reg_n_9_[28]\,
      I2 => \D_int_reg_reg_n_9_[30]\,
      I3 => \D_int_reg_reg_n_9_[31]\,
      O => \R_3_reg_1636[4]_i_1_n_9\
    );
\R_3_reg_1636_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \R_3_reg_1636[0]_i_1_n_9\,
      Q => sext_ln3367_1_fu_492_p1(2),
      R => '0'
    );
\R_3_reg_1636_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \R_3_reg_1636[1]_i_1_n_9\,
      Q => sext_ln3367_1_fu_492_p1(3),
      R => '0'
    );
\R_3_reg_1636_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \R_3_reg_1636[2]_i_1_n_9\,
      Q => sext_ln3367_1_fu_492_p1(4),
      R => '0'
    );
\R_3_reg_1636_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \R_3_reg_1636[3]_i_1_n_9\,
      Q => sext_ln3367_1_fu_492_p1(5),
      R => '0'
    );
\R_3_reg_1636_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \R_3_reg_1636[4]_i_1_n_9\,
      Q => sext_ln3367_1_fu_492_p1(6),
      R => '0'
    );
R_41_fu_1205_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => R_41_fu_1205_p2_carry_n_9,
      CO(2) => R_41_fu_1205_p2_carry_n_10,
      CO(1) => R_41_fu_1205_p2_carry_n_11,
      CO(0) => R_41_fu_1205_p2_carry_n_12,
      CYINIT => R_40_fu_1170_p3(0),
      DI(3 downto 2) => \R_40_fu_1170_p3__0\(4 downto 3),
      DI(1) => tmp_46_fu_1152_p3,
      DI(0) => R_40_fu_1170_p3(1),
      O(3 downto 1) => R_41_fu_1205_p21_out(4 downto 2),
      O(0) => R_42_fu_1221_p2(1),
      S(3) => R_41_fu_1205_p2_carry_i_1_n_9,
      S(2) => R_41_fu_1205_p2_carry_i_2_n_9,
      S(1) => R_41_fu_1205_p2_carry_i_3_n_9,
      S(0) => R_41_fu_1205_p2_carry_i_4_n_9
    );
\R_41_fu_1205_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => R_41_fu_1205_p2_carry_n_9,
      CO(3) => \R_41_fu_1205_p2_carry__0_n_9\,
      CO(2) => \R_41_fu_1205_p2_carry__0_n_10\,
      CO(1) => \R_41_fu_1205_p2_carry__0_n_11\,
      CO(0) => \R_41_fu_1205_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_40_fu_1170_p3__0\(8 downto 5),
      O(3 downto 0) => R_41_fu_1205_p21_out(8 downto 5),
      S(3) => \R_41_fu_1205_p2_carry__0_i_1_n_9\,
      S(2) => \R_41_fu_1205_p2_carry__0_i_2_n_9\,
      S(1) => \R_41_fu_1205_p2_carry__0_i_3_n_9\,
      S(0) => \R_41_fu_1205_p2_carry__0_i_4_n_9\
    );
\R_41_fu_1205_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(8),
      I1 => tmpQ_27_fu_1097_p12(7),
      O => \R_41_fu_1205_p2_carry__0_i_1_n_9\
    );
\R_41_fu_1205_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(7),
      I1 => tmpQ_27_fu_1097_p12(6),
      O => \R_41_fu_1205_p2_carry__0_i_2_n_9\
    );
\R_41_fu_1205_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(6),
      I1 => tmpQ_27_fu_1097_p12(5),
      O => \R_41_fu_1205_p2_carry__0_i_3_n_9\
    );
\R_41_fu_1205_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(5),
      I1 => tmpQ_27_fu_1097_p12(4),
      O => \R_41_fu_1205_p2_carry__0_i_4_n_9\
    );
\R_41_fu_1205_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_41_fu_1205_p2_carry__0_n_9\,
      CO(3) => \R_41_fu_1205_p2_carry__1_n_9\,
      CO(2) => \R_41_fu_1205_p2_carry__1_n_10\,
      CO(1) => \R_41_fu_1205_p2_carry__1_n_11\,
      CO(0) => \R_41_fu_1205_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_40_fu_1170_p3__0\(12 downto 9),
      O(3 downto 0) => R_41_fu_1205_p21_out(12 downto 9),
      S(3) => \R_41_fu_1205_p2_carry__1_i_1_n_9\,
      S(2) => \R_41_fu_1205_p2_carry__1_i_2_n_9\,
      S(1) => \R_41_fu_1205_p2_carry__1_i_3_n_9\,
      S(0) => \R_41_fu_1205_p2_carry__1_i_4_n_9\
    );
\R_41_fu_1205_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(12),
      I1 => tmpQ_27_fu_1097_p12(11),
      O => \R_41_fu_1205_p2_carry__1_i_1_n_9\
    );
\R_41_fu_1205_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(11),
      I1 => tmpQ_27_fu_1097_p12(10),
      O => \R_41_fu_1205_p2_carry__1_i_2_n_9\
    );
\R_41_fu_1205_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(10),
      I1 => tmpQ_27_fu_1097_p12(9),
      O => \R_41_fu_1205_p2_carry__1_i_3_n_9\
    );
\R_41_fu_1205_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(9),
      I1 => tmpQ_27_fu_1097_p12(8),
      O => \R_41_fu_1205_p2_carry__1_i_4_n_9\
    );
\R_41_fu_1205_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_41_fu_1205_p2_carry__1_n_9\,
      CO(3) => \R_41_fu_1205_p2_carry__2_n_9\,
      CO(2) => \R_41_fu_1205_p2_carry__2_n_10\,
      CO(1) => \R_41_fu_1205_p2_carry__2_n_11\,
      CO(0) => \R_41_fu_1205_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_40_fu_1170_p3__0\(16 downto 13),
      O(3 downto 0) => R_41_fu_1205_p21_out(16 downto 13),
      S(3) => \R_41_fu_1205_p2_carry__2_i_1_n_9\,
      S(2) => \R_41_fu_1205_p2_carry__2_i_2_n_9\,
      S(1) => \R_41_fu_1205_p2_carry__2_i_3_n_9\,
      S(0) => \R_41_fu_1205_p2_carry__2_i_4_n_9\
    );
\R_41_fu_1205_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(16),
      O => \R_41_fu_1205_p2_carry__2_i_1_n_9\
    );
\R_41_fu_1205_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(15),
      O => \R_41_fu_1205_p2_carry__2_i_2_n_9\
    );
\R_41_fu_1205_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(14),
      O => \R_41_fu_1205_p2_carry__2_i_3_n_9\
    );
\R_41_fu_1205_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(13),
      O => \R_41_fu_1205_p2_carry__2_i_4_n_9\
    );
\R_41_fu_1205_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_41_fu_1205_p2_carry__2_n_9\,
      CO(3) => \R_41_fu_1205_p2_carry__3_n_9\,
      CO(2) => \R_41_fu_1205_p2_carry__3_n_10\,
      CO(1) => \R_41_fu_1205_p2_carry__3_n_11\,
      CO(0) => \R_41_fu_1205_p2_carry__3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_40_fu_1170_p3__0\(20 downto 17),
      O(3 downto 0) => R_41_fu_1205_p21_out(20 downto 17),
      S(3) => \R_41_fu_1205_p2_carry__3_i_1_n_9\,
      S(2) => \R_41_fu_1205_p2_carry__3_i_2_n_9\,
      S(1) => \R_41_fu_1205_p2_carry__3_i_3_n_9\,
      S(0) => \R_41_fu_1205_p2_carry__3_i_4_n_9\
    );
\R_41_fu_1205_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(20),
      O => \R_41_fu_1205_p2_carry__3_i_1_n_9\
    );
\R_41_fu_1205_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(19),
      O => \R_41_fu_1205_p2_carry__3_i_2_n_9\
    );
\R_41_fu_1205_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(18),
      O => \R_41_fu_1205_p2_carry__3_i_3_n_9\
    );
\R_41_fu_1205_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(17),
      O => \R_41_fu_1205_p2_carry__3_i_4_n_9\
    );
\R_41_fu_1205_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_41_fu_1205_p2_carry__3_n_9\,
      CO(3) => \R_41_fu_1205_p2_carry__4_n_9\,
      CO(2) => \R_41_fu_1205_p2_carry__4_n_10\,
      CO(1) => \R_41_fu_1205_p2_carry__4_n_11\,
      CO(0) => \R_41_fu_1205_p2_carry__4_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_40_fu_1170_p3__0\(24 downto 21),
      O(3 downto 0) => R_41_fu_1205_p21_out(24 downto 21),
      S(3) => \R_41_fu_1205_p2_carry__4_i_1_n_9\,
      S(2) => \R_41_fu_1205_p2_carry__4_i_2_n_9\,
      S(1) => \R_41_fu_1205_p2_carry__4_i_3_n_9\,
      S(0) => \R_41_fu_1205_p2_carry__4_i_4_n_9\
    );
\R_41_fu_1205_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(24),
      O => \R_41_fu_1205_p2_carry__4_i_1_n_9\
    );
\R_41_fu_1205_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(23),
      O => \R_41_fu_1205_p2_carry__4_i_2_n_9\
    );
\R_41_fu_1205_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(22),
      O => \R_41_fu_1205_p2_carry__4_i_3_n_9\
    );
\R_41_fu_1205_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(21),
      O => \R_41_fu_1205_p2_carry__4_i_4_n_9\
    );
\R_41_fu_1205_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_41_fu_1205_p2_carry__4_n_9\,
      CO(3) => \R_41_fu_1205_p2_carry__5_n_9\,
      CO(2) => \R_41_fu_1205_p2_carry__5_n_10\,
      CO(1) => \R_41_fu_1205_p2_carry__5_n_11\,
      CO(0) => \R_41_fu_1205_p2_carry__5_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_40_fu_1170_p3__0\(28 downto 25),
      O(3 downto 0) => R_41_fu_1205_p21_out(28 downto 25),
      S(3) => \R_41_fu_1205_p2_carry__5_i_1_n_9\,
      S(2) => \R_41_fu_1205_p2_carry__5_i_2_n_9\,
      S(1) => \R_41_fu_1205_p2_carry__5_i_3_n_9\,
      S(0) => \R_41_fu_1205_p2_carry__5_i_4_n_9\
    );
\R_41_fu_1205_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(28),
      O => \R_41_fu_1205_p2_carry__5_i_1_n_9\
    );
\R_41_fu_1205_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(27),
      O => \R_41_fu_1205_p2_carry__5_i_2_n_9\
    );
\R_41_fu_1205_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(26),
      O => \R_41_fu_1205_p2_carry__5_i_3_n_9\
    );
\R_41_fu_1205_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(25),
      O => \R_41_fu_1205_p2_carry__5_i_4_n_9\
    );
\R_41_fu_1205_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_41_fu_1205_p2_carry__5_n_9\,
      CO(3 downto 2) => \NLW_R_41_fu_1205_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \R_41_fu_1205_p2_carry__6_n_11\,
      CO(0) => \R_41_fu_1205_p2_carry__6_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \R_40_fu_1170_p3__0\(30 downto 29),
      O(3) => \NLW_R_41_fu_1205_p2_carry__6_O_UNCONNECTED\(3),
      O(2) => R_41_fu_1205_p21_out(31),
      O(1) => \NLW_R_41_fu_1205_p2_carry__6_O_UNCONNECTED\(1),
      O(0) => R_41_fu_1205_p21_out(29),
      S(3) => '0',
      S(2) => \R_41_fu_1205_p2_carry__6_i_1_n_9\,
      S(1) => \R_41_fu_1205_p2_carry__6_i_2_n_9\,
      S(0) => \R_41_fu_1205_p2_carry__6_i_3_n_9\
    );
\R_41_fu_1205_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(31),
      O => \R_41_fu_1205_p2_carry__6_i_1_n_9\
    );
\R_41_fu_1205_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(30),
      O => \R_41_fu_1205_p2_carry__6_i_2_n_9\
    );
\R_41_fu_1205_p2_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(29),
      O => \R_41_fu_1205_p2_carry__6_i_3_n_9\
    );
R_41_fu_1205_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(4),
      I1 => tmpQ_27_fu_1097_p12(3),
      O => R_41_fu_1205_p2_carry_i_1_n_9
    );
R_41_fu_1205_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_40_fu_1170_p3__0\(3),
      I1 => tmpQ_27_fu_1097_p12(2),
      O => R_41_fu_1205_p2_carry_i_2_n_9
    );
R_41_fu_1205_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(0),
      I1 => tmp_46_fu_1152_p3,
      O => R_41_fu_1205_p2_carry_i_3_n_9
    );
R_41_fu_1205_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_40_fu_1170_p3(1),
      O => R_41_fu_1205_p2_carry_i_4_n_9
    );
\R_41_reg_1907[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_40_fu_1170_p3(0),
      O => R_41_fu_1205_p21_out(0)
    );
\R_41_reg_1907[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_40_fu_1170_p3(0),
      I1 => R_40_fu_1170_p3(1),
      O => \R_41_reg_1907[1]_i_1_n_9\
    );
\R_41_reg_1907_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(0),
      Q => R_41_reg_1907(0),
      R => '0'
    );
\R_41_reg_1907_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(10),
      Q => R_41_reg_1907(10),
      R => '0'
    );
\R_41_reg_1907_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(11),
      Q => R_41_reg_1907(11),
      R => '0'
    );
\R_41_reg_1907_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(12),
      Q => R_41_reg_1907(12),
      R => '0'
    );
\R_41_reg_1907_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(13),
      Q => R_41_reg_1907(13),
      R => '0'
    );
\R_41_reg_1907_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(14),
      Q => R_41_reg_1907(14),
      R => '0'
    );
\R_41_reg_1907_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(15),
      Q => R_41_reg_1907(15),
      R => '0'
    );
\R_41_reg_1907_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(16),
      Q => R_41_reg_1907(16),
      R => '0'
    );
\R_41_reg_1907_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(17),
      Q => R_41_reg_1907(17),
      R => '0'
    );
\R_41_reg_1907_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(18),
      Q => R_41_reg_1907(18),
      R => '0'
    );
\R_41_reg_1907_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(19),
      Q => R_41_reg_1907(19),
      R => '0'
    );
\R_41_reg_1907_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \R_41_reg_1907[1]_i_1_n_9\,
      Q => R_41_reg_1907(1),
      R => '0'
    );
\R_41_reg_1907_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(20),
      Q => R_41_reg_1907(20),
      R => '0'
    );
\R_41_reg_1907_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(21),
      Q => R_41_reg_1907(21),
      R => '0'
    );
\R_41_reg_1907_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(22),
      Q => R_41_reg_1907(22),
      R => '0'
    );
\R_41_reg_1907_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(23),
      Q => R_41_reg_1907(23),
      R => '0'
    );
\R_41_reg_1907_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(24),
      Q => R_41_reg_1907(24),
      R => '0'
    );
\R_41_reg_1907_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(25),
      Q => R_41_reg_1907(25),
      R => '0'
    );
\R_41_reg_1907_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(26),
      Q => R_41_reg_1907(26),
      R => '0'
    );
\R_41_reg_1907_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(27),
      Q => R_41_reg_1907(27),
      R => '0'
    );
\R_41_reg_1907_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(28),
      Q => R_41_reg_1907(28),
      R => '0'
    );
\R_41_reg_1907_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(29),
      Q => R_41_reg_1907(29),
      R => '0'
    );
\R_41_reg_1907_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(2),
      Q => R_41_reg_1907(2),
      R => '0'
    );
\R_41_reg_1907_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(31),
      Q => R_41_reg_1907(31),
      R => '0'
    );
\R_41_reg_1907_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(3),
      Q => R_41_reg_1907(3),
      R => '0'
    );
\R_41_reg_1907_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(4),
      Q => R_41_reg_1907(4),
      R => '0'
    );
\R_41_reg_1907_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(5),
      Q => R_41_reg_1907(5),
      R => '0'
    );
\R_41_reg_1907_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(6),
      Q => R_41_reg_1907(6),
      R => '0'
    );
\R_41_reg_1907_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(7),
      Q => R_41_reg_1907(7),
      R => '0'
    );
\R_41_reg_1907_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(8),
      Q => R_41_reg_1907(8),
      R => '0'
    );
\R_41_reg_1907_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_41_fu_1205_p21_out(9),
      Q => R_41_reg_1907(9),
      R => '0'
    );
\R_42_reg_1912[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(11),
      I1 => \R_40_fu_1170_p3__0\(12),
      O => \R_42_reg_1912[12]_i_2_n_9\
    );
\R_42_reg_1912[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(10),
      I1 => \R_40_fu_1170_p3__0\(11),
      O => \R_42_reg_1912[12]_i_3_n_9\
    );
\R_42_reg_1912[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(9),
      I1 => \R_40_fu_1170_p3__0\(10),
      O => \R_42_reg_1912[12]_i_4_n_9\
    );
\R_42_reg_1912[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(8),
      I1 => \R_40_fu_1170_p3__0\(9),
      O => \R_42_reg_1912[12]_i_5_n_9\
    );
\R_42_reg_1912[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_36_fu_1091_p3(0),
      O => \R_40_fu_1170_p3__0\(2)
    );
\R_42_reg_1912[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(3),
      I1 => \R_40_fu_1170_p3__0\(4),
      O => \R_42_reg_1912[4]_i_3_n_9\
    );
\R_42_reg_1912[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(2),
      I1 => \R_40_fu_1170_p3__0\(3),
      O => \R_42_reg_1912[4]_i_4_n_9\
    );
\R_42_reg_1912[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_46_fu_1152_p3,
      I1 => R_36_fu_1091_p3(0),
      O => \R_42_reg_1912[4]_i_5_n_9\
    );
\R_42_reg_1912[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_40_fu_1170_p3(1),
      O => \R_42_reg_1912[4]_i_6_n_9\
    );
\R_42_reg_1912[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(7),
      I1 => \R_40_fu_1170_p3__0\(8),
      O => \R_42_reg_1912[8]_i_2_n_9\
    );
\R_42_reg_1912[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(6),
      I1 => \R_40_fu_1170_p3__0\(7),
      O => \R_42_reg_1912[8]_i_3_n_9\
    );
\R_42_reg_1912[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(5),
      I1 => \R_40_fu_1170_p3__0\(6),
      O => \R_42_reg_1912[8]_i_4_n_9\
    );
\R_42_reg_1912[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(4),
      I1 => \R_40_fu_1170_p3__0\(5),
      O => \R_42_reg_1912[8]_i_5_n_9\
    );
\R_42_reg_1912_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(10),
      Q => R_42_reg_1912(10),
      R => '0'
    );
\R_42_reg_1912_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(11),
      Q => R_42_reg_1912(11),
      R => '0'
    );
\R_42_reg_1912_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(12),
      Q => R_42_reg_1912(12),
      R => '0'
    );
\R_42_reg_1912_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_42_reg_1912_reg[8]_i_1_n_9\,
      CO(3) => \R_42_reg_1912_reg[12]_i_1_n_9\,
      CO(2) => \R_42_reg_1912_reg[12]_i_1_n_10\,
      CO(1) => \R_42_reg_1912_reg[12]_i_1_n_11\,
      CO(0) => \R_42_reg_1912_reg[12]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_40_fu_1170_p3__0\(12 downto 9),
      O(3 downto 0) => R_42_fu_1221_p2(12 downto 9),
      S(3) => \R_42_reg_1912[12]_i_2_n_9\,
      S(2) => \R_42_reg_1912[12]_i_3_n_9\,
      S(1) => \R_42_reg_1912[12]_i_4_n_9\,
      S(0) => \R_42_reg_1912[12]_i_5_n_9\
    );
\R_42_reg_1912_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(13),
      Q => R_42_reg_1912(13),
      R => '0'
    );
\R_42_reg_1912_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(14),
      Q => R_42_reg_1912(14),
      R => '0'
    );
\R_42_reg_1912_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(15),
      Q => R_42_reg_1912(15),
      R => '0'
    );
\R_42_reg_1912_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(16),
      Q => R_42_reg_1912(16),
      R => '0'
    );
\R_42_reg_1912_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_42_reg_1912_reg[12]_i_1_n_9\,
      CO(3) => \R_42_reg_1912_reg[16]_i_1_n_9\,
      CO(2) => \R_42_reg_1912_reg[16]_i_1_n_10\,
      CO(1) => \R_42_reg_1912_reg[16]_i_1_n_11\,
      CO(0) => \R_42_reg_1912_reg[16]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => R_42_fu_1221_p2(16 downto 13),
      S(3 downto 0) => \R_40_fu_1170_p3__0\(16 downto 13)
    );
\R_42_reg_1912_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(17),
      Q => R_42_reg_1912(17),
      R => '0'
    );
\R_42_reg_1912_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(18),
      Q => R_42_reg_1912(18),
      R => '0'
    );
\R_42_reg_1912_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(19),
      Q => R_42_reg_1912(19),
      R => '0'
    );
\R_42_reg_1912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(1),
      Q => R_42_reg_1912(1),
      R => '0'
    );
\R_42_reg_1912_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(20),
      Q => R_42_reg_1912(20),
      R => '0'
    );
\R_42_reg_1912_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_42_reg_1912_reg[16]_i_1_n_9\,
      CO(3) => \R_42_reg_1912_reg[20]_i_1_n_9\,
      CO(2) => \R_42_reg_1912_reg[20]_i_1_n_10\,
      CO(1) => \R_42_reg_1912_reg[20]_i_1_n_11\,
      CO(0) => \R_42_reg_1912_reg[20]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => R_42_fu_1221_p2(20 downto 17),
      S(3 downto 0) => \R_40_fu_1170_p3__0\(20 downto 17)
    );
\R_42_reg_1912_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(21),
      Q => R_42_reg_1912(21),
      R => '0'
    );
\R_42_reg_1912_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(22),
      Q => R_42_reg_1912(22),
      R => '0'
    );
\R_42_reg_1912_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(23),
      Q => R_42_reg_1912(23),
      R => '0'
    );
\R_42_reg_1912_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(24),
      Q => R_42_reg_1912(24),
      R => '0'
    );
\R_42_reg_1912_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_42_reg_1912_reg[20]_i_1_n_9\,
      CO(3) => \R_42_reg_1912_reg[24]_i_1_n_9\,
      CO(2) => \R_42_reg_1912_reg[24]_i_1_n_10\,
      CO(1) => \R_42_reg_1912_reg[24]_i_1_n_11\,
      CO(0) => \R_42_reg_1912_reg[24]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => R_42_fu_1221_p2(24 downto 21),
      S(3 downto 0) => \R_40_fu_1170_p3__0\(24 downto 21)
    );
\R_42_reg_1912_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(25),
      Q => R_42_reg_1912(25),
      R => '0'
    );
\R_42_reg_1912_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(26),
      Q => R_42_reg_1912(26),
      R => '0'
    );
\R_42_reg_1912_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(27),
      Q => R_42_reg_1912(27),
      R => '0'
    );
\R_42_reg_1912_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(28),
      Q => R_42_reg_1912(28),
      R => '0'
    );
\R_42_reg_1912_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_42_reg_1912_reg[24]_i_1_n_9\,
      CO(3) => \R_42_reg_1912_reg[28]_i_1_n_9\,
      CO(2) => \R_42_reg_1912_reg[28]_i_1_n_10\,
      CO(1) => \R_42_reg_1912_reg[28]_i_1_n_11\,
      CO(0) => \R_42_reg_1912_reg[28]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => R_42_fu_1221_p2(28 downto 25),
      S(3 downto 0) => \R_40_fu_1170_p3__0\(28 downto 25)
    );
\R_42_reg_1912_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(29),
      Q => R_42_reg_1912(29),
      R => '0'
    );
\R_42_reg_1912_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(2),
      Q => R_42_reg_1912(2),
      R => '0'
    );
\R_42_reg_1912_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(31),
      Q => R_42_reg_1912(31),
      R => '0'
    );
\R_42_reg_1912_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_42_reg_1912_reg[28]_i_1_n_9\,
      CO(3 downto 2) => \NLW_R_42_reg_1912_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \R_42_reg_1912_reg[31]_i_1_n_11\,
      CO(0) => \R_42_reg_1912_reg[31]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_R_42_reg_1912_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2) => R_42_fu_1221_p2(31),
      O(1) => \NLW_R_42_reg_1912_reg[31]_i_1_O_UNCONNECTED\(1),
      O(0) => R_42_fu_1221_p2(29),
      S(3) => '0',
      S(2 downto 0) => \R_40_fu_1170_p3__0\(31 downto 29)
    );
\R_42_reg_1912_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(3),
      Q => R_42_reg_1912(3),
      R => '0'
    );
\R_42_reg_1912_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(4),
      Q => R_42_reg_1912(4),
      R => '0'
    );
\R_42_reg_1912_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \R_42_reg_1912_reg[4]_i_1_n_9\,
      CO(2) => \R_42_reg_1912_reg[4]_i_1_n_10\,
      CO(1) => \R_42_reg_1912_reg[4]_i_1_n_11\,
      CO(0) => \R_42_reg_1912_reg[4]_i_1_n_12\,
      CYINIT => R_40_fu_1170_p3(0),
      DI(3 downto 1) => \R_40_fu_1170_p3__0\(4 downto 2),
      DI(0) => R_40_fu_1170_p3(1),
      O(3 downto 1) => R_42_fu_1221_p2(4 downto 2),
      O(0) => \NLW_R_42_reg_1912_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \R_42_reg_1912[4]_i_3_n_9\,
      S(2) => \R_42_reg_1912[4]_i_4_n_9\,
      S(1) => \R_42_reg_1912[4]_i_5_n_9\,
      S(0) => \R_42_reg_1912[4]_i_6_n_9\
    );
\R_42_reg_1912_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(5),
      Q => R_42_reg_1912(5),
      R => '0'
    );
\R_42_reg_1912_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(6),
      Q => R_42_reg_1912(6),
      R => '0'
    );
\R_42_reg_1912_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(7),
      Q => R_42_reg_1912(7),
      R => '0'
    );
\R_42_reg_1912_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(8),
      Q => R_42_reg_1912(8),
      R => '0'
    );
\R_42_reg_1912_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_42_reg_1912_reg[4]_i_1_n_9\,
      CO(3) => \R_42_reg_1912_reg[8]_i_1_n_9\,
      CO(2) => \R_42_reg_1912_reg[8]_i_1_n_10\,
      CO(1) => \R_42_reg_1912_reg[8]_i_1_n_11\,
      CO(0) => \R_42_reg_1912_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_40_fu_1170_p3__0\(8 downto 5),
      O(3 downto 0) => R_42_fu_1221_p2(8 downto 5),
      S(3) => \R_42_reg_1912[8]_i_2_n_9\,
      S(2) => \R_42_reg_1912[8]_i_3_n_9\,
      S(1) => \R_42_reg_1912[8]_i_4_n_9\,
      S(0) => \R_42_reg_1912[8]_i_5_n_9\
    );
\R_42_reg_1912_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_42_fu_1221_p2(9),
      Q => R_42_reg_1912(9),
      R => '0'
    );
R_53_fu_1454_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => R_53_fu_1454_p2_carry_n_9,
      CO(2) => R_53_fu_1454_p2_carry_n_10,
      CO(1) => R_53_fu_1454_p2_carry_n_11,
      CO(0) => R_53_fu_1454_p2_carry_n_12,
      CYINIT => R_52_fu_1416_p3(0),
      DI(3 downto 2) => \R_52_fu_1416_p3__0\(4 downto 3),
      DI(1) => tmp_52_fu_1398_p3,
      DI(0) => R_52_fu_1416_p3(1),
      O(3 downto 1) => R_53_fu_1454_p20_out(4 downto 2),
      O(0) => R_54_fu_1470_p2(1),
      S(3) => R_53_fu_1454_p2_carry_i_1_n_9,
      S(2) => R_53_fu_1454_p2_carry_i_2_n_9,
      S(1) => R_53_fu_1454_p2_carry_i_3_n_9,
      S(0) => R_53_fu_1454_p2_carry_i_4_n_9
    );
\R_53_fu_1454_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => R_53_fu_1454_p2_carry_n_9,
      CO(3) => \R_53_fu_1454_p2_carry__0_n_9\,
      CO(2) => \R_53_fu_1454_p2_carry__0_n_10\,
      CO(1) => \R_53_fu_1454_p2_carry__0_n_11\,
      CO(0) => \R_53_fu_1454_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_52_fu_1416_p3__0\(8 downto 5),
      O(3 downto 0) => R_53_fu_1454_p20_out(8 downto 5),
      S(3) => \R_53_fu_1454_p2_carry__0_i_1_n_9\,
      S(2) => \R_53_fu_1454_p2_carry__0_i_2_n_9\,
      S(1) => \R_53_fu_1454_p2_carry__0_i_3_n_9\,
      S(0) => \R_53_fu_1454_p2_carry__0_i_4_n_9\
    );
\R_53_fu_1454_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(8),
      I1 => tmpQ_36_fu_1340_p15(7),
      O => \R_53_fu_1454_p2_carry__0_i_1_n_9\
    );
\R_53_fu_1454_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(7),
      I1 => tmpQ_36_fu_1340_p15(6),
      O => \R_53_fu_1454_p2_carry__0_i_2_n_9\
    );
\R_53_fu_1454_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(6),
      I1 => tmpQ_36_fu_1340_p15(5),
      O => \R_53_fu_1454_p2_carry__0_i_3_n_9\
    );
\R_53_fu_1454_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(5),
      I1 => tmpQ_36_fu_1340_p15(4),
      O => \R_53_fu_1454_p2_carry__0_i_4_n_9\
    );
\R_53_fu_1454_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_53_fu_1454_p2_carry__0_n_9\,
      CO(3) => \R_53_fu_1454_p2_carry__1_n_9\,
      CO(2) => \R_53_fu_1454_p2_carry__1_n_10\,
      CO(1) => \R_53_fu_1454_p2_carry__1_n_11\,
      CO(0) => \R_53_fu_1454_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_52_fu_1416_p3__0\(12 downto 9),
      O(3 downto 0) => R_53_fu_1454_p20_out(12 downto 9),
      S(3) => \R_53_fu_1454_p2_carry__1_i_1_n_9\,
      S(2) => \R_53_fu_1454_p2_carry__1_i_2_n_9\,
      S(1) => \R_53_fu_1454_p2_carry__1_i_3_n_9\,
      S(0) => \R_53_fu_1454_p2_carry__1_i_4_n_9\
    );
\R_53_fu_1454_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(12),
      I1 => tmpQ_36_fu_1340_p15(11),
      O => \R_53_fu_1454_p2_carry__1_i_1_n_9\
    );
\R_53_fu_1454_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(11),
      I1 => tmpQ_36_fu_1340_p15(10),
      O => \R_53_fu_1454_p2_carry__1_i_2_n_9\
    );
\R_53_fu_1454_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(10),
      I1 => tmpQ_36_fu_1340_p15(9),
      O => \R_53_fu_1454_p2_carry__1_i_3_n_9\
    );
\R_53_fu_1454_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(9),
      I1 => tmpQ_36_fu_1340_p15(8),
      O => \R_53_fu_1454_p2_carry__1_i_4_n_9\
    );
\R_53_fu_1454_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_53_fu_1454_p2_carry__1_n_9\,
      CO(3) => \R_53_fu_1454_p2_carry__2_n_9\,
      CO(2) => \R_53_fu_1454_p2_carry__2_n_10\,
      CO(1) => \R_53_fu_1454_p2_carry__2_n_11\,
      CO(0) => \R_53_fu_1454_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_52_fu_1416_p3__0\(16 downto 13),
      O(3 downto 0) => R_53_fu_1454_p20_out(16 downto 13),
      S(3) => \R_53_fu_1454_p2_carry__2_i_1_n_9\,
      S(2) => \R_53_fu_1454_p2_carry__2_i_2_n_9\,
      S(1) => \R_53_fu_1454_p2_carry__2_i_3_n_9\,
      S(0) => \R_53_fu_1454_p2_carry__2_i_4_n_9\
    );
\R_53_fu_1454_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(16),
      O => \R_53_fu_1454_p2_carry__2_i_1_n_9\
    );
\R_53_fu_1454_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(15),
      I1 => tmpQ_36_fu_1340_p15(14),
      O => \R_53_fu_1454_p2_carry__2_i_2_n_9\
    );
\R_53_fu_1454_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(14),
      I1 => tmpQ_36_fu_1340_p15(13),
      O => \R_53_fu_1454_p2_carry__2_i_3_n_9\
    );
\R_53_fu_1454_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(13),
      I1 => tmpQ_36_fu_1340_p15(12),
      O => \R_53_fu_1454_p2_carry__2_i_4_n_9\
    );
\R_53_fu_1454_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_53_fu_1454_p2_carry__2_n_9\,
      CO(3) => \R_53_fu_1454_p2_carry__3_n_9\,
      CO(2) => \R_53_fu_1454_p2_carry__3_n_10\,
      CO(1) => \R_53_fu_1454_p2_carry__3_n_11\,
      CO(0) => \R_53_fu_1454_p2_carry__3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_52_fu_1416_p3__0\(20 downto 17),
      O(3 downto 0) => R_53_fu_1454_p20_out(20 downto 17),
      S(3) => \R_53_fu_1454_p2_carry__3_i_1_n_9\,
      S(2) => \R_53_fu_1454_p2_carry__3_i_2_n_9\,
      S(1) => \R_53_fu_1454_p2_carry__3_i_3_n_9\,
      S(0) => \R_53_fu_1454_p2_carry__3_i_4_n_9\
    );
\R_53_fu_1454_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(20),
      O => \R_53_fu_1454_p2_carry__3_i_1_n_9\
    );
\R_53_fu_1454_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(19),
      O => \R_53_fu_1454_p2_carry__3_i_2_n_9\
    );
\R_53_fu_1454_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(18),
      O => \R_53_fu_1454_p2_carry__3_i_3_n_9\
    );
\R_53_fu_1454_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(17),
      O => \R_53_fu_1454_p2_carry__3_i_4_n_9\
    );
\R_53_fu_1454_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_53_fu_1454_p2_carry__3_n_9\,
      CO(3) => \R_53_fu_1454_p2_carry__4_n_9\,
      CO(2) => \R_53_fu_1454_p2_carry__4_n_10\,
      CO(1) => \R_53_fu_1454_p2_carry__4_n_11\,
      CO(0) => \R_53_fu_1454_p2_carry__4_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_52_fu_1416_p3__0\(24 downto 21),
      O(3 downto 0) => R_53_fu_1454_p20_out(24 downto 21),
      S(3) => \R_53_fu_1454_p2_carry__4_i_1_n_9\,
      S(2) => \R_53_fu_1454_p2_carry__4_i_2_n_9\,
      S(1) => \R_53_fu_1454_p2_carry__4_i_3_n_9\,
      S(0) => \R_53_fu_1454_p2_carry__4_i_4_n_9\
    );
\R_53_fu_1454_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(24),
      O => \R_53_fu_1454_p2_carry__4_i_1_n_9\
    );
\R_53_fu_1454_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(23),
      O => \R_53_fu_1454_p2_carry__4_i_2_n_9\
    );
\R_53_fu_1454_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(22),
      O => \R_53_fu_1454_p2_carry__4_i_3_n_9\
    );
\R_53_fu_1454_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(21),
      O => \R_53_fu_1454_p2_carry__4_i_4_n_9\
    );
\R_53_fu_1454_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_53_fu_1454_p2_carry__4_n_9\,
      CO(3) => \R_53_fu_1454_p2_carry__5_n_9\,
      CO(2) => \R_53_fu_1454_p2_carry__5_n_10\,
      CO(1) => \R_53_fu_1454_p2_carry__5_n_11\,
      CO(0) => \R_53_fu_1454_p2_carry__5_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_52_fu_1416_p3__0\(28 downto 25),
      O(3 downto 0) => R_53_fu_1454_p20_out(28 downto 25),
      S(3) => \R_53_fu_1454_p2_carry__5_i_1_n_9\,
      S(2) => \R_53_fu_1454_p2_carry__5_i_2_n_9\,
      S(1) => \R_53_fu_1454_p2_carry__5_i_3_n_9\,
      S(0) => \R_53_fu_1454_p2_carry__5_i_4_n_9\
    );
\R_53_fu_1454_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(28),
      O => \R_53_fu_1454_p2_carry__5_i_1_n_9\
    );
\R_53_fu_1454_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(27),
      O => \R_53_fu_1454_p2_carry__5_i_2_n_9\
    );
\R_53_fu_1454_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(26),
      O => \R_53_fu_1454_p2_carry__5_i_3_n_9\
    );
\R_53_fu_1454_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(25),
      O => \R_53_fu_1454_p2_carry__5_i_4_n_9\
    );
\R_53_fu_1454_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_53_fu_1454_p2_carry__5_n_9\,
      CO(3 downto 2) => \NLW_R_53_fu_1454_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \R_53_fu_1454_p2_carry__6_n_11\,
      CO(0) => \R_53_fu_1454_p2_carry__6_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \R_52_fu_1416_p3__0\(30 downto 29),
      O(3) => \NLW_R_53_fu_1454_p2_carry__6_O_UNCONNECTED\(3),
      O(2) => R_53_fu_1454_p20_out(31),
      O(1) => \NLW_R_53_fu_1454_p2_carry__6_O_UNCONNECTED\(1),
      O(0) => R_53_fu_1454_p20_out(29),
      S(3) => '0',
      S(2) => \R_53_fu_1454_p2_carry__6_i_1_n_9\,
      S(1) => \R_53_fu_1454_p2_carry__6_i_2_n_9\,
      S(0) => \R_53_fu_1454_p2_carry__6_i_3_n_9\
    );
\R_53_fu_1454_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(31),
      O => \R_53_fu_1454_p2_carry__6_i_1_n_9\
    );
\R_53_fu_1454_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(30),
      O => \R_53_fu_1454_p2_carry__6_i_2_n_9\
    );
\R_53_fu_1454_p2_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(29),
      O => \R_53_fu_1454_p2_carry__6_i_3_n_9\
    );
R_53_fu_1454_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(4),
      I1 => tmpQ_36_fu_1340_p15(3),
      O => R_53_fu_1454_p2_carry_i_1_n_9
    );
R_53_fu_1454_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \R_52_fu_1416_p3__0\(3),
      I1 => tmpQ_36_fu_1340_p15(2),
      O => R_53_fu_1454_p2_carry_i_2_n_9
    );
R_53_fu_1454_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(0),
      I1 => tmp_52_fu_1398_p3,
      O => R_53_fu_1454_p2_carry_i_3_n_9
    );
R_53_fu_1454_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_52_fu_1416_p3(1),
      O => R_53_fu_1454_p2_carry_i_4_n_9
    );
\R_53_reg_1954[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_52_fu_1416_p3(0),
      O => R_53_fu_1454_p20_out(0)
    );
\R_53_reg_1954[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_52_fu_1416_p3(0),
      I1 => R_52_fu_1416_p3(1),
      O => \R_53_reg_1954[1]_i_1_n_9\
    );
\R_53_reg_1954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(0),
      Q => R_53_reg_1954(0),
      R => '0'
    );
\R_53_reg_1954_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(10),
      Q => R_53_reg_1954(10),
      R => '0'
    );
\R_53_reg_1954_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(11),
      Q => R_53_reg_1954(11),
      R => '0'
    );
\R_53_reg_1954_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(12),
      Q => R_53_reg_1954(12),
      R => '0'
    );
\R_53_reg_1954_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(13),
      Q => R_53_reg_1954(13),
      R => '0'
    );
\R_53_reg_1954_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(14),
      Q => R_53_reg_1954(14),
      R => '0'
    );
\R_53_reg_1954_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(15),
      Q => R_53_reg_1954(15),
      R => '0'
    );
\R_53_reg_1954_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(16),
      Q => R_53_reg_1954(16),
      R => '0'
    );
\R_53_reg_1954_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(17),
      Q => R_53_reg_1954(17),
      R => '0'
    );
\R_53_reg_1954_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(18),
      Q => R_53_reg_1954(18),
      R => '0'
    );
\R_53_reg_1954_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(19),
      Q => R_53_reg_1954(19),
      R => '0'
    );
\R_53_reg_1954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \R_53_reg_1954[1]_i_1_n_9\,
      Q => R_53_reg_1954(1),
      R => '0'
    );
\R_53_reg_1954_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(20),
      Q => R_53_reg_1954(20),
      R => '0'
    );
\R_53_reg_1954_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(21),
      Q => R_53_reg_1954(21),
      R => '0'
    );
\R_53_reg_1954_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(22),
      Q => R_53_reg_1954(22),
      R => '0'
    );
\R_53_reg_1954_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(23),
      Q => R_53_reg_1954(23),
      R => '0'
    );
\R_53_reg_1954_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(24),
      Q => R_53_reg_1954(24),
      R => '0'
    );
\R_53_reg_1954_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(25),
      Q => R_53_reg_1954(25),
      R => '0'
    );
\R_53_reg_1954_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(26),
      Q => R_53_reg_1954(26),
      R => '0'
    );
\R_53_reg_1954_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(27),
      Q => R_53_reg_1954(27),
      R => '0'
    );
\R_53_reg_1954_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(28),
      Q => R_53_reg_1954(28),
      R => '0'
    );
\R_53_reg_1954_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(29),
      Q => R_53_reg_1954(29),
      R => '0'
    );
\R_53_reg_1954_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(2),
      Q => R_53_reg_1954(2),
      R => '0'
    );
\R_53_reg_1954_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(31),
      Q => R_53_reg_1954(31),
      R => '0'
    );
\R_53_reg_1954_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(3),
      Q => R_53_reg_1954(3),
      R => '0'
    );
\R_53_reg_1954_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(4),
      Q => R_53_reg_1954(4),
      R => '0'
    );
\R_53_reg_1954_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(5),
      Q => R_53_reg_1954(5),
      R => '0'
    );
\R_53_reg_1954_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(6),
      Q => R_53_reg_1954(6),
      R => '0'
    );
\R_53_reg_1954_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(7),
      Q => R_53_reg_1954(7),
      R => '0'
    );
\R_53_reg_1954_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(8),
      Q => R_53_reg_1954(8),
      R => '0'
    );
\R_53_reg_1954_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_53_fu_1454_p20_out(9),
      Q => R_53_reg_1954(9),
      R => '0'
    );
\R_54_reg_1959[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(11),
      I1 => \R_52_fu_1416_p3__0\(12),
      O => \R_54_reg_1959[12]_i_2_n_9\
    );
\R_54_reg_1959[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(10),
      I1 => \R_52_fu_1416_p3__0\(11),
      O => \R_54_reg_1959[12]_i_3_n_9\
    );
\R_54_reg_1959[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(9),
      I1 => \R_52_fu_1416_p3__0\(10),
      O => \R_54_reg_1959[12]_i_4_n_9\
    );
\R_54_reg_1959[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(8),
      I1 => \R_52_fu_1416_p3__0\(9),
      O => \R_54_reg_1959[12]_i_5_n_9\
    );
\R_54_reg_1959[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(14),
      I1 => \R_52_fu_1416_p3__0\(15),
      O => \R_54_reg_1959[16]_i_2_n_9\
    );
\R_54_reg_1959[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(13),
      I1 => \R_52_fu_1416_p3__0\(14),
      O => \R_54_reg_1959[16]_i_3_n_9\
    );
\R_54_reg_1959[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(12),
      I1 => \R_52_fu_1416_p3__0\(13),
      O => \R_54_reg_1959[16]_i_4_n_9\
    );
\R_54_reg_1959[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_48_fu_1334_p3(0),
      O => \R_52_fu_1416_p3__0\(2)
    );
\R_54_reg_1959[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(3),
      I1 => \R_52_fu_1416_p3__0\(4),
      O => \R_54_reg_1959[4]_i_3_n_9\
    );
\R_54_reg_1959[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(2),
      I1 => \R_52_fu_1416_p3__0\(3),
      O => \R_54_reg_1959[4]_i_4_n_9\
    );
\R_54_reg_1959[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_52_fu_1398_p3,
      I1 => R_48_fu_1334_p3(0),
      O => \R_54_reg_1959[4]_i_5_n_9\
    );
\R_54_reg_1959[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_52_fu_1416_p3(1),
      O => \R_54_reg_1959[4]_i_6_n_9\
    );
\R_54_reg_1959[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(7),
      I1 => \R_52_fu_1416_p3__0\(8),
      O => \R_54_reg_1959[8]_i_2_n_9\
    );
\R_54_reg_1959[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(6),
      I1 => \R_52_fu_1416_p3__0\(7),
      O => \R_54_reg_1959[8]_i_3_n_9\
    );
\R_54_reg_1959[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(5),
      I1 => \R_52_fu_1416_p3__0\(6),
      O => \R_54_reg_1959[8]_i_4_n_9\
    );
\R_54_reg_1959[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(4),
      I1 => \R_52_fu_1416_p3__0\(5),
      O => \R_54_reg_1959[8]_i_5_n_9\
    );
\R_54_reg_1959_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(10),
      Q => R_54_reg_1959(10),
      R => '0'
    );
\R_54_reg_1959_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(11),
      Q => R_54_reg_1959(11),
      R => '0'
    );
\R_54_reg_1959_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(12),
      Q => R_54_reg_1959(12),
      R => '0'
    );
\R_54_reg_1959_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_54_reg_1959_reg[8]_i_1_n_9\,
      CO(3) => \R_54_reg_1959_reg[12]_i_1_n_9\,
      CO(2) => \R_54_reg_1959_reg[12]_i_1_n_10\,
      CO(1) => \R_54_reg_1959_reg[12]_i_1_n_11\,
      CO(0) => \R_54_reg_1959_reg[12]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_52_fu_1416_p3__0\(12 downto 9),
      O(3 downto 0) => R_54_fu_1470_p2(12 downto 9),
      S(3) => \R_54_reg_1959[12]_i_2_n_9\,
      S(2) => \R_54_reg_1959[12]_i_3_n_9\,
      S(1) => \R_54_reg_1959[12]_i_4_n_9\,
      S(0) => \R_54_reg_1959[12]_i_5_n_9\
    );
\R_54_reg_1959_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(13),
      Q => R_54_reg_1959(13),
      R => '0'
    );
\R_54_reg_1959_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(14),
      Q => R_54_reg_1959(14),
      R => '0'
    );
\R_54_reg_1959_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(15),
      Q => R_54_reg_1959(15),
      R => '0'
    );
\R_54_reg_1959_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(16),
      Q => R_54_reg_1959(16),
      R => '0'
    );
\R_54_reg_1959_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_54_reg_1959_reg[12]_i_1_n_9\,
      CO(3) => \R_54_reg_1959_reg[16]_i_1_n_9\,
      CO(2) => \R_54_reg_1959_reg[16]_i_1_n_10\,
      CO(1) => \R_54_reg_1959_reg[16]_i_1_n_11\,
      CO(0) => \R_54_reg_1959_reg[16]_i_1_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \R_52_fu_1416_p3__0\(15 downto 13),
      O(3 downto 0) => R_54_fu_1470_p2(16 downto 13),
      S(3) => \R_52_fu_1416_p3__0\(16),
      S(2) => \R_54_reg_1959[16]_i_2_n_9\,
      S(1) => \R_54_reg_1959[16]_i_3_n_9\,
      S(0) => \R_54_reg_1959[16]_i_4_n_9\
    );
\R_54_reg_1959_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(17),
      Q => R_54_reg_1959(17),
      R => '0'
    );
\R_54_reg_1959_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(18),
      Q => R_54_reg_1959(18),
      R => '0'
    );
\R_54_reg_1959_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(19),
      Q => R_54_reg_1959(19),
      R => '0'
    );
\R_54_reg_1959_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(1),
      Q => R_54_reg_1959(1),
      R => '0'
    );
\R_54_reg_1959_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(20),
      Q => R_54_reg_1959(20),
      R => '0'
    );
\R_54_reg_1959_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_54_reg_1959_reg[16]_i_1_n_9\,
      CO(3) => \R_54_reg_1959_reg[20]_i_1_n_9\,
      CO(2) => \R_54_reg_1959_reg[20]_i_1_n_10\,
      CO(1) => \R_54_reg_1959_reg[20]_i_1_n_11\,
      CO(0) => \R_54_reg_1959_reg[20]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => R_54_fu_1470_p2(20 downto 17),
      S(3 downto 0) => \R_52_fu_1416_p3__0\(20 downto 17)
    );
\R_54_reg_1959_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(21),
      Q => R_54_reg_1959(21),
      R => '0'
    );
\R_54_reg_1959_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(22),
      Q => R_54_reg_1959(22),
      R => '0'
    );
\R_54_reg_1959_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(23),
      Q => R_54_reg_1959(23),
      R => '0'
    );
\R_54_reg_1959_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(24),
      Q => R_54_reg_1959(24),
      R => '0'
    );
\R_54_reg_1959_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_54_reg_1959_reg[20]_i_1_n_9\,
      CO(3) => \R_54_reg_1959_reg[24]_i_1_n_9\,
      CO(2) => \R_54_reg_1959_reg[24]_i_1_n_10\,
      CO(1) => \R_54_reg_1959_reg[24]_i_1_n_11\,
      CO(0) => \R_54_reg_1959_reg[24]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => R_54_fu_1470_p2(24 downto 21),
      S(3 downto 0) => \R_52_fu_1416_p3__0\(24 downto 21)
    );
\R_54_reg_1959_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(25),
      Q => R_54_reg_1959(25),
      R => '0'
    );
\R_54_reg_1959_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(26),
      Q => R_54_reg_1959(26),
      R => '0'
    );
\R_54_reg_1959_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(27),
      Q => R_54_reg_1959(27),
      R => '0'
    );
\R_54_reg_1959_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(28),
      Q => R_54_reg_1959(28),
      R => '0'
    );
\R_54_reg_1959_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_54_reg_1959_reg[24]_i_1_n_9\,
      CO(3) => \R_54_reg_1959_reg[28]_i_1_n_9\,
      CO(2) => \R_54_reg_1959_reg[28]_i_1_n_10\,
      CO(1) => \R_54_reg_1959_reg[28]_i_1_n_11\,
      CO(0) => \R_54_reg_1959_reg[28]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => R_54_fu_1470_p2(28 downto 25),
      S(3 downto 0) => \R_52_fu_1416_p3__0\(28 downto 25)
    );
\R_54_reg_1959_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(29),
      Q => R_54_reg_1959(29),
      R => '0'
    );
\R_54_reg_1959_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(2),
      Q => R_54_reg_1959(2),
      R => '0'
    );
\R_54_reg_1959_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(31),
      Q => R_54_reg_1959(31),
      R => '0'
    );
\R_54_reg_1959_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_54_reg_1959_reg[28]_i_1_n_9\,
      CO(3 downto 2) => \NLW_R_54_reg_1959_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \R_54_reg_1959_reg[31]_i_1_n_11\,
      CO(0) => \R_54_reg_1959_reg[31]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_R_54_reg_1959_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2) => R_54_fu_1470_p2(31),
      O(1) => \NLW_R_54_reg_1959_reg[31]_i_1_O_UNCONNECTED\(1),
      O(0) => R_54_fu_1470_p2(29),
      S(3) => '0',
      S(2 downto 0) => \R_52_fu_1416_p3__0\(31 downto 29)
    );
\R_54_reg_1959_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(3),
      Q => R_54_reg_1959(3),
      R => '0'
    );
\R_54_reg_1959_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(4),
      Q => R_54_reg_1959(4),
      R => '0'
    );
\R_54_reg_1959_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \R_54_reg_1959_reg[4]_i_1_n_9\,
      CO(2) => \R_54_reg_1959_reg[4]_i_1_n_10\,
      CO(1) => \R_54_reg_1959_reg[4]_i_1_n_11\,
      CO(0) => \R_54_reg_1959_reg[4]_i_1_n_12\,
      CYINIT => R_52_fu_1416_p3(0),
      DI(3 downto 1) => \R_52_fu_1416_p3__0\(4 downto 2),
      DI(0) => R_52_fu_1416_p3(1),
      O(3 downto 1) => R_54_fu_1470_p2(4 downto 2),
      O(0) => \NLW_R_54_reg_1959_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \R_54_reg_1959[4]_i_3_n_9\,
      S(2) => \R_54_reg_1959[4]_i_4_n_9\,
      S(1) => \R_54_reg_1959[4]_i_5_n_9\,
      S(0) => \R_54_reg_1959[4]_i_6_n_9\
    );
\R_54_reg_1959_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(5),
      Q => R_54_reg_1959(5),
      R => '0'
    );
\R_54_reg_1959_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(6),
      Q => R_54_reg_1959(6),
      R => '0'
    );
\R_54_reg_1959_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(7),
      Q => R_54_reg_1959(7),
      R => '0'
    );
\R_54_reg_1959_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(8),
      Q => R_54_reg_1959(8),
      R => '0'
    );
\R_54_reg_1959_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_54_reg_1959_reg[4]_i_1_n_9\,
      CO(3) => \R_54_reg_1959_reg[8]_i_1_n_9\,
      CO(2) => \R_54_reg_1959_reg[8]_i_1_n_10\,
      CO(1) => \R_54_reg_1959_reg[8]_i_1_n_11\,
      CO(0) => \R_54_reg_1959_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_52_fu_1416_p3__0\(8 downto 5),
      O(3 downto 0) => R_54_fu_1470_p2(8 downto 5),
      S(3) => \R_54_reg_1959[8]_i_2_n_9\,
      S(2) => \R_54_reg_1959[8]_i_3_n_9\,
      S(1) => \R_54_reg_1959[8]_i_4_n_9\,
      S(0) => \R_54_reg_1959[8]_i_5_n_9\
    );
\R_54_reg_1959_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_54_fu_1470_p2(9),
      Q => R_54_reg_1959(9),
      R => '0'
    );
R_57_fu_1538_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => R_57_fu_1538_p2_carry_n_9,
      CO(2) => R_57_fu_1538_p2_carry_n_10,
      CO(1) => R_57_fu_1538_p2_carry_n_11,
      CO(0) => R_57_fu_1538_p2_carry_n_12,
      CYINIT => R_56_fu_1499_p3(0),
      DI(3 downto 2) => \R_56_fu_1499_p3__0\(4 downto 3),
      DI(1) => R_57_fu_1538_p2_carry_i_3_n_9,
      DI(0) => R_56_fu_1499_p3(1),
      O(3 downto 0) => NLW_R_57_fu_1538_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => R_57_fu_1538_p2_carry_i_4_n_9,
      S(2) => R_57_fu_1538_p2_carry_i_5_n_9,
      S(1) => R_57_fu_1538_p2_carry_i_6_n_9,
      S(0) => R_57_fu_1538_p2_carry_i_7_n_9
    );
\R_57_fu_1538_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => R_57_fu_1538_p2_carry_n_9,
      CO(3) => \R_57_fu_1538_p2_carry__0_n_9\,
      CO(2) => \R_57_fu_1538_p2_carry__0_n_10\,
      CO(1) => \R_57_fu_1538_p2_carry__0_n_11\,
      CO(0) => \R_57_fu_1538_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_56_fu_1499_p3__0\(8 downto 5),
      O(3 downto 0) => \NLW_R_57_fu_1538_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_57_fu_1538_p2_carry__0_i_5_n_9\,
      S(2) => \R_57_fu_1538_p2_carry__0_i_6_n_9\,
      S(1) => \R_57_fu_1538_p2_carry__0_i_7_n_9\,
      S(0) => \R_57_fu_1538_p2_carry__0_i_8_n_9\
    );
\R_57_fu_1538_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(6),
      I1 => R_53_reg_1954(6),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(8)
    );
\R_57_fu_1538_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(5),
      I1 => R_53_reg_1954(5),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(7)
    );
\R_57_fu_1538_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(4),
      I1 => R_53_reg_1954(4),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(6)
    );
\R_57_fu_1538_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(3),
      I1 => R_53_reg_1954(3),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(5)
    );
\R_57_fu_1538_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(6),
      I2 => R_54_reg_1959(6),
      I3 => Q_fu_1590_p17(7),
      O => \R_57_fu_1538_p2_carry__0_i_5_n_9\
    );
\R_57_fu_1538_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(5),
      I2 => R_54_reg_1959(5),
      I3 => Q_fu_1590_p17(6),
      O => \R_57_fu_1538_p2_carry__0_i_6_n_9\
    );
\R_57_fu_1538_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(4),
      I2 => R_54_reg_1959(4),
      I3 => Q_fu_1590_p17(5),
      O => \R_57_fu_1538_p2_carry__0_i_7_n_9\
    );
\R_57_fu_1538_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(3),
      I2 => R_54_reg_1959(3),
      I3 => Q_fu_1590_p17(4),
      O => \R_57_fu_1538_p2_carry__0_i_8_n_9\
    );
\R_57_fu_1538_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_57_fu_1538_p2_carry__0_n_9\,
      CO(3) => \R_57_fu_1538_p2_carry__1_n_9\,
      CO(2) => \R_57_fu_1538_p2_carry__1_n_10\,
      CO(1) => \R_57_fu_1538_p2_carry__1_n_11\,
      CO(0) => \R_57_fu_1538_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_56_fu_1499_p3__0\(12 downto 9),
      O(3 downto 0) => \NLW_R_57_fu_1538_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_57_fu_1538_p2_carry__1_i_5_n_9\,
      S(2) => \R_57_fu_1538_p2_carry__1_i_6_n_9\,
      S(1) => \R_57_fu_1538_p2_carry__1_i_7_n_9\,
      S(0) => \R_57_fu_1538_p2_carry__1_i_8_n_9\
    );
\R_57_fu_1538_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(10),
      I1 => R_53_reg_1954(10),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(12)
    );
\R_57_fu_1538_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(9),
      I1 => R_53_reg_1954(9),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(11)
    );
\R_57_fu_1538_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(8),
      I1 => R_53_reg_1954(8),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(10)
    );
\R_57_fu_1538_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(7),
      I1 => R_53_reg_1954(7),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(9)
    );
\R_57_fu_1538_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(10),
      I2 => R_54_reg_1959(10),
      I3 => Q_fu_1590_p17(11),
      O => \R_57_fu_1538_p2_carry__1_i_5_n_9\
    );
\R_57_fu_1538_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(9),
      I2 => R_54_reg_1959(9),
      I3 => Q_fu_1590_p17(10),
      O => \R_57_fu_1538_p2_carry__1_i_6_n_9\
    );
\R_57_fu_1538_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(8),
      I2 => R_54_reg_1959(8),
      I3 => Q_fu_1590_p17(9),
      O => \R_57_fu_1538_p2_carry__1_i_7_n_9\
    );
\R_57_fu_1538_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(7),
      I2 => R_54_reg_1959(7),
      I3 => Q_fu_1590_p17(8),
      O => \R_57_fu_1538_p2_carry__1_i_8_n_9\
    );
\R_57_fu_1538_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_57_fu_1538_p2_carry__1_n_9\,
      CO(3) => \R_57_fu_1538_p2_carry__2_n_9\,
      CO(2) => \R_57_fu_1538_p2_carry__2_n_10\,
      CO(1) => \R_57_fu_1538_p2_carry__2_n_11\,
      CO(0) => \R_57_fu_1538_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \R_56_fu_1499_p3__0\(16 downto 13),
      O(3 downto 0) => \NLW_R_57_fu_1538_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_57_fu_1538_p2_carry__2_i_5_n_9\,
      S(2) => \R_57_fu_1538_p2_carry__2_i_6_n_9\,
      S(1) => \R_57_fu_1538_p2_carry__2_i_7_n_9\,
      S(0) => \R_57_fu_1538_p2_carry__2_i_8_n_9\
    );
\R_57_fu_1538_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(14),
      I1 => R_53_reg_1954(14),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(16)
    );
\R_57_fu_1538_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(13),
      I1 => R_53_reg_1954(13),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(15)
    );
\R_57_fu_1538_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(12),
      I1 => R_53_reg_1954(12),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(14)
    );
\R_57_fu_1538_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(11),
      I1 => R_53_reg_1954(11),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(13)
    );
\R_57_fu_1538_p2_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(14),
      I2 => R_54_reg_1959(14),
      I3 => Q_fu_1590_p17(15),
      O => \R_57_fu_1538_p2_carry__2_i_5_n_9\
    );
\R_57_fu_1538_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(13),
      I2 => R_54_reg_1959(13),
      I3 => Q_fu_1590_p17(14),
      O => \R_57_fu_1538_p2_carry__2_i_6_n_9\
    );
\R_57_fu_1538_p2_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(12),
      I2 => R_54_reg_1959(12),
      I3 => Q_fu_1590_p17(13),
      O => \R_57_fu_1538_p2_carry__2_i_7_n_9\
    );
\R_57_fu_1538_p2_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(11),
      I2 => R_54_reg_1959(11),
      I3 => Q_fu_1590_p17(12),
      O => \R_57_fu_1538_p2_carry__2_i_8_n_9\
    );
\R_57_fu_1538_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_57_fu_1538_p2_carry__2_n_9\,
      CO(3) => \R_57_fu_1538_p2_carry__3_n_9\,
      CO(2) => \R_57_fu_1538_p2_carry__3_n_10\,
      CO(1) => \R_57_fu_1538_p2_carry__3_n_11\,
      CO(0) => \R_57_fu_1538_p2_carry__3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_R_57_fu_1538_p2_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_57_fu_1538_p2_carry__3_i_1_n_9\,
      S(2) => \R_57_fu_1538_p2_carry__3_i_2_n_9\,
      S(1) => \R_57_fu_1538_p2_carry__3_i_3_n_9\,
      S(0) => \R_57_fu_1538_p2_carry__3_i_4_n_9\
    );
\R_57_fu_1538_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(18),
      I2 => R_54_reg_1959(18),
      O => \R_57_fu_1538_p2_carry__3_i_1_n_9\
    );
\R_57_fu_1538_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(17),
      I2 => R_54_reg_1959(17),
      O => \R_57_fu_1538_p2_carry__3_i_2_n_9\
    );
\R_57_fu_1538_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(16),
      I2 => R_54_reg_1959(16),
      O => \R_57_fu_1538_p2_carry__3_i_3_n_9\
    );
\R_57_fu_1538_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(15),
      I2 => R_54_reg_1959(15),
      O => \R_57_fu_1538_p2_carry__3_i_4_n_9\
    );
\R_57_fu_1538_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_57_fu_1538_p2_carry__3_n_9\,
      CO(3) => \R_57_fu_1538_p2_carry__4_n_9\,
      CO(2) => \R_57_fu_1538_p2_carry__4_n_10\,
      CO(1) => \R_57_fu_1538_p2_carry__4_n_11\,
      CO(0) => \R_57_fu_1538_p2_carry__4_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_R_57_fu_1538_p2_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_57_fu_1538_p2_carry__4_i_1_n_9\,
      S(2) => \R_57_fu_1538_p2_carry__4_i_2_n_9\,
      S(1) => \R_57_fu_1538_p2_carry__4_i_3_n_9\,
      S(0) => \R_57_fu_1538_p2_carry__4_i_4_n_9\
    );
\R_57_fu_1538_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(22),
      I2 => R_54_reg_1959(22),
      O => \R_57_fu_1538_p2_carry__4_i_1_n_9\
    );
\R_57_fu_1538_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(21),
      I2 => R_54_reg_1959(21),
      O => \R_57_fu_1538_p2_carry__4_i_2_n_9\
    );
\R_57_fu_1538_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(20),
      I2 => R_54_reg_1959(20),
      O => \R_57_fu_1538_p2_carry__4_i_3_n_9\
    );
\R_57_fu_1538_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(19),
      I2 => R_54_reg_1959(19),
      O => \R_57_fu_1538_p2_carry__4_i_4_n_9\
    );
\R_57_fu_1538_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_57_fu_1538_p2_carry__4_n_9\,
      CO(3) => \R_57_fu_1538_p2_carry__5_n_9\,
      CO(2) => \R_57_fu_1538_p2_carry__5_n_10\,
      CO(1) => \R_57_fu_1538_p2_carry__5_n_11\,
      CO(0) => \R_57_fu_1538_p2_carry__5_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_R_57_fu_1538_p2_carry__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_57_fu_1538_p2_carry__5_i_1_n_9\,
      S(2) => \R_57_fu_1538_p2_carry__5_i_2_n_9\,
      S(1) => \R_57_fu_1538_p2_carry__5_i_3_n_9\,
      S(0) => \R_57_fu_1538_p2_carry__5_i_4_n_9\
    );
\R_57_fu_1538_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(26),
      I2 => R_54_reg_1959(26),
      O => \R_57_fu_1538_p2_carry__5_i_1_n_9\
    );
\R_57_fu_1538_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(25),
      I2 => R_54_reg_1959(25),
      O => \R_57_fu_1538_p2_carry__5_i_2_n_9\
    );
\R_57_fu_1538_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(24),
      I2 => R_54_reg_1959(24),
      O => \R_57_fu_1538_p2_carry__5_i_3_n_9\
    );
\R_57_fu_1538_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(23),
      I2 => R_54_reg_1959(23),
      O => \R_57_fu_1538_p2_carry__5_i_4_n_9\
    );
\R_57_fu_1538_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_57_fu_1538_p2_carry__5_n_9\,
      CO(3 downto 2) => \NLW_R_57_fu_1538_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \R_57_fu_1538_p2_carry__6_n_11\,
      CO(0) => \R_57_fu_1538_p2_carry__6_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3) => \NLW_R_57_fu_1538_p2_carry__6_O_UNCONNECTED\(3),
      O(2) => R_57_fu_1538_p22_out(31),
      O(1 downto 0) => \NLW_R_57_fu_1538_p2_carry__6_O_UNCONNECTED\(1 downto 0),
      S(3) => '0',
      S(2) => \R_57_fu_1538_p2_carry__6_i_1_n_9\,
      S(1) => \R_57_fu_1538_p2_carry__6_i_2_n_9\,
      S(0) => \R_57_fu_1538_p2_carry__6_i_3_n_9\
    );
\R_57_fu_1538_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(29),
      I2 => R_54_reg_1959(29),
      O => \R_57_fu_1538_p2_carry__6_i_1_n_9\
    );
\R_57_fu_1538_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(28),
      I2 => R_54_reg_1959(28),
      O => \R_57_fu_1538_p2_carry__6_i_2_n_9\
    );
\R_57_fu_1538_p2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(27),
      I2 => R_54_reg_1959(27),
      O => \R_57_fu_1538_p2_carry__6_i_3_n_9\
    );
R_57_fu_1538_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(2),
      I1 => R_53_reg_1954(2),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(4)
    );
R_57_fu_1538_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(1),
      I1 => R_53_reg_1954(1),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(3)
    );
R_57_fu_1538_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => R_53_reg_1954(0),
      O => R_57_fu_1538_p2_carry_i_3_n_9
    );
R_57_fu_1538_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(2),
      I2 => R_54_reg_1959(2),
      I3 => Q_fu_1590_p17(3),
      O => R_57_fu_1538_p2_carry_i_4_n_9
    );
R_57_fu_1538_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(1),
      I2 => R_54_reg_1959(1),
      I3 => Q_fu_1590_p17(2),
      O => R_57_fu_1538_p2_carry_i_5_n_9
    );
R_57_fu_1538_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => R_53_reg_1954(0),
      I1 => tmp_52_reg_1943,
      I2 => R_53_reg_1954(31),
      I3 => R_54_reg_1959(31),
      O => R_57_fu_1538_p2_carry_i_6_n_9
    );
R_57_fu_1538_p2_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_56_fu_1499_p3(1),
      O => R_57_fu_1538_p2_carry_i_7_n_9
    );
\_inferred__15/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__15/i__carry_n_9\,
      CO(2) => \_inferred__15/i__carry_n_10\,
      CO(1) => \_inferred__15/i__carry_n_11\,
      CO(0) => \_inferred__15/i__carry_n_12\,
      CYINIT => tmpQ_15_fu_791_p8(2),
      DI(3 downto 0) => sext_ln3367_5_fu_787_p1(3 downto 0),
      O(3) => \_inferred__15/i__carry_n_13\,
      O(2) => \_inferred__15/i__carry_n_14\,
      O(1) => \_inferred__15/i__carry_n_15\,
      O(0) => \_inferred__15/i__carry_n_16\,
      S(3) => \i__carry_i_1__1_n_9\,
      S(2) => sext_ln3367_5_fu_787_p1(2),
      S(1) => \i__carry_i_2__1_n_9\,
      S(0) => \i__carry_i_3__1_n_9\
    );
\_inferred__15/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__15/i__carry_n_9\,
      CO(3) => \_inferred__15/i__carry__0_n_9\,
      CO(2) => \_inferred__15/i__carry__0_n_10\,
      CO(1) => \_inferred__15/i__carry__0_n_11\,
      CO(0) => \_inferred__15/i__carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln3367_5_fu_787_p1(7 downto 4),
      O(3) => \_inferred__15/i__carry__0_n_13\,
      O(2) => \_inferred__15/i__carry__0_n_14\,
      O(1) => \_inferred__15/i__carry__0_n_15\,
      O(0) => \_inferred__15/i__carry__0_n_16\,
      S(3) => \i__carry__0_i_1_n_9\,
      S(2) => \i__carry__0_i_2_n_9\,
      S(1) => \i__carry__0_i_3__0_n_9\,
      S(0) => \i__carry__0_i_4__0_n_9\
    );
\_inferred__15/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__15/i__carry__0_n_9\,
      CO(3) => \_inferred__15/i__carry__1_n_9\,
      CO(2) => \_inferred__15/i__carry__1_n_10\,
      CO(1) => \_inferred__15/i__carry__1_n_11\,
      CO(0) => \_inferred__15/i__carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => sext_ln3367_5_fu_787_p1(10 downto 9),
      DI(1) => tmp_36_reg_1794,
      DI(0) => sext_ln3367_5_fu_787_p1(8),
      O(3) => \_inferred__15/i__carry__1_n_13\,
      O(2) => \_inferred__15/i__carry__1_n_14\,
      O(1) => \_inferred__15/i__carry__1_n_15\,
      O(0) => \_inferred__15/i__carry__1_n_16\,
      S(3) => \i__carry__1_i_1__2_n_9\,
      S(2) => \i__carry__1_i_2__4_n_9\,
      S(1) => \i__carry__1_i_3__4_n_9\,
      S(0) => \i__carry__1_i_4__5_n_9\
    );
\_inferred__15/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__15/i__carry__1_n_9\,
      CO(3) => \_inferred__15/i__carry__2_n_9\,
      CO(2) => \_inferred__15/i__carry__2_n_10\,
      CO(1) => \_inferred__15/i__carry__2_n_11\,
      CO(0) => \_inferred__15/i__carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln3367_5_fu_787_p1(14 downto 11),
      O(3) => \_inferred__15/i__carry__2_n_13\,
      O(2) => \_inferred__15/i__carry__2_n_14\,
      O(1) => \_inferred__15/i__carry__2_n_15\,
      O(0) => \_inferred__15/i__carry__2_n_16\,
      S(3) => \i__carry__2_i_1__0_n_9\,
      S(2) => \i__carry__2_i_2__0_n_9\,
      S(1) => \i__carry__2_i_3__1_n_9\,
      S(0) => \i__carry__2_i_4__1_n_9\
    );
\_inferred__15/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__15/i__carry__2_n_9\,
      CO(3) => xor_ln3372_5_fu_851_p2,
      CO(2) => \_inferred__15/i__carry__3_n_10\,
      CO(1) => \_inferred__15/i__carry__3_n_11\,
      CO(0) => \_inferred__15/i__carry__3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln3367_5_fu_787_p1(18 downto 15),
      O(3) => \_inferred__15/i__carry__3_n_13\,
      O(2) => \_inferred__15/i__carry__3_n_14\,
      O(1) => \_inferred__15/i__carry__3_n_15\,
      O(0) => \_inferred__15/i__carry__3_n_16\,
      S(3) => \i__carry__3_i_1_n_9\,
      S(2) => \i__carry__3_i_2_n_9\,
      S(1) => \i__carry__3_i_3_n_9\,
      S(0) => \i__carry__3_i_4_n_9\
    );
\_inferred__15/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => xor_ln3372_5_fu_851_p2,
      CO(3 downto 0) => \NLW__inferred__15/i__carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW__inferred__15/i__carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_38_fu_843_p3,
      S(3 downto 0) => B"0001"
    );
\_inferred__18/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__18/i__carry_n_9\,
      CO(2) => \_inferred__18/i__carry_n_10\,
      CO(1) => \_inferred__18/i__carry_n_11\,
      CO(0) => \_inferred__18/i__carry_n_12\,
      CYINIT => \i__carry_i_1__2_n_9\,
      DI(3 downto 0) => sext_ln3367_6_fu_863_p1(3 downto 0),
      O(3 downto 0) => R_27_fu_912_p3(3 downto 0),
      S(3) => \i__carry_i_2__2_n_9\,
      S(2) => \i__carry_i_3__2_n_9\,
      S(1) => \i__carry_i_4__1_n_9\,
      S(0) => \i__carry_i_5__1_n_9\
    );
\_inferred__18/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__18/i__carry_n_9\,
      CO(3) => \_inferred__18/i__carry__0_n_9\,
      CO(2) => \_inferred__18/i__carry__0_n_10\,
      CO(1) => \_inferred__18/i__carry__0_n_11\,
      CO(0) => \_inferred__18/i__carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln3367_6_fu_863_p1(7 downto 4),
      O(3 downto 0) => R_27_fu_912_p3(7 downto 4),
      S(3) => \i__carry__0_i_1__0_n_9\,
      S(2) => \i__carry__0_i_2__0_n_9\,
      S(1) => \i__carry__0_i_3__1_n_9\,
      S(0) => \i__carry__0_i_4__1_n_9\
    );
\_inferred__18/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__18/i__carry__0_n_9\,
      CO(3) => \_inferred__18/i__carry__1_n_9\,
      CO(2) => \_inferred__18/i__carry__1_n_10\,
      CO(1) => \_inferred__18/i__carry__1_n_11\,
      CO(0) => \_inferred__18/i__carry__1_n_12\,
      CYINIT => '0',
      DI(3) => sext_ln3367_6_fu_863_p1(10),
      DI(2) => sext_ln3367_6_fu_863_p1(22),
      DI(1 downto 0) => sext_ln3367_6_fu_863_p1(9 downto 8),
      O(3 downto 0) => R_27_fu_912_p3(11 downto 8),
      S(3) => \i__carry__1_i_1__3_n_9\,
      S(2) => \i__carry__1_i_2__5_n_9\,
      S(1) => \i__carry__1_i_3__5_n_9\,
      S(0) => \i__carry__1_i_4_n_9\
    );
\_inferred__18/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__18/i__carry__1_n_9\,
      CO(3) => \_inferred__18/i__carry__2_n_9\,
      CO(2) => \_inferred__18/i__carry__2_n_10\,
      CO(1) => \_inferred__18/i__carry__2_n_11\,
      CO(0) => \_inferred__18/i__carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln3367_6_fu_863_p1(14 downto 11),
      O(3 downto 0) => R_27_fu_912_p3(15 downto 12),
      S(3) => \i__carry__2_i_1__1_n_9\,
      S(2) => \i__carry__2_i_2__1_n_9\,
      S(1) => \i__carry__2_i_3__2_n_9\,
      S(0) => \i__carry__2_i_4__2_n_9\
    );
\_inferred__18/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__18/i__carry__2_n_9\,
      CO(3) => \_inferred__18/i__carry__3_n_9\,
      CO(2) => \_inferred__18/i__carry__3_n_10\,
      CO(1) => \_inferred__18/i__carry__3_n_11\,
      CO(0) => \_inferred__18/i__carry__3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln3367_6_fu_863_p1(18 downto 15),
      O(3 downto 0) => R_27_fu_912_p3(19 downto 16),
      S(3) => \i__carry__3_i_1__0_n_9\,
      S(2) => \i__carry__3_i_2__0_n_9\,
      S(1) => \i__carry__3_i_3__0_n_9\,
      S(0) => \i__carry__3_i_4__0_n_9\
    );
\_inferred__18/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__18/i__carry__3_n_9\,
      CO(3) => xor_ln3372_6_fu_927_p2,
      CO(2) => \NLW__inferred__18/i__carry__4_CO_UNCONNECTED\(2),
      CO(1) => \_inferred__18/i__carry__4_n_11\,
      CO(0) => \_inferred__18/i__carry__4_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sext_ln3367_6_fu_863_p1(21 downto 19),
      O(3) => \NLW__inferred__18/i__carry__4_O_UNCONNECTED\(3),
      O(2 downto 0) => R_27_fu_912_p3(22 downto 20),
      S(3) => '1',
      S(2) => \i__carry__4_i_1_n_9\,
      S(1) => \i__carry__4_i_2_n_9\,
      S(0) => \i__carry__4_i_3_n_9\
    );
\_inferred__24/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__24/i__carry_n_9\,
      CO(2) => \_inferred__24/i__carry_n_10\,
      CO(1) => \_inferred__24/i__carry_n_11\,
      CO(0) => \_inferred__24/i__carry_n_12\,
      CYINIT => tmpQ_24_fu_1022_p11(2),
      DI(3 downto 0) => sext_ln3367_8_fu_1018_p1(3 downto 0),
      O(3) => \_inferred__24/i__carry_n_13\,
      O(2) => \_inferred__24/i__carry_n_14\,
      O(1) => \_inferred__24/i__carry_n_15\,
      O(0) => \_inferred__24/i__carry_n_16\,
      S(3) => \i__carry_i_1__3_n_9\,
      S(2) => sext_ln3367_8_fu_1018_p1(2),
      S(1) => \i__carry_i_2__3_n_9\,
      S(0) => \i__carry_i_3__3_n_9\
    );
\_inferred__24/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__24/i__carry_n_9\,
      CO(3) => \_inferred__24/i__carry__0_n_9\,
      CO(2) => \_inferred__24/i__carry__0_n_10\,
      CO(1) => \_inferred__24/i__carry__0_n_11\,
      CO(0) => \_inferred__24/i__carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln3367_8_fu_1018_p1(7 downto 4),
      O(3) => \_inferred__24/i__carry__0_n_13\,
      O(2) => \_inferred__24/i__carry__0_n_14\,
      O(1) => \_inferred__24/i__carry__0_n_15\,
      O(0) => \_inferred__24/i__carry__0_n_16\,
      S(3) => \i__carry__0_i_1__1_n_9\,
      S(2) => \i__carry__0_i_2__1_n_9\,
      S(1) => \i__carry__0_i_3__2_n_9\,
      S(0) => \i__carry__0_i_4__2_n_9\
    );
\_inferred__24/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__24/i__carry__0_n_9\,
      CO(3) => \_inferred__24/i__carry__1_n_9\,
      CO(2) => \_inferred__24/i__carry__1_n_10\,
      CO(1) => \_inferred__24/i__carry__1_n_11\,
      CO(0) => \_inferred__24/i__carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln3367_8_fu_1018_p1(11 downto 8),
      O(3) => \_inferred__24/i__carry__1_n_13\,
      O(2) => \_inferred__24/i__carry__1_n_14\,
      O(1) => \_inferred__24/i__carry__1_n_15\,
      O(0) => \_inferred__24/i__carry__1_n_16\,
      S(3) => \i__carry__1_i_1__4_n_9\,
      S(2) => \i__carry__1_i_2_n_9\,
      S(1) => \i__carry__1_i_3_n_9\,
      S(0) => \i__carry__1_i_4__0_n_9\
    );
\_inferred__24/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__24/i__carry__1_n_9\,
      CO(3) => \_inferred__24/i__carry__2_n_9\,
      CO(2) => \_inferred__24/i__carry__2_n_10\,
      CO(1) => \_inferred__24/i__carry__2_n_11\,
      CO(0) => \_inferred__24/i__carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => sext_ln3367_8_fu_1018_p1(14 downto 12),
      DI(0) => tmp_42_reg_1855,
      O(3) => \_inferred__24/i__carry__2_n_13\,
      O(2) => \_inferred__24/i__carry__2_n_14\,
      O(1) => \_inferred__24/i__carry__2_n_15\,
      O(0) => \_inferred__24/i__carry__2_n_16\,
      S(3) => \i__carry__2_i_1__2_n_9\,
      S(2) => \i__carry__2_i_2__2_n_9\,
      S(1) => \i__carry__2_i_3__3_n_9\,
      S(0) => \i__carry__2_i_4__3_n_9\
    );
\_inferred__24/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__24/i__carry__2_n_9\,
      CO(3) => \_inferred__24/i__carry__3_n_9\,
      CO(2) => \_inferred__24/i__carry__3_n_10\,
      CO(1) => \_inferred__24/i__carry__3_n_11\,
      CO(0) => \_inferred__24/i__carry__3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln3367_8_fu_1018_p1(18 downto 15),
      O(3) => \_inferred__24/i__carry__3_n_13\,
      O(2) => \_inferred__24/i__carry__3_n_14\,
      O(1) => \_inferred__24/i__carry__3_n_15\,
      O(0) => \_inferred__24/i__carry__3_n_16\,
      S(3) => \i__carry__3_i_1__1_n_9\,
      S(2) => \i__carry__3_i_2__1_n_9\,
      S(1) => \i__carry__3_i_3__1_n_9\,
      S(0) => \i__carry__3_i_4__1_n_9\
    );
\_inferred__24/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__24/i__carry__3_n_9\,
      CO(3) => \_inferred__24/i__carry__4_n_9\,
      CO(2) => \_inferred__24/i__carry__4_n_10\,
      CO(1) => \_inferred__24/i__carry__4_n_11\,
      CO(0) => \_inferred__24/i__carry__4_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln3367_8_fu_1018_p1(22 downto 19),
      O(3) => \_inferred__24/i__carry__4_n_13\,
      O(2) => \_inferred__24/i__carry__4_n_14\,
      O(1) => \_inferred__24/i__carry__4_n_15\,
      O(0) => \_inferred__24/i__carry__4_n_16\,
      S(3) => \i__carry__4_i_1__0_n_9\,
      S(2) => \i__carry__4_i_2__0_n_9\,
      S(1) => \i__carry__4_i_3__0_n_9\,
      S(0) => \i__carry__4_i_4_n_9\
    );
\_inferred__24/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__24/i__carry__4_n_9\,
      CO(3) => \_inferred__24/i__carry__5_n_9\,
      CO(2) => \_inferred__24/i__carry__5_n_10\,
      CO(1) => \_inferred__24/i__carry__5_n_11\,
      CO(0) => \_inferred__24/i__carry__5_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln3367_8_fu_1018_p1(26 downto 23),
      O(3) => \_inferred__24/i__carry__5_n_13\,
      O(2) => \_inferred__24/i__carry__5_n_14\,
      O(1) => \_inferred__24/i__carry__5_n_15\,
      O(0) => \_inferred__24/i__carry__5_n_16\,
      S(3) => \i__carry__5_i_1_n_9\,
      S(2) => \i__carry__5_i_2_n_9\,
      S(1) => \i__carry__5_i_3_n_9\,
      S(0) => \i__carry__5_i_4_n_9\
    );
\_inferred__24/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__24/i__carry__5_n_9\,
      CO(3 downto 1) => \NLW__inferred__24/i__carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => xor_ln3372_8_fu_1085_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sext_ln3367_8_fu_1018_p1(27),
      O(3 downto 2) => \NLW__inferred__24/i__carry__6_O_UNCONNECTED\(3 downto 2),
      O(1) => tmp_44_fu_1077_p3,
      O(0) => \_inferred__24/i__carry__6_n_16\,
      S(3 downto 1) => B"001",
      S(0) => \i__carry__6_i_1_n_9\
    );
\_inferred__27/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__27/i__carry_n_9\,
      CO(2) => \_inferred__27/i__carry_n_10\,
      CO(1) => \_inferred__27/i__carry_n_11\,
      CO(0) => \_inferred__27/i__carry_n_12\,
      CYINIT => R_36_fu_1091_p3(0),
      DI(3 downto 0) => R_36_fu_1091_p3(4 downto 1),
      O(3 downto 0) => \R_40_fu_1170_p3__0\(6 downto 3),
      S(3) => \i__carry_i_1__4_n_9\,
      S(2) => \i__carry_i_2__4_n_9\,
      S(1) => \i__carry_i_3__4_n_9\,
      S(0) => \i__carry_i_4__2_n_9\
    );
\_inferred__27/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__27/i__carry_n_9\,
      CO(3) => \_inferred__27/i__carry__0_n_9\,
      CO(2) => \_inferred__27/i__carry__0_n_10\,
      CO(1) => \_inferred__27/i__carry__0_n_11\,
      CO(0) => \_inferred__27/i__carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_36_fu_1091_p3(8 downto 5),
      O(3 downto 0) => \R_40_fu_1170_p3__0\(10 downto 7),
      S(3) => \i__carry__0_i_1__2_n_9\,
      S(2) => \i__carry__0_i_2__2_n_9\,
      S(1) => \i__carry__0_i_3__3_n_9\,
      S(0) => \i__carry__0_i_4__3_n_9\
    );
\_inferred__27/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__27/i__carry__0_n_9\,
      CO(3) => \_inferred__27/i__carry__1_n_9\,
      CO(2) => \_inferred__27/i__carry__1_n_10\,
      CO(1) => \_inferred__27/i__carry__1_n_11\,
      CO(0) => \_inferred__27/i__carry__1_n_12\,
      CYINIT => '0',
      DI(3) => tmp_44_reg_1877,
      DI(2 downto 0) => R_36_fu_1091_p3(11 downto 9),
      O(3 downto 0) => \R_40_fu_1170_p3__0\(14 downto 11),
      S(3) => \i__carry__1_i_1__5_n_9\,
      S(2) => \i__carry__1_i_2__0_n_9\,
      S(1) => \i__carry__1_i_3__0_n_9\,
      S(0) => \i__carry__1_i_4__1_n_9\
    );
\_inferred__27/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__27/i__carry__1_n_9\,
      CO(3) => \_inferred__27/i__carry__2_n_9\,
      CO(2) => \_inferred__27/i__carry__2_n_10\,
      CO(1) => \_inferred__27/i__carry__2_n_11\,
      CO(0) => \_inferred__27/i__carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_36_fu_1091_p3(15 downto 12),
      O(3 downto 0) => \R_40_fu_1170_p3__0\(18 downto 15),
      S(3) => \i__carry__2_i_1__3_n_9\,
      S(2) => \i__carry__2_i_2__3_n_9\,
      S(1) => \i__carry__2_i_3__4_n_9\,
      S(0) => \i__carry__2_i_4__4_n_9\
    );
\_inferred__27/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__27/i__carry__2_n_9\,
      CO(3) => \_inferred__27/i__carry__3_n_9\,
      CO(2) => \_inferred__27/i__carry__3_n_10\,
      CO(1) => \_inferred__27/i__carry__3_n_11\,
      CO(0) => \_inferred__27/i__carry__3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_36_fu_1091_p3(19 downto 16),
      O(3 downto 0) => \R_40_fu_1170_p3__0\(22 downto 19),
      S(3) => \i__carry__3_i_1__2_n_9\,
      S(2) => \i__carry__3_i_2__2_n_9\,
      S(1) => \i__carry__3_i_3__2_n_9\,
      S(0) => \i__carry__3_i_4__2_n_9\
    );
\_inferred__27/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__27/i__carry__3_n_9\,
      CO(3) => \_inferred__27/i__carry__4_n_9\,
      CO(2) => \_inferred__27/i__carry__4_n_10\,
      CO(1) => \_inferred__27/i__carry__4_n_11\,
      CO(0) => \_inferred__27/i__carry__4_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_36_fu_1091_p3(23 downto 20),
      O(3 downto 0) => \R_40_fu_1170_p3__0\(26 downto 23),
      S(3) => \i__carry__4_i_1__1_n_9\,
      S(2) => \i__carry__4_i_2__1_n_9\,
      S(1) => \i__carry__4_i_3__1_n_9\,
      S(0) => \i__carry__4_i_4__0_n_9\
    );
\_inferred__27/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__27/i__carry__4_n_9\,
      CO(3) => \_inferred__27/i__carry__5_n_9\,
      CO(2) => \_inferred__27/i__carry__5_n_10\,
      CO(1) => \_inferred__27/i__carry__5_n_11\,
      CO(0) => \_inferred__27/i__carry__5_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_36_fu_1091_p3(27 downto 24),
      O(3 downto 0) => \R_40_fu_1170_p3__0\(30 downto 27),
      S(3) => \i__carry__5_i_1__0_n_9\,
      S(2) => \i__carry__5_i_2__0_n_9\,
      S(1) => \i__carry__5_i_3__0_n_9\,
      S(0) => \i__carry__5_i_4__0_n_9\
    );
\_inferred__27/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__27/i__carry__5_n_9\,
      CO(3 downto 2) => \NLW__inferred__27/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_inferred__27/i__carry__6_n_11\,
      CO(0) => \_inferred__27/i__carry__6_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => R_36_fu_1091_p3(29 downto 28),
      O(3) => \NLW__inferred__27/i__carry__6_O_UNCONNECTED\(3),
      O(2) => tmp_46_fu_1152_p3,
      O(1) => \NLW__inferred__27/i__carry__6_O_UNCONNECTED\(1),
      O(0) => \R_40_fu_1170_p3__0\(31),
      S(3) => '0',
      S(2) => \i__carry__6_i_1__0_n_9\,
      S(1) => \i__carry__6_i_2_n_9\,
      S(0) => \i__carry__6_i_3__0_n_9\
    );
\_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__3/i__carry_n_9\,
      CO(2) => \_inferred__3/i__carry_n_10\,
      CO(1) => \_inferred__3/i__carry_n_11\,
      CO(0) => \_inferred__3/i__carry_n_12\,
      CYINIT => \i__carry_i_1_n_9\,
      DI(3 downto 0) => sext_ln3367_1_fu_492_p1(3 downto 0),
      O(3 downto 0) => R_7_fu_536_p3(3 downto 0),
      S(3) => \i__carry_i_2_n_9\,
      S(2) => \i__carry_i_3_n_9\,
      S(1) => \i__carry_i_4_n_9\,
      S(0) => \i__carry_i_5_n_9\
    );
\_inferred__3/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__3/i__carry_n_9\,
      CO(3) => \_inferred__3/i__carry__0_n_9\,
      CO(2) => \_inferred__3/i__carry__0_n_10\,
      CO(1) => \_inferred__3/i__carry__0_n_11\,
      CO(0) => \_inferred__3/i__carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => sext_ln3367_1_fu_492_p1(6 downto 5),
      DI(1 downto 0) => sext_ln3367_1_fu_492_p1(5 downto 4),
      O(3 downto 0) => R_7_fu_536_p3(7 downto 4),
      S(3) => \i__carry__0_i_1__5_n_9\,
      S(2) => \i__carry__0_i_2__5_n_9\,
      S(1) => \i__carry__0_i_3__6_n_9\,
      S(0) => \i__carry__0_i_4__6_n_9\
    );
\_inferred__30/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__30/i__carry_n_9\,
      CO(2) => \_inferred__30/i__carry_n_10\,
      CO(1) => \_inferred__30/i__carry_n_11\,
      CO(0) => \_inferred__30/i__carry_n_12\,
      CYINIT => tmp_49_reg_1715_pp0_iter6_reg(0),
      DI(3) => \i__carry_i_1__6_n_9\,
      DI(2) => \i__carry_i_2__6_n_9\,
      DI(1) => '0',
      DI(0) => tmp_49_reg_1715_pp0_iter6_reg(1),
      O(3) => \_inferred__30/i__carry_n_13\,
      O(2) => \_inferred__30/i__carry_n_14\,
      O(1) => \_inferred__30/i__carry_n_15\,
      O(0) => \_inferred__30/i__carry_n_16\,
      S(3) => \i__carry_i_3__5_n_9\,
      S(2) => \i__carry_i_4__3_n_9\,
      S(1) => trunc_ln3365_1_fu_1246_p1(0),
      S(0) => \i__carry_i_6_n_9\
    );
\_inferred__30/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__30/i__carry_n_9\,
      CO(3) => \_inferred__30/i__carry__0_n_9\,
      CO(2) => \_inferred__30/i__carry__0_n_10\,
      CO(1) => \_inferred__30/i__carry__0_n_11\,
      CO(0) => \_inferred__30/i__carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__4_n_9\,
      DI(2) => \i__carry__0_i_2__4_n_9\,
      DI(1) => \i__carry__0_i_3__5_n_9\,
      DI(0) => \i__carry__0_i_4__5_n_9\,
      O(3) => \_inferred__30/i__carry__0_n_13\,
      O(2) => \_inferred__30/i__carry__0_n_14\,
      O(1) => \_inferred__30/i__carry__0_n_15\,
      O(0) => \_inferred__30/i__carry__0_n_16\,
      S(3) => \i__carry__0_i_5_n_9\,
      S(2) => \i__carry__0_i_6_n_9\,
      S(1) => \i__carry__0_i_7_n_9\,
      S(0) => \i__carry__0_i_8_n_9\
    );
\_inferred__30/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__30/i__carry__0_n_9\,
      CO(3) => \_inferred__30/i__carry__1_n_9\,
      CO(2) => \_inferred__30/i__carry__1_n_10\,
      CO(1) => \_inferred__30/i__carry__1_n_11\,
      CO(0) => \_inferred__30/i__carry__1_n_12\,
      CYINIT => '0',
      DI(3) => \i__carry__1_i_1__0_n_9\,
      DI(2) => \i__carry__1_i_2__2_n_9\,
      DI(1) => \i__carry__1_i_3__2_n_9\,
      DI(0) => \i__carry__1_i_4__3_n_9\,
      O(3) => \_inferred__30/i__carry__1_n_13\,
      O(2) => \_inferred__30/i__carry__1_n_14\,
      O(1) => \_inferred__30/i__carry__1_n_15\,
      O(0) => \_inferred__30/i__carry__1_n_16\,
      S(3) => \i__carry__1_i_5_n_9\,
      S(2) => \i__carry__1_i_6_n_9\,
      S(1) => \i__carry__1_i_7_n_9\,
      S(0) => \i__carry__1_i_8_n_9\
    );
\_inferred__30/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__30/i__carry__1_n_9\,
      CO(3) => \_inferred__30/i__carry__2_n_9\,
      CO(2) => \_inferred__30/i__carry__2_n_10\,
      CO(1) => \_inferred__30/i__carry__2_n_11\,
      CO(0) => \_inferred__30/i__carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => trunc_ln3365_1_fu_1246_p1(13 downto 12),
      DI(1) => \i__carry__2_i_3_n_9\,
      DI(0) => \i__carry__2_i_4__0_n_9\,
      O(3) => \_inferred__30/i__carry__2_n_13\,
      O(2) => \_inferred__30/i__carry__2_n_14\,
      O(1) => \_inferred__30/i__carry__2_n_15\,
      O(0) => \_inferred__30/i__carry__2_n_16\,
      S(3) => \i__carry__2_i_5_n_9\,
      S(2) => \i__carry__2_i_6_n_9\,
      S(1) => \i__carry__2_i_7_n_9\,
      S(0) => \i__carry__2_i_8_n_9\
    );
\_inferred__30/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__30/i__carry__2_n_9\,
      CO(3) => \_inferred__30/i__carry__3_n_9\,
      CO(2) => \_inferred__30/i__carry__3_n_10\,
      CO(1) => \_inferred__30/i__carry__3_n_11\,
      CO(0) => \_inferred__30/i__carry__3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln3365_1_fu_1246_p1(17 downto 14),
      O(3) => \_inferred__30/i__carry__3_n_13\,
      O(2) => \_inferred__30/i__carry__3_n_14\,
      O(1) => \_inferred__30/i__carry__3_n_15\,
      O(0) => \_inferred__30/i__carry__3_n_16\,
      S(3) => \i__carry__3_i_5_n_9\,
      S(2) => \i__carry__3_i_6_n_9\,
      S(1) => \i__carry__3_i_7_n_9\,
      S(0) => \i__carry__3_i_8_n_9\
    );
\_inferred__30/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__30/i__carry__3_n_9\,
      CO(3) => \_inferred__30/i__carry__4_n_9\,
      CO(2) => \_inferred__30/i__carry__4_n_10\,
      CO(1) => \_inferred__30/i__carry__4_n_11\,
      CO(0) => \_inferred__30/i__carry__4_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln3365_1_fu_1246_p1(21 downto 18),
      O(3) => \_inferred__30/i__carry__4_n_13\,
      O(2) => \_inferred__30/i__carry__4_n_14\,
      O(1) => \_inferred__30/i__carry__4_n_15\,
      O(0) => \_inferred__30/i__carry__4_n_16\,
      S(3) => \i__carry__4_i_5_n_9\,
      S(2) => \i__carry__4_i_6_n_9\,
      S(1) => \i__carry__4_i_7_n_9\,
      S(0) => \i__carry__4_i_8_n_9\
    );
\_inferred__30/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__30/i__carry__4_n_9\,
      CO(3) => \_inferred__30/i__carry__5_n_9\,
      CO(2) => \_inferred__30/i__carry__5_n_10\,
      CO(1) => \_inferred__30/i__carry__5_n_11\,
      CO(0) => \_inferred__30/i__carry__5_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln3365_1_fu_1246_p1(25 downto 22),
      O(3) => \_inferred__30/i__carry__5_n_13\,
      O(2) => \_inferred__30/i__carry__5_n_14\,
      O(1) => \_inferred__30/i__carry__5_n_15\,
      O(0) => \_inferred__30/i__carry__5_n_16\,
      S(3) => \i__carry__5_i_5_n_9\,
      S(2) => \i__carry__5_i_6_n_9\,
      S(1) => \i__carry__5_i_7_n_9\,
      S(0) => \i__carry__5_i_8_n_9\
    );
\_inferred__30/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__30/i__carry__5_n_9\,
      CO(3 downto 2) => \NLW__inferred__30/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_inferred__30/i__carry__6_n_11\,
      CO(0) => \_inferred__30/i__carry__6_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => trunc_ln3365_1_fu_1246_p1(27 downto 26),
      O(3) => \NLW__inferred__30/i__carry__6_O_UNCONNECTED\(3),
      O(2) => tmp_50_fu_1316_p3,
      O(1) => \NLW__inferred__30/i__carry__6_O_UNCONNECTED\(1),
      O(0) => \_inferred__30/i__carry__6_n_16\,
      S(3) => '0',
      S(2) => \i__carry__6_i_3_n_9\,
      S(1) => \i__carry__6_i_4_n_9\,
      S(0) => \i__carry__6_i_5_n_9\
    );
\_inferred__33/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__33/i__carry_n_9\,
      CO(2) => \_inferred__33/i__carry_n_10\,
      CO(1) => \_inferred__33/i__carry_n_11\,
      CO(0) => \_inferred__33/i__carry_n_12\,
      CYINIT => R_48_fu_1334_p3(0),
      DI(3 downto 0) => R_48_fu_1334_p3(4 downto 1),
      O(3 downto 0) => \R_52_fu_1416_p3__0\(6 downto 3),
      S(3) => \i__carry_i_1__5_n_9\,
      S(2) => \i__carry_i_2__5_n_9\,
      S(1) => \i__carry_i_3__6_n_9\,
      S(0) => \i__carry_i_4__4_n_9\
    );
\_inferred__33/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__33/i__carry_n_9\,
      CO(3) => \_inferred__33/i__carry__0_n_9\,
      CO(2) => \_inferred__33/i__carry__0_n_10\,
      CO(1) => \_inferred__33/i__carry__0_n_11\,
      CO(0) => \_inferred__33/i__carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_48_fu_1334_p3(8 downto 5),
      O(3 downto 0) => \R_52_fu_1416_p3__0\(10 downto 7),
      S(3) => \i__carry__0_i_1__3_n_9\,
      S(2) => \i__carry__0_i_2__3_n_9\,
      S(1) => \i__carry__0_i_3__4_n_9\,
      S(0) => \i__carry__0_i_4__4_n_9\
    );
\_inferred__33/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__33/i__carry__0_n_9\,
      CO(3) => \_inferred__33/i__carry__1_n_9\,
      CO(2) => \_inferred__33/i__carry__1_n_10\,
      CO(1) => \_inferred__33/i__carry__1_n_11\,
      CO(0) => \_inferred__33/i__carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_48_fu_1334_p3(12 downto 9),
      O(3 downto 0) => \R_52_fu_1416_p3__0\(14 downto 11),
      S(3) => \i__carry__1_i_1_n_9\,
      S(2) => \i__carry__1_i_2__1_n_9\,
      S(1) => \i__carry__1_i_3__1_n_9\,
      S(0) => \i__carry__1_i_4__2_n_9\
    );
\_inferred__33/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__33/i__carry__1_n_9\,
      CO(3) => \_inferred__33/i__carry__2_n_9\,
      CO(2) => \_inferred__33/i__carry__2_n_10\,
      CO(1) => \_inferred__33/i__carry__2_n_11\,
      CO(0) => \_inferred__33/i__carry__2_n_12\,
      CYINIT => '0',
      DI(3) => R_48_fu_1334_p3(15),
      DI(2) => tmp_50_reg_1925,
      DI(1 downto 0) => R_48_fu_1334_p3(14 downto 13),
      O(3 downto 0) => \R_52_fu_1416_p3__0\(18 downto 15),
      S(3) => \i__carry__2_i_1__4_n_9\,
      S(2) => \i__carry__2_i_2__4_n_9\,
      S(1) => \i__carry__2_i_3__0_n_9\,
      S(0) => \i__carry__2_i_4_n_9\
    );
\_inferred__33/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__33/i__carry__2_n_9\,
      CO(3) => \_inferred__33/i__carry__3_n_9\,
      CO(2) => \_inferred__33/i__carry__3_n_10\,
      CO(1) => \_inferred__33/i__carry__3_n_11\,
      CO(0) => \_inferred__33/i__carry__3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_48_fu_1334_p3(19 downto 16),
      O(3 downto 0) => \R_52_fu_1416_p3__0\(22 downto 19),
      S(3) => \i__carry__3_i_1__3_n_9\,
      S(2) => \i__carry__3_i_2__3_n_9\,
      S(1) => \i__carry__3_i_3__3_n_9\,
      S(0) => \i__carry__3_i_4__3_n_9\
    );
\_inferred__33/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__33/i__carry__3_n_9\,
      CO(3) => \_inferred__33/i__carry__4_n_9\,
      CO(2) => \_inferred__33/i__carry__4_n_10\,
      CO(1) => \_inferred__33/i__carry__4_n_11\,
      CO(0) => \_inferred__33/i__carry__4_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_48_fu_1334_p3(23 downto 20),
      O(3 downto 0) => \R_52_fu_1416_p3__0\(26 downto 23),
      S(3) => \i__carry__4_i_1__2_n_9\,
      S(2) => \i__carry__4_i_2__2_n_9\,
      S(1) => \i__carry__4_i_3__2_n_9\,
      S(0) => \i__carry__4_i_4__1_n_9\
    );
\_inferred__33/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__33/i__carry__4_n_9\,
      CO(3) => \_inferred__33/i__carry__5_n_9\,
      CO(2) => \_inferred__33/i__carry__5_n_10\,
      CO(1) => \_inferred__33/i__carry__5_n_11\,
      CO(0) => \_inferred__33/i__carry__5_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_48_fu_1334_p3(27 downto 24),
      O(3 downto 0) => \R_52_fu_1416_p3__0\(30 downto 27),
      S(3) => \i__carry__5_i_1__1_n_9\,
      S(2) => \i__carry__5_i_2__1_n_9\,
      S(1) => \i__carry__5_i_3__1_n_9\,
      S(0) => \i__carry__5_i_4__1_n_9\
    );
\_inferred__33/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__33/i__carry__5_n_9\,
      CO(3 downto 2) => \NLW__inferred__33/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_inferred__33/i__carry__6_n_11\,
      CO(0) => \_inferred__33/i__carry__6_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => R_48_fu_1334_p3(29 downto 28),
      O(3) => \NLW__inferred__33/i__carry__6_O_UNCONNECTED\(3),
      O(2) => tmp_52_fu_1398_p3,
      O(1) => \NLW__inferred__33/i__carry__6_O_UNCONNECTED\(1),
      O(0) => \R_52_fu_1416_p3__0\(31),
      S(3) => '0',
      S(2) => \i__carry__6_i_1__1_n_9\,
      S(1) => \i__carry__6_i_2__0_n_9\,
      S(0) => \i__carry__6_i_3__1_n_9\
    );
\_inferred__9/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__9/i__carry_n_9\,
      CO(2) => \_inferred__9/i__carry_n_10\,
      CO(1) => \_inferred__9/i__carry_n_11\,
      CO(0) => \_inferred__9/i__carry_n_12\,
      CYINIT => \i__carry_i_1__0_n_9\,
      DI(3 downto 0) => sext_ln3367_3_fu_638_p1(3 downto 0),
      O(3 downto 0) => R_15_fu_684_p3(3 downto 0),
      S(3) => \i__carry_i_2__0_n_9\,
      S(2) => \i__carry_i_3__0_n_9\,
      S(1) => \i__carry_i_4__0_n_9\,
      S(0) => \i__carry_i_5__0_n_9\
    );
\_inferred__9/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__9/i__carry_n_9\,
      CO(3) => \_inferred__9/i__carry__0_n_9\,
      CO(2) => \_inferred__9/i__carry__0_n_10\,
      CO(1) => \_inferred__9/i__carry__0_n_11\,
      CO(0) => \_inferred__9/i__carry__0_n_12\,
      CYINIT => '0',
      DI(3) => sext_ln3367_3_fu_638_p1(13),
      DI(2 downto 0) => sext_ln3367_3_fu_638_p1(6 downto 4),
      O(3 downto 0) => R_15_fu_684_p3(7 downto 4),
      S(3) => \i__carry__0_i_1__6_n_9\,
      S(2) => \i__carry__0_i_2__6_n_9\,
      S(1) => \i__carry__0_i_3_n_9\,
      S(0) => \i__carry__0_i_4_n_9\
    );
\_inferred__9/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__9/i__carry__0_n_9\,
      CO(3) => \_inferred__9/i__carry__1_n_9\,
      CO(2) => \_inferred__9/i__carry__1_n_10\,
      CO(1) => \_inferred__9/i__carry__1_n_11\,
      CO(0) => \_inferred__9/i__carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln3367_3_fu_638_p1(10 downto 7),
      O(3 downto 0) => R_15_fu_684_p3(11 downto 8),
      S(3) => \i__carry__1_i_1__1_n_9\,
      S(2) => \i__carry__1_i_2__3_n_9\,
      S(1) => \i__carry__1_i_3__3_n_9\,
      S(0) => \i__carry__1_i_4__4_n_9\
    );
\_inferred__9/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__9/i__carry__1_n_9\,
      CO(3) => \NLW__inferred__9/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => xor_ln3372_3_fu_699_p2,
      CO(1) => \NLW__inferred__9/i__carry__2_CO_UNCONNECTED\(1),
      CO(0) => \_inferred__9/i__carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sext_ln3367_3_fu_638_p1(12 downto 11),
      O(3 downto 2) => \NLW__inferred__9/i__carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => R_15_fu_684_p3(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \i__carry__2_i_1_n_9\,
      S(0) => \i__carry__2_i_2_n_9\
    );
ap_ce_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000DDDD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter17,
      I1 => p_dst_data_full_n,
      I2 => p_dstgx_data_empty_n,
      I3 => p_dstgy_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => \^ap_block_pp0_stage0_subdone\
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_block_pp0_stage0_subdone\,
      Q => ap_ce_reg,
      R => '0'
    );
\ap_return_int_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0145FD75"
    )
        port map (
      I0 => R_57_fu_1538_p22_out(31),
      I1 => tmp_52_reg_1943,
      I2 => R_53_reg_1954(31),
      I3 => R_54_reg_1959(31),
      I4 => R_58_fu_1554_p2(31),
      O => Q_fu_1590_p17(0)
    );
\ap_return_int_reg[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(24),
      I1 => R_53_reg_1954(24),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(26)
    );
\ap_return_int_reg[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(23),
      I1 => R_53_reg_1954(23),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(25)
    );
\ap_return_int_reg[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(22),
      I1 => R_53_reg_1954(22),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(24)
    );
\ap_return_int_reg[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(21),
      I1 => R_53_reg_1954(21),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(23)
    );
\ap_return_int_reg[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(20),
      I1 => R_53_reg_1954(20),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(22)
    );
\ap_return_int_reg[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(19),
      I1 => R_53_reg_1954(19),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(21)
    );
\ap_return_int_reg[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(18),
      I1 => R_53_reg_1954(18),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(20)
    );
\ap_return_int_reg[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(17),
      I1 => R_53_reg_1954(17),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(19)
    );
\ap_return_int_reg[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(16),
      I1 => R_53_reg_1954(16),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(18)
    );
\ap_return_int_reg[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(15),
      I1 => R_53_reg_1954(15),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(17)
    );
\ap_return_int_reg[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"665A"
    )
        port map (
      I0 => Q_fu_1590_p17(15),
      I1 => R_54_reg_1959(14),
      I2 => R_53_reg_1954(14),
      I3 => tmp_52_reg_1943,
      O => \ap_return_int_reg[0]_i_23_n_9\
    );
\ap_return_int_reg[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"665A"
    )
        port map (
      I0 => Q_fu_1590_p17(14),
      I1 => R_54_reg_1959(13),
      I2 => R_53_reg_1954(13),
      I3 => tmp_52_reg_1943,
      O => \ap_return_int_reg[0]_i_24_n_9\
    );
\ap_return_int_reg[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"665A"
    )
        port map (
      I0 => Q_fu_1590_p17(13),
      I1 => R_54_reg_1959(12),
      I2 => R_53_reg_1954(12),
      I3 => tmp_52_reg_1943,
      O => \ap_return_int_reg[0]_i_25_n_9\
    );
\ap_return_int_reg[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"665A"
    )
        port map (
      I0 => Q_fu_1590_p17(12),
      I1 => R_54_reg_1959(11),
      I2 => R_53_reg_1954(11),
      I3 => tmp_52_reg_1943,
      O => \ap_return_int_reg[0]_i_26_n_9\
    );
\ap_return_int_reg[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"665A"
    )
        port map (
      I0 => Q_fu_1590_p17(11),
      I1 => R_54_reg_1959(10),
      I2 => R_53_reg_1954(10),
      I3 => tmp_52_reg_1943,
      O => \ap_return_int_reg[0]_i_28_n_9\
    );
\ap_return_int_reg[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"665A"
    )
        port map (
      I0 => Q_fu_1590_p17(10),
      I1 => R_54_reg_1959(9),
      I2 => R_53_reg_1954(9),
      I3 => tmp_52_reg_1943,
      O => \ap_return_int_reg[0]_i_29_n_9\
    );
\ap_return_int_reg[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"665A"
    )
        port map (
      I0 => Q_fu_1590_p17(9),
      I1 => R_54_reg_1959(8),
      I2 => R_53_reg_1954(8),
      I3 => tmp_52_reg_1943,
      O => \ap_return_int_reg[0]_i_30_n_9\
    );
\ap_return_int_reg[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"665A"
    )
        port map (
      I0 => Q_fu_1590_p17(8),
      I1 => R_54_reg_1959(7),
      I2 => R_53_reg_1954(7),
      I3 => tmp_52_reg_1943,
      O => \ap_return_int_reg[0]_i_31_n_9\
    );
\ap_return_int_reg[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"665A"
    )
        port map (
      I0 => Q_fu_1590_p17(7),
      I1 => R_54_reg_1959(6),
      I2 => R_53_reg_1954(6),
      I3 => tmp_52_reg_1943,
      O => \ap_return_int_reg[0]_i_33_n_9\
    );
\ap_return_int_reg[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"665A"
    )
        port map (
      I0 => Q_fu_1590_p17(6),
      I1 => R_54_reg_1959(5),
      I2 => R_53_reg_1954(5),
      I3 => tmp_52_reg_1943,
      O => \ap_return_int_reg[0]_i_34_n_9\
    );
\ap_return_int_reg[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"665A"
    )
        port map (
      I0 => Q_fu_1590_p17(5),
      I1 => R_54_reg_1959(4),
      I2 => R_53_reg_1954(4),
      I3 => tmp_52_reg_1943,
      O => \ap_return_int_reg[0]_i_35_n_9\
    );
\ap_return_int_reg[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"665A"
    )
        port map (
      I0 => Q_fu_1590_p17(4),
      I1 => R_54_reg_1959(3),
      I2 => R_53_reg_1954(3),
      I3 => tmp_52_reg_1943,
      O => \ap_return_int_reg[0]_i_36_n_9\
    );
\ap_return_int_reg[0]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => R_53_reg_1954(0),
      O => \R_56_fu_1499_p3__0\(2)
    );
\ap_return_int_reg[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"665A"
    )
        port map (
      I0 => Q_fu_1590_p17(3),
      I1 => R_54_reg_1959(2),
      I2 => R_53_reg_1954(2),
      I3 => tmp_52_reg_1943,
      O => \ap_return_int_reg[0]_i_38_n_9\
    );
\ap_return_int_reg[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"665A"
    )
        port map (
      I0 => Q_fu_1590_p17(2),
      I1 => R_54_reg_1959(1),
      I2 => R_53_reg_1954(1),
      I3 => tmp_52_reg_1943,
      O => \ap_return_int_reg[0]_i_39_n_9\
    );
\ap_return_int_reg[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(29),
      I1 => R_53_reg_1954(29),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(31)
    );
\ap_return_int_reg[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC53"
    )
        port map (
      I0 => R_54_reg_1959(31),
      I1 => R_53_reg_1954(31),
      I2 => tmp_52_reg_1943,
      I3 => R_53_reg_1954(0),
      O => \ap_return_int_reg[0]_i_40_n_9\
    );
\ap_return_int_reg[0]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_56_fu_1499_p3(1),
      O => \ap_return_int_reg[0]_i_41_n_9\
    );
\ap_return_int_reg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(28),
      I1 => R_53_reg_1954(28),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(30)
    );
\ap_return_int_reg[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(27),
      I1 => R_53_reg_1954(27),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(29)
    );
\ap_return_int_reg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(26),
      I1 => R_53_reg_1954(26),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(28)
    );
\ap_return_int_reg[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(25),
      I1 => R_53_reg_1954(25),
      I2 => tmp_52_reg_1943,
      O => \R_56_fu_1499_p3__0\(27)
    );
\ap_return_int_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_52_reg_1943,
      I1 => R_53_reg_1954(31),
      I2 => R_54_reg_1959(31),
      O => Q_fu_1590_p17(1)
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return_int_reg_reg[0]_i_17_n_9\,
      CO(3) => \ap_return_int_reg_reg[0]_i_12_n_9\,
      CO(2) => \ap_return_int_reg_reg[0]_i_12_n_10\,
      CO(1) => \ap_return_int_reg_reg[0]_i_12_n_11\,
      CO(0) => \ap_return_int_reg_reg[0]_i_12_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_return_int_reg_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \R_56_fu_1499_p3__0\(20 downto 17)
    );
\ap_return_int_reg_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return_int_reg_reg[0]_i_22_n_9\,
      CO(3) => \ap_return_int_reg_reg[0]_i_17_n_9\,
      CO(2) => \ap_return_int_reg_reg[0]_i_17_n_10\,
      CO(1) => \ap_return_int_reg_reg[0]_i_17_n_11\,
      CO(0) => \ap_return_int_reg_reg[0]_i_17_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => Q_fu_1590_p17(15 downto 12),
      O(3 downto 0) => \NLW_ap_return_int_reg_reg[0]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_return_int_reg[0]_i_23_n_9\,
      S(2) => \ap_return_int_reg[0]_i_24_n_9\,
      S(1) => \ap_return_int_reg[0]_i_25_n_9\,
      S(0) => \ap_return_int_reg[0]_i_26_n_9\
    );
\ap_return_int_reg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return_int_reg_reg[0]_i_3_n_9\,
      CO(3 downto 2) => \NLW_ap_return_int_reg_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ap_return_int_reg_reg[0]_i_2_n_11\,
      CO(0) => \ap_return_int_reg_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ap_return_int_reg_reg[0]_i_2_O_UNCONNECTED\(3),
      O(2) => R_58_fu_1554_p2(31),
      O(1 downto 0) => \NLW_ap_return_int_reg_reg[0]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => '0',
      S(2 downto 0) => \R_56_fu_1499_p3__0\(31 downto 29)
    );
\ap_return_int_reg_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return_int_reg_reg[0]_i_27_n_9\,
      CO(3) => \ap_return_int_reg_reg[0]_i_22_n_9\,
      CO(2) => \ap_return_int_reg_reg[0]_i_22_n_10\,
      CO(1) => \ap_return_int_reg_reg[0]_i_22_n_11\,
      CO(0) => \ap_return_int_reg_reg[0]_i_22_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => Q_fu_1590_p17(11 downto 8),
      O(3 downto 0) => \NLW_ap_return_int_reg_reg[0]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_return_int_reg[0]_i_28_n_9\,
      S(2) => \ap_return_int_reg[0]_i_29_n_9\,
      S(1) => \ap_return_int_reg[0]_i_30_n_9\,
      S(0) => \ap_return_int_reg[0]_i_31_n_9\
    );
\ap_return_int_reg_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return_int_reg_reg[0]_i_32_n_9\,
      CO(3) => \ap_return_int_reg_reg[0]_i_27_n_9\,
      CO(2) => \ap_return_int_reg_reg[0]_i_27_n_10\,
      CO(1) => \ap_return_int_reg_reg[0]_i_27_n_11\,
      CO(0) => \ap_return_int_reg_reg[0]_i_27_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => Q_fu_1590_p17(7 downto 4),
      O(3 downto 0) => \NLW_ap_return_int_reg_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_return_int_reg[0]_i_33_n_9\,
      S(2) => \ap_return_int_reg[0]_i_34_n_9\,
      S(1) => \ap_return_int_reg[0]_i_35_n_9\,
      S(0) => \ap_return_int_reg[0]_i_36_n_9\
    );
\ap_return_int_reg_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return_int_reg_reg[0]_i_7_n_9\,
      CO(3) => \ap_return_int_reg_reg[0]_i_3_n_9\,
      CO(2) => \ap_return_int_reg_reg[0]_i_3_n_10\,
      CO(1) => \ap_return_int_reg_reg[0]_i_3_n_11\,
      CO(0) => \ap_return_int_reg_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_return_int_reg_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \R_56_fu_1499_p3__0\(28 downto 25)
    );
\ap_return_int_reg_reg[0]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_return_int_reg_reg[0]_i_32_n_9\,
      CO(2) => \ap_return_int_reg_reg[0]_i_32_n_10\,
      CO(1) => \ap_return_int_reg_reg[0]_i_32_n_11\,
      CO(0) => \ap_return_int_reg_reg[0]_i_32_n_12\,
      CYINIT => R_56_fu_1499_p3(0),
      DI(3 downto 2) => Q_fu_1590_p17(3 downto 2),
      DI(1) => \R_56_fu_1499_p3__0\(2),
      DI(0) => R_56_fu_1499_p3(1),
      O(3 downto 0) => \NLW_ap_return_int_reg_reg[0]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_return_int_reg[0]_i_38_n_9\,
      S(2) => \ap_return_int_reg[0]_i_39_n_9\,
      S(1) => \ap_return_int_reg[0]_i_40_n_9\,
      S(0) => \ap_return_int_reg[0]_i_41_n_9\
    );
\ap_return_int_reg_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return_int_reg_reg[0]_i_12_n_9\,
      CO(3) => \ap_return_int_reg_reg[0]_i_7_n_9\,
      CO(2) => \ap_return_int_reg_reg[0]_i_7_n_10\,
      CO(1) => \ap_return_int_reg_reg[0]_i_7_n_11\,
      CO(0) => \ap_return_int_reg_reg[0]_i_7_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_return_int_reg_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \R_56_fu_1499_p3__0\(24 downto 21)
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(12),
      Q => ap_return_int_reg(12),
      R => '0'
    );
\ap_return_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(13),
      Q => ap_return_int_reg(13),
      R => '0'
    );
\ap_return_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(14),
      Q => ap_return_int_reg(14),
      R => '0'
    );
\ap_return_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(15),
      Q => ap_return_int_reg(15),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => Q_fu_1590_p17(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(7),
      I1 => tmpQ_15_fu_791_p8(7),
      I2 => tmp_36_reg_1794,
      O => \i__carry__0_i_1_n_9\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(7),
      I1 => tmpQ_18_fu_867_p9(7),
      I2 => sext_ln3367_6_fu_863_p1(22),
      O => \i__carry__0_i_1__0_n_9\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(7),
      I1 => tmpQ_24_fu_1022_p11(7),
      I2 => tmp_42_reg_1855,
      O => \i__carry__0_i_1__1_n_9\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(8),
      I1 => tmp_44_reg_1877,
      I2 => R_36_fu_1091_p3(8),
      O => \i__carry__0_i_1__2_n_9\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(8),
      I1 => tmp_50_reg_1925,
      I2 => R_48_fu_1334_p3(8),
      O => \i__carry__0_i_1__3_n_9\
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_46_reg_1893,
      I1 => R_41_reg_1907(31),
      I2 => R_42_reg_1912(31),
      I3 => tmpQ_33_fu_1257_p14(8),
      O => \i__carry__0_i_1__4_n_9\
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_1_fu_492_p1(6),
      I1 => sext_ln3367_1_fu_492_p1(5),
      O => \i__carry__0_i_1__5_n_9\
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_3_fu_638_p1(13),
      I1 => sext_ln3367_3_fu_638_p1(7),
      O => \i__carry__0_i_1__6_n_9\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(6),
      I1 => tmpQ_15_fu_791_p8(6),
      I2 => tmp_36_reg_1794,
      O => \i__carry__0_i_2_n_9\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(6),
      I1 => tmpQ_18_fu_867_p9(6),
      I2 => sext_ln3367_6_fu_863_p1(22),
      O => \i__carry__0_i_2__0_n_9\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(6),
      I1 => tmpQ_24_fu_1022_p11(6),
      I2 => tmp_42_reg_1855,
      O => \i__carry__0_i_2__1_n_9\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(7),
      I1 => tmp_44_reg_1877,
      I2 => R_36_fu_1091_p3(7),
      O => \i__carry__0_i_2__2_n_9\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(7),
      I1 => tmp_50_reg_1925,
      I2 => R_48_fu_1334_p3(7),
      O => \i__carry__0_i_2__3_n_9\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_46_reg_1893,
      I1 => R_41_reg_1907(31),
      I2 => R_42_reg_1912(31),
      I3 => tmpQ_33_fu_1257_p14(7),
      O => \i__carry__0_i_2__4_n_9\
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_1_fu_492_p1(5),
      I1 => sext_ln3367_1_fu_492_p1(6),
      O => \i__carry__0_i_2__5_n_9\
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_3_fu_638_p1(13),
      I1 => sext_ln3367_3_fu_638_p1(6),
      O => \i__carry__0_i_2__6_n_9\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_3_fu_638_p1(5),
      I1 => tmpQ_9_fu_642_p6(5),
      I2 => sext_ln3367_3_fu_638_p1(13),
      O => \i__carry__0_i_3_n_9\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(5),
      I1 => tmpQ_15_fu_791_p8(5),
      I2 => tmp_36_reg_1794,
      O => \i__carry__0_i_3__0_n_9\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(5),
      I1 => tmpQ_18_fu_867_p9(5),
      I2 => sext_ln3367_6_fu_863_p1(22),
      O => \i__carry__0_i_3__1_n_9\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(5),
      I1 => tmpQ_24_fu_1022_p11(5),
      I2 => tmp_42_reg_1855,
      O => \i__carry__0_i_3__2_n_9\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(6),
      I1 => tmp_44_reg_1877,
      I2 => R_36_fu_1091_p3(6),
      O => \i__carry__0_i_3__3_n_9\
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(6),
      I1 => tmp_50_reg_1925,
      I2 => R_48_fu_1334_p3(6),
      O => \i__carry__0_i_3__4_n_9\
    );
\i__carry__0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_46_reg_1893,
      I1 => R_41_reg_1907(31),
      I2 => R_42_reg_1912(31),
      I3 => tmpQ_33_fu_1257_p14(6),
      O => \i__carry__0_i_3__5_n_9\
    );
\i__carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_1_fu_492_p1(5),
      I1 => sext_ln3367_1_fu_492_p1(5),
      O => \i__carry__0_i_3__6_n_9\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_3_fu_638_p1(4),
      I1 => tmpQ_9_fu_642_p6(4),
      I2 => sext_ln3367_3_fu_638_p1(13),
      O => \i__carry__0_i_4_n_9\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(4),
      I1 => tmpQ_15_fu_791_p8(4),
      I2 => tmp_36_reg_1794,
      O => \i__carry__0_i_4__0_n_9\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(4),
      I1 => tmpQ_18_fu_867_p9(4),
      I2 => sext_ln3367_6_fu_863_p1(22),
      O => \i__carry__0_i_4__1_n_9\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(4),
      I1 => tmpQ_24_fu_1022_p11(4),
      I2 => tmp_42_reg_1855,
      O => \i__carry__0_i_4__2_n_9\
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(5),
      I1 => tmp_44_reg_1877,
      I2 => R_36_fu_1091_p3(5),
      O => \i__carry__0_i_4__3_n_9\
    );
\i__carry__0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(5),
      I1 => tmp_50_reg_1925,
      I2 => R_48_fu_1334_p3(5),
      O => \i__carry__0_i_4__4_n_9\
    );
\i__carry__0_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_46_reg_1893,
      I1 => R_41_reg_1907(31),
      I2 => R_42_reg_1912(31),
      I3 => tmpQ_33_fu_1257_p14(5),
      O => \i__carry__0_i_4__5_n_9\
    );
\i__carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_1_fu_492_p1(5),
      I1 => sext_ln3367_1_fu_492_p1(4),
      O => \i__carry__0_i_4__6_n_9\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A66A5995A99A5"
    )
        port map (
      I0 => tmpQ_33_fu_1257_p14(8),
      I1 => R_42_reg_1912(31),
      I2 => R_41_reg_1907(31),
      I3 => tmp_46_reg_1893,
      I4 => R_41_reg_1907(6),
      I5 => R_42_reg_1912(6),
      O => \i__carry__0_i_5_n_9\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A66A5995A99A5"
    )
        port map (
      I0 => tmpQ_33_fu_1257_p14(7),
      I1 => R_42_reg_1912(31),
      I2 => R_41_reg_1907(31),
      I3 => tmp_46_reg_1893,
      I4 => R_41_reg_1907(5),
      I5 => R_42_reg_1912(5),
      O => \i__carry__0_i_6_n_9\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A66A5995A99A5"
    )
        port map (
      I0 => tmpQ_33_fu_1257_p14(6),
      I1 => R_42_reg_1912(31),
      I2 => R_41_reg_1907(31),
      I3 => tmp_46_reg_1893,
      I4 => R_41_reg_1907(4),
      I5 => R_42_reg_1912(4),
      O => \i__carry__0_i_7_n_9\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A66A5995A99A5"
    )
        port map (
      I0 => tmpQ_33_fu_1257_p14(5),
      I1 => R_42_reg_1912(31),
      I2 => R_41_reg_1907(31),
      I3 => tmp_46_reg_1893,
      I4 => R_41_reg_1907(3),
      I5 => R_42_reg_1912(3),
      O => \i__carry__0_i_8_n_9\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(12),
      I1 => tmp_50_reg_1925,
      I2 => R_48_fu_1334_p3(12),
      O => \i__carry__1_i_1_n_9\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_46_reg_1893,
      I1 => R_41_reg_1907(31),
      I2 => R_42_reg_1912(31),
      I3 => tmpQ_33_fu_1257_p14(12),
      O => \i__carry__1_i_1__0_n_9\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_3_fu_638_p1(10),
      I1 => sext_ln3367_3_fu_638_p1(11),
      O => \i__carry__1_i_1__1_n_9\
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(10),
      I1 => sext_ln3367_5_fu_787_p1(11),
      O => \i__carry__1_i_1__2_n_9\
    );
\i__carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(10),
      I1 => sext_ln3367_6_fu_863_p1(11),
      O => \i__carry__1_i_1__3_n_9\
    );
\i__carry__1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_42_reg_1855,
      I1 => sext_ln3367_8_fu_1018_p1(11),
      O => \i__carry__1_i_1__4_n_9\
    );
\i__carry__1_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(12),
      I1 => tmp_44_reg_1877,
      O => \i__carry__1_i_1__5_n_9\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(10),
      I1 => tmpQ_24_fu_1022_p11(10),
      I2 => tmp_42_reg_1855,
      O => \i__carry__1_i_2_n_9\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(11),
      I1 => tmp_44_reg_1877,
      I2 => R_36_fu_1091_p3(11),
      O => \i__carry__1_i_2__0_n_9\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(11),
      I1 => tmp_50_reg_1925,
      I2 => R_48_fu_1334_p3(11),
      O => \i__carry__1_i_2__1_n_9\
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_46_reg_1893,
      I1 => R_41_reg_1907(31),
      I2 => R_42_reg_1912(31),
      I3 => tmpQ_33_fu_1257_p14(11),
      O => \i__carry__1_i_2__2_n_9\
    );
\i__carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_3_fu_638_p1(9),
      I1 => sext_ln3367_3_fu_638_p1(10),
      O => \i__carry__1_i_2__3_n_9\
    );
\i__carry__1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(9),
      I1 => sext_ln3367_5_fu_787_p1(10),
      O => \i__carry__1_i_2__4_n_9\
    );
\i__carry__1_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(22),
      I1 => sext_ln3367_6_fu_863_p1(10),
      O => \i__carry__1_i_2__5_n_9\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(9),
      I1 => tmpQ_24_fu_1022_p11(9),
      I2 => tmp_42_reg_1855,
      O => \i__carry__1_i_3_n_9\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(10),
      I1 => tmp_44_reg_1877,
      I2 => R_36_fu_1091_p3(10),
      O => \i__carry__1_i_3__0_n_9\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(10),
      I1 => tmp_50_reg_1925,
      I2 => R_48_fu_1334_p3(10),
      O => \i__carry__1_i_3__1_n_9\
    );
\i__carry__1_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_46_reg_1893,
      I1 => R_41_reg_1907(31),
      I2 => R_42_reg_1912(31),
      I3 => tmpQ_33_fu_1257_p14(10),
      O => \i__carry__1_i_3__2_n_9\
    );
\i__carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_3_fu_638_p1(8),
      I1 => sext_ln3367_3_fu_638_p1(9),
      O => \i__carry__1_i_3__3_n_9\
    );
\i__carry__1_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_36_reg_1794,
      I1 => sext_ln3367_5_fu_787_p1(9),
      O => \i__carry__1_i_3__4_n_9\
    );
\i__carry__1_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(22),
      I1 => sext_ln3367_6_fu_863_p1(9),
      O => \i__carry__1_i_3__5_n_9\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(8),
      I1 => tmpQ_18_fu_867_p9(8),
      I2 => sext_ln3367_6_fu_863_p1(22),
      O => \i__carry__1_i_4_n_9\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(8),
      I1 => tmpQ_24_fu_1022_p11(8),
      I2 => tmp_42_reg_1855,
      O => \i__carry__1_i_4__0_n_9\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(9),
      I1 => tmp_44_reg_1877,
      I2 => R_36_fu_1091_p3(9),
      O => \i__carry__1_i_4__1_n_9\
    );
\i__carry__1_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(9),
      I1 => tmp_50_reg_1925,
      I2 => R_48_fu_1334_p3(9),
      O => \i__carry__1_i_4__2_n_9\
    );
\i__carry__1_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_46_reg_1893,
      I1 => R_41_reg_1907(31),
      I2 => R_42_reg_1912(31),
      I3 => tmpQ_33_fu_1257_p14(9),
      O => \i__carry__1_i_4__3_n_9\
    );
\i__carry__1_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_3_fu_638_p1(7),
      I1 => sext_ln3367_3_fu_638_p1(8),
      O => \i__carry__1_i_4__4_n_9\
    );
\i__carry__1_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_36_reg_1794,
      I1 => sext_ln3367_5_fu_787_p1(8),
      O => \i__carry__1_i_4__5_n_9\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A66A5995A99A5"
    )
        port map (
      I0 => tmpQ_33_fu_1257_p14(12),
      I1 => R_42_reg_1912(31),
      I2 => R_41_reg_1907(31),
      I3 => tmp_46_reg_1893,
      I4 => R_41_reg_1907(10),
      I5 => R_42_reg_1912(10),
      O => \i__carry__1_i_5_n_9\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A66A5995A99A5"
    )
        port map (
      I0 => tmpQ_33_fu_1257_p14(11),
      I1 => R_42_reg_1912(31),
      I2 => R_41_reg_1907(31),
      I3 => tmp_46_reg_1893,
      I4 => R_41_reg_1907(9),
      I5 => R_42_reg_1912(9),
      O => \i__carry__1_i_6_n_9\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A66A5995A99A5"
    )
        port map (
      I0 => tmpQ_33_fu_1257_p14(10),
      I1 => R_42_reg_1912(31),
      I2 => R_41_reg_1907(31),
      I3 => tmp_46_reg_1893,
      I4 => R_41_reg_1907(8),
      I5 => R_42_reg_1912(8),
      O => \i__carry__1_i_7_n_9\
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A66A5995A99A5"
    )
        port map (
      I0 => tmpQ_33_fu_1257_p14(9),
      I1 => R_42_reg_1912(31),
      I2 => R_41_reg_1907(31),
      I3 => tmp_46_reg_1893,
      I4 => R_41_reg_1907(7),
      I5 => R_42_reg_1912(7),
      O => \i__carry__1_i_8_n_9\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_3_fu_638_p1(12),
      I1 => sext_ln3367_3_fu_638_p1(13),
      O => \i__carry__2_i_1_n_9\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(14),
      I1 => sext_ln3367_5_fu_787_p1(15),
      O => \i__carry__2_i_1__0_n_9\
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(14),
      I1 => sext_ln3367_6_fu_863_p1(15),
      O => \i__carry__2_i_1__1_n_9\
    );
\i__carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(14),
      I1 => sext_ln3367_8_fu_1018_p1(15),
      O => \i__carry__2_i_1__2_n_9\
    );
\i__carry__2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(15),
      I1 => R_36_fu_1091_p3(16),
      O => \i__carry__2_i_1__3_n_9\
    );
\i__carry__2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(15),
      I1 => R_48_fu_1334_p3(16),
      O => \i__carry__2_i_1__4_n_9\
    );
\i__carry__2_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(13),
      I1 => R_41_reg_1907(13),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(13)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_3_fu_638_p1(11),
      I1 => sext_ln3367_3_fu_638_p1(12),
      O => \i__carry__2_i_2_n_9\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(13),
      I1 => sext_ln3367_5_fu_787_p1(14),
      O => \i__carry__2_i_2__0_n_9\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(13),
      I1 => sext_ln3367_6_fu_863_p1(14),
      O => \i__carry__2_i_2__1_n_9\
    );
\i__carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(13),
      I1 => sext_ln3367_8_fu_1018_p1(14),
      O => \i__carry__2_i_2__2_n_9\
    );
\i__carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(14),
      I1 => R_36_fu_1091_p3(15),
      O => \i__carry__2_i_2__3_n_9\
    );
\i__carry__2_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(15),
      I1 => tmp_50_reg_1925,
      O => \i__carry__2_i_2__4_n_9\
    );
\i__carry__2_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(12),
      I1 => R_41_reg_1907(12),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(12)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_46_reg_1893,
      I1 => R_41_reg_1907(12),
      I2 => R_42_reg_1912(12),
      O => \i__carry__2_i_3_n_9\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(14),
      I1 => tmp_50_reg_1925,
      I2 => R_48_fu_1334_p3(14),
      O => \i__carry__2_i_3__0_n_9\
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(12),
      I1 => sext_ln3367_5_fu_787_p1(13),
      O => \i__carry__2_i_3__1_n_9\
    );
\i__carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(12),
      I1 => sext_ln3367_6_fu_863_p1(13),
      O => \i__carry__2_i_3__2_n_9\
    );
\i__carry__2_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(12),
      I1 => sext_ln3367_8_fu_1018_p1(13),
      O => \i__carry__2_i_3__3_n_9\
    );
\i__carry__2_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(13),
      I1 => R_36_fu_1091_p3(14),
      O => \i__carry__2_i_3__4_n_9\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(13),
      I1 => tmp_50_reg_1925,
      I2 => R_48_fu_1334_p3(13),
      O => \i__carry__2_i_4_n_9\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_46_reg_1893,
      I1 => R_41_reg_1907(31),
      I2 => R_42_reg_1912(31),
      I3 => tmpQ_33_fu_1257_p14(13),
      O => \i__carry__2_i_4__0_n_9\
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(11),
      I1 => sext_ln3367_5_fu_787_p1(12),
      O => \i__carry__2_i_4__1_n_9\
    );
\i__carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(11),
      I1 => sext_ln3367_6_fu_863_p1(12),
      O => \i__carry__2_i_4__2_n_9\
    );
\i__carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_42_reg_1855,
      I1 => sext_ln3367_8_fu_1018_p1(12),
      O => \i__carry__2_i_4__3_n_9\
    );
\i__carry__2_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(12),
      I1 => R_36_fu_1091_p3(13),
      O => \i__carry__2_i_4__4_n_9\
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(13),
      I1 => R_42_reg_1912(13),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(14),
      I4 => R_42_reg_1912(14),
      O => \i__carry__2_i_5_n_9\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(12),
      I1 => R_42_reg_1912(12),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(13),
      I4 => R_42_reg_1912(13),
      O => \i__carry__2_i_6_n_9\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(12),
      I1 => R_42_reg_1912(12),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(31),
      I4 => R_42_reg_1912(31),
      O => \i__carry__2_i_7_n_9\
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A66A5995A99A5"
    )
        port map (
      I0 => tmpQ_33_fu_1257_p14(13),
      I1 => R_42_reg_1912(31),
      I2 => R_41_reg_1907(31),
      I3 => tmp_46_reg_1893,
      I4 => R_41_reg_1907(11),
      I5 => R_42_reg_1912(11),
      O => \i__carry__2_i_8_n_9\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(18),
      I1 => tmp_36_reg_1794,
      O => \i__carry__3_i_1_n_9\
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(18),
      I1 => sext_ln3367_6_fu_863_p1(19),
      O => \i__carry__3_i_1__0_n_9\
    );
\i__carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(18),
      I1 => sext_ln3367_8_fu_1018_p1(19),
      O => \i__carry__3_i_1__1_n_9\
    );
\i__carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(19),
      I1 => R_36_fu_1091_p3(20),
      O => \i__carry__3_i_1__2_n_9\
    );
\i__carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(19),
      I1 => R_48_fu_1334_p3(20),
      O => \i__carry__3_i_1__3_n_9\
    );
\i__carry__3_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(17),
      I1 => R_41_reg_1907(17),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(17)
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(17),
      I1 => sext_ln3367_5_fu_787_p1(18),
      O => \i__carry__3_i_2_n_9\
    );
\i__carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(17),
      I1 => sext_ln3367_6_fu_863_p1(18),
      O => \i__carry__3_i_2__0_n_9\
    );
\i__carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(17),
      I1 => sext_ln3367_8_fu_1018_p1(18),
      O => \i__carry__3_i_2__1_n_9\
    );
\i__carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(18),
      I1 => R_36_fu_1091_p3(19),
      O => \i__carry__3_i_2__2_n_9\
    );
\i__carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(18),
      I1 => R_48_fu_1334_p3(19),
      O => \i__carry__3_i_2__3_n_9\
    );
\i__carry__3_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(16),
      I1 => R_41_reg_1907(16),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(16)
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(16),
      I1 => sext_ln3367_5_fu_787_p1(17),
      O => \i__carry__3_i_3_n_9\
    );
\i__carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(16),
      I1 => sext_ln3367_6_fu_863_p1(17),
      O => \i__carry__3_i_3__0_n_9\
    );
\i__carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(16),
      I1 => sext_ln3367_8_fu_1018_p1(17),
      O => \i__carry__3_i_3__1_n_9\
    );
\i__carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(17),
      I1 => R_36_fu_1091_p3(18),
      O => \i__carry__3_i_3__2_n_9\
    );
\i__carry__3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(17),
      I1 => R_48_fu_1334_p3(18),
      O => \i__carry__3_i_3__3_n_9\
    );
\i__carry__3_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(15),
      I1 => R_41_reg_1907(15),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(15)
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(15),
      I1 => sext_ln3367_5_fu_787_p1(16),
      O => \i__carry__3_i_4_n_9\
    );
\i__carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(15),
      I1 => sext_ln3367_6_fu_863_p1(16),
      O => \i__carry__3_i_4__0_n_9\
    );
\i__carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(15),
      I1 => sext_ln3367_8_fu_1018_p1(16),
      O => \i__carry__3_i_4__1_n_9\
    );
\i__carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(16),
      I1 => R_36_fu_1091_p3(17),
      O => \i__carry__3_i_4__2_n_9\
    );
\i__carry__3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(16),
      I1 => R_48_fu_1334_p3(17),
      O => \i__carry__3_i_4__3_n_9\
    );
\i__carry__3_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(14),
      I1 => R_41_reg_1907(14),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(14)
    );
\i__carry__3_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(17),
      I1 => R_42_reg_1912(17),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(18),
      I4 => R_42_reg_1912(18),
      O => \i__carry__3_i_5_n_9\
    );
\i__carry__3_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(16),
      I1 => R_42_reg_1912(16),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(17),
      I4 => R_42_reg_1912(17),
      O => \i__carry__3_i_6_n_9\
    );
\i__carry__3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(15),
      I1 => R_42_reg_1912(15),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(16),
      I4 => R_42_reg_1912(16),
      O => \i__carry__3_i_7_n_9\
    );
\i__carry__3_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(14),
      I1 => R_42_reg_1912(14),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(15),
      I4 => R_42_reg_1912(15),
      O => \i__carry__3_i_8_n_9\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(21),
      I1 => sext_ln3367_6_fu_863_p1(22),
      O => \i__carry__4_i_1_n_9\
    );
\i__carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(22),
      I1 => sext_ln3367_8_fu_1018_p1(23),
      O => \i__carry__4_i_1__0_n_9\
    );
\i__carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(23),
      I1 => R_36_fu_1091_p3(24),
      O => \i__carry__4_i_1__1_n_9\
    );
\i__carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(23),
      I1 => R_48_fu_1334_p3(24),
      O => \i__carry__4_i_1__2_n_9\
    );
\i__carry__4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(21),
      I1 => R_41_reg_1907(21),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(21)
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(20),
      I1 => sext_ln3367_6_fu_863_p1(21),
      O => \i__carry__4_i_2_n_9\
    );
\i__carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(21),
      I1 => sext_ln3367_8_fu_1018_p1(22),
      O => \i__carry__4_i_2__0_n_9\
    );
\i__carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(22),
      I1 => R_36_fu_1091_p3(23),
      O => \i__carry__4_i_2__1_n_9\
    );
\i__carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(22),
      I1 => R_48_fu_1334_p3(23),
      O => \i__carry__4_i_2__2_n_9\
    );
\i__carry__4_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(20),
      I1 => R_41_reg_1907(20),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(20)
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(19),
      I1 => sext_ln3367_6_fu_863_p1(20),
      O => \i__carry__4_i_3_n_9\
    );
\i__carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(20),
      I1 => sext_ln3367_8_fu_1018_p1(21),
      O => \i__carry__4_i_3__0_n_9\
    );
\i__carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(21),
      I1 => R_36_fu_1091_p3(22),
      O => \i__carry__4_i_3__1_n_9\
    );
\i__carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(21),
      I1 => R_48_fu_1334_p3(22),
      O => \i__carry__4_i_3__2_n_9\
    );
\i__carry__4_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(19),
      I1 => R_41_reg_1907(19),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(19)
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(19),
      I1 => sext_ln3367_8_fu_1018_p1(20),
      O => \i__carry__4_i_4_n_9\
    );
\i__carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(20),
      I1 => R_36_fu_1091_p3(21),
      O => \i__carry__4_i_4__0_n_9\
    );
\i__carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(20),
      I1 => R_48_fu_1334_p3(21),
      O => \i__carry__4_i_4__1_n_9\
    );
\i__carry__4_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(18),
      I1 => R_41_reg_1907(18),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(18)
    );
\i__carry__4_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(21),
      I1 => R_42_reg_1912(21),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(22),
      I4 => R_42_reg_1912(22),
      O => \i__carry__4_i_5_n_9\
    );
\i__carry__4_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(20),
      I1 => R_42_reg_1912(20),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(21),
      I4 => R_42_reg_1912(21),
      O => \i__carry__4_i_6_n_9\
    );
\i__carry__4_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(19),
      I1 => R_42_reg_1912(19),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(20),
      I4 => R_42_reg_1912(20),
      O => \i__carry__4_i_7_n_9\
    );
\i__carry__4_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(18),
      I1 => R_42_reg_1912(18),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(19),
      I4 => R_42_reg_1912(19),
      O => \i__carry__4_i_8_n_9\
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(26),
      I1 => sext_ln3367_8_fu_1018_p1(27),
      O => \i__carry__5_i_1_n_9\
    );
\i__carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(27),
      I1 => R_36_fu_1091_p3(28),
      O => \i__carry__5_i_1__0_n_9\
    );
\i__carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(27),
      I1 => R_48_fu_1334_p3(28),
      O => \i__carry__5_i_1__1_n_9\
    );
\i__carry__5_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(25),
      I1 => R_41_reg_1907(25),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(25)
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(25),
      I1 => sext_ln3367_8_fu_1018_p1(26),
      O => \i__carry__5_i_2_n_9\
    );
\i__carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(26),
      I1 => R_36_fu_1091_p3(27),
      O => \i__carry__5_i_2__0_n_9\
    );
\i__carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(26),
      I1 => R_48_fu_1334_p3(27),
      O => \i__carry__5_i_2__1_n_9\
    );
\i__carry__5_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(24),
      I1 => R_41_reg_1907(24),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(24)
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(24),
      I1 => sext_ln3367_8_fu_1018_p1(25),
      O => \i__carry__5_i_3_n_9\
    );
\i__carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(25),
      I1 => R_36_fu_1091_p3(26),
      O => \i__carry__5_i_3__0_n_9\
    );
\i__carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(25),
      I1 => R_48_fu_1334_p3(26),
      O => \i__carry__5_i_3__1_n_9\
    );
\i__carry__5_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(23),
      I1 => R_41_reg_1907(23),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(23)
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(23),
      I1 => sext_ln3367_8_fu_1018_p1(24),
      O => \i__carry__5_i_4_n_9\
    );
\i__carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(24),
      I1 => R_36_fu_1091_p3(25),
      O => \i__carry__5_i_4__0_n_9\
    );
\i__carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(24),
      I1 => R_48_fu_1334_p3(25),
      O => \i__carry__5_i_4__1_n_9\
    );
\i__carry__5_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(22),
      I1 => R_41_reg_1907(22),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(22)
    );
\i__carry__5_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(25),
      I1 => R_42_reg_1912(25),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(26),
      I4 => R_42_reg_1912(26),
      O => \i__carry__5_i_5_n_9\
    );
\i__carry__5_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(24),
      I1 => R_42_reg_1912(24),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(25),
      I4 => R_42_reg_1912(25),
      O => \i__carry__5_i_6_n_9\
    );
\i__carry__5_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(23),
      I1 => R_42_reg_1912(23),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(24),
      I4 => R_42_reg_1912(24),
      O => \i__carry__5_i_7_n_9\
    );
\i__carry__5_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(22),
      I1 => R_42_reg_1912(22),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(23),
      I4 => R_42_reg_1912(23),
      O => \i__carry__5_i_8_n_9\
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(27),
      I1 => tmp_42_reg_1855,
      O => \i__carry__6_i_1_n_9\
    );
\i__carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(30),
      I1 => tmp_44_reg_1877,
      O => \i__carry__6_i_1__0_n_9\
    );
\i__carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(30),
      I1 => R_48_fu_1334_p3(31),
      O => \i__carry__6_i_1__1_n_9\
    );
\i__carry__6_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(27),
      I1 => R_41_reg_1907(27),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(27)
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(29),
      I1 => R_36_fu_1091_p3(30),
      O => \i__carry__6_i_2_n_9\
    );
\i__carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(29),
      I1 => R_48_fu_1334_p3(30),
      O => \i__carry__6_i_2__0_n_9\
    );
\i__carry__6_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_42_reg_1912(26),
      I1 => R_41_reg_1907(26),
      I2 => tmp_46_reg_1893,
      O => trunc_ln3365_1_fu_1246_p1(26)
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(28),
      I1 => R_42_reg_1912(28),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(29),
      I4 => R_42_reg_1912(29),
      O => \i__carry__6_i_3_n_9\
    );
\i__carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_36_fu_1091_p3(28),
      I1 => R_36_fu_1091_p3(29),
      O => \i__carry__6_i_3__0_n_9\
    );
\i__carry__6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_48_fu_1334_p3(28),
      I1 => R_48_fu_1334_p3(29),
      O => \i__carry__6_i_3__1_n_9\
    );
\i__carry__6_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(27),
      I1 => R_42_reg_1912(27),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(28),
      I4 => R_42_reg_1912(28),
      O => \i__carry__6_i_4_n_9\
    );
\i__carry__6_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => R_41_reg_1907(26),
      I1 => R_42_reg_1912(26),
      I2 => tmp_46_reg_1893,
      I3 => R_41_reg_1907(27),
      I4 => R_42_reg_1912(27),
      O => \i__carry__6_i_5_n_9\
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln3367_1_fu_492_p1(5),
      O => \i__carry_i_1_n_9\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln3367_3_fu_638_p1(13),
      O => \i__carry_i_1__0_n_9\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(3),
      I1 => tmpQ_15_fu_791_p8(3),
      I2 => tmp_36_reg_1794,
      O => \i__carry_i_1__1_n_9\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(22),
      O => \i__carry_i_1__2_n_9\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(3),
      I1 => tmpQ_24_fu_1022_p11(3),
      I2 => tmp_42_reg_1855,
      O => \i__carry_i_1__3_n_9\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(4),
      I1 => tmp_44_reg_1877,
      I2 => R_36_fu_1091_p3(4),
      O => \i__carry_i_1__4_n_9\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(4),
      I1 => tmp_50_reg_1925,
      I2 => R_48_fu_1334_p3(4),
      O => \i__carry_i_1__5_n_9\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_46_reg_1893,
      I1 => R_41_reg_1907(31),
      I2 => R_42_reg_1912(31),
      I3 => tmpQ_33_fu_1257_p14(4),
      O => \i__carry_i_1__6_n_9\
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_1_fu_492_p1(3),
      I1 => tmpQ_3_fu_496_p4(3),
      I2 => sext_ln3367_1_fu_492_p1(5),
      O => \i__carry_i_2_n_9\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_3_fu_638_p1(3),
      I1 => tmpQ_9_fu_642_p6(3),
      I2 => sext_ln3367_3_fu_638_p1(13),
      O => \i__carry_i_2__0_n_9\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(1),
      O => \i__carry_i_2__1_n_9\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(3),
      I1 => tmpQ_18_fu_867_p9(3),
      I2 => sext_ln3367_6_fu_863_p1(22),
      O => \i__carry_i_2__2_n_9\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(1),
      O => \i__carry_i_2__3_n_9\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(3),
      I1 => tmp_44_reg_1877,
      I2 => R_36_fu_1091_p3(3),
      O => \i__carry_i_2__4_n_9\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(3),
      I1 => tmp_50_reg_1925,
      I2 => R_48_fu_1334_p3(3),
      O => \i__carry_i_2__5_n_9\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => tmp_46_reg_1893,
      I1 => R_41_reg_1907(31),
      I2 => R_42_reg_1912(31),
      I3 => tmpQ_33_fu_1257_p14(3),
      O => \i__carry_i_2__6_n_9\
    );
\i__carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_1_fu_492_p1(2),
      I1 => tmpQ_3_fu_496_p4(2),
      I2 => sext_ln3367_1_fu_492_p1(5),
      O => \i__carry_i_3_n_9\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_3_fu_638_p1(2),
      I1 => tmpQ_9_fu_642_p6(2),
      I2 => sext_ln3367_3_fu_638_p1(13),
      O => \i__carry_i_3__0_n_9\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln3367_5_fu_787_p1(0),
      I1 => tmp_36_reg_1794,
      O => \i__carry_i_3__1_n_9\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(2),
      I1 => tmpQ_18_fu_867_p9(2),
      I2 => sext_ln3367_6_fu_863_p1(22),
      O => \i__carry_i_3__2_n_9\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln3367_8_fu_1018_p1(0),
      I1 => tmp_42_reg_1855,
      O => \i__carry_i_3__3_n_9\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_27_fu_1097_p12(2),
      I1 => tmp_44_reg_1877,
      I2 => R_36_fu_1091_p3(2),
      O => \i__carry_i_3__4_n_9\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A66A5995A99A5"
    )
        port map (
      I0 => tmpQ_33_fu_1257_p14(4),
      I1 => R_42_reg_1912(31),
      I2 => R_41_reg_1907(31),
      I3 => tmp_46_reg_1893,
      I4 => R_41_reg_1907(2),
      I5 => R_42_reg_1912(2),
      O => \i__carry_i_3__5_n_9\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmpQ_36_fu_1340_p15(2),
      I1 => tmp_50_reg_1925,
      I2 => R_48_fu_1334_p3(2),
      O => \i__carry_i_3__6_n_9\
    );
\i__carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln3367_1_fu_492_p1(1),
      O => \i__carry_i_4_n_9\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln3367_3_fu_638_p1(1),
      O => \i__carry_i_4__0_n_9\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(1),
      O => \i__carry_i_4__1_n_9\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_36_fu_1091_p3(1),
      O => \i__carry_i_4__2_n_9\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A66A5995A99A5"
    )
        port map (
      I0 => tmpQ_33_fu_1257_p14(3),
      I1 => R_42_reg_1912(31),
      I2 => R_41_reg_1907(31),
      I3 => tmp_46_reg_1893,
      I4 => R_41_reg_1907(1),
      I5 => R_42_reg_1912(1),
      O => \i__carry_i_4__3_n_9\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_48_fu_1334_p3(1),
      O => \i__carry_i_4__4_n_9\
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln3367_1_fu_492_p1(0),
      I1 => sext_ln3367_1_fu_492_p1(5),
      O => \i__carry_i_5_n_9\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln3367_3_fu_638_p1(0),
      I1 => sext_ln3367_3_fu_638_p1(13),
      O => \i__carry_i_5__0_n_9\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln3367_6_fu_863_p1(0),
      I1 => sext_ln3367_6_fu_863_p1(22),
      O => \i__carry_i_5__1_n_9\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => R_41_reg_1907(0),
      O => trunc_ln3365_1_fu_1246_p1(0)
    );
\i__carry_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1715_pp0_iter6_reg(1),
      O => \i__carry_i_6_n_9\
    );
\icmp_ln3372_reg_1617[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \D_int_reg_reg_n_9_[31]\,
      I1 => \D_int_reg_reg_n_9_[30]\,
      O => tmpQ_fu_294_p3(2)
    );
\icmp_ln3372_reg_1617_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_3_fu_496_p4(3),
      Q => tmpQ_9_fu_642_p6(5),
      R => '0'
    );
\icmp_ln3372_reg_1617_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_9_fu_642_p6(5),
      Q => tmpQ_15_fu_791_p8(7),
      R => '0'
    );
\icmp_ln3372_reg_1617_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_15_fu_791_p8(7),
      Q => tmpQ_18_fu_867_p9(8),
      R => '0'
    );
\icmp_ln3372_reg_1617_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_18_fu_867_p9(8),
      Q => tmpQ_24_fu_1022_p11(10),
      R => '0'
    );
\icmp_ln3372_reg_1617_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_24_fu_1022_p11(10),
      Q => tmpQ_27_fu_1097_p12(11),
      R => '0'
    );
\icmp_ln3372_reg_1617_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_27_fu_1097_p12(11),
      Q => tmpQ_33_fu_1257_p14(13),
      R => '0'
    );
\icmp_ln3372_reg_1617_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_33_fu_1257_p14(13),
      Q => tmpQ_36_fu_1340_p15(14),
      R => '0'
    );
\icmp_ln3372_reg_1617_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_36_fu_1340_p15(14),
      Q => Q_fu_1590_p17(15),
      R => '0'
    );
\icmp_ln3372_reg_1617_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_fu_294_p3(2),
      Q => tmpQ_3_fu_496_p4(3),
      R => '0'
    );
\tmp1_reg_207[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4747FF00"
    )
        port map (
      I0 => R_58_fu_1554_p2(31),
      I1 => \tmp1_reg_207[0]_i_2_n_9\,
      I2 => R_57_fu_1538_p22_out(31),
      I3 => ap_return_int_reg(0),
      I4 => ap_ce_reg,
      O => D(0)
    );
\tmp1_reg_207[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => R_54_reg_1959(31),
      I1 => R_53_reg_1954(31),
      I2 => tmp_52_reg_1943,
      O => \tmp1_reg_207[0]_i_2_n_9\
    );
\tmp1_reg_207[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q_fu_1590_p17(10),
      I1 => ap_return_int_reg(10),
      I2 => ap_ce_reg,
      O => D(10)
    );
\tmp1_reg_207[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q_fu_1590_p17(11),
      I1 => ap_return_int_reg(11),
      I2 => ap_ce_reg,
      O => D(11)
    );
\tmp1_reg_207[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q_fu_1590_p17(12),
      I1 => ap_return_int_reg(12),
      I2 => ap_ce_reg,
      O => D(12)
    );
\tmp1_reg_207[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q_fu_1590_p17(13),
      I1 => ap_return_int_reg(13),
      I2 => ap_ce_reg,
      O => D(13)
    );
\tmp1_reg_207[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q_fu_1590_p17(14),
      I1 => ap_return_int_reg(14),
      I2 => ap_ce_reg,
      O => D(14)
    );
\tmp1_reg_207[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q_fu_1590_p17(15),
      I1 => ap_return_int_reg(15),
      I2 => ap_ce_reg,
      O => D(15)
    );
\tmp1_reg_207[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5353FF00"
    )
        port map (
      I0 => R_54_reg_1959(31),
      I1 => R_53_reg_1954(31),
      I2 => tmp_52_reg_1943,
      I3 => ap_return_int_reg(1),
      I4 => ap_ce_reg,
      O => D(1)
    );
\tmp1_reg_207[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q_fu_1590_p17(2),
      I1 => ap_return_int_reg(2),
      I2 => ap_ce_reg,
      O => D(2)
    );
\tmp1_reg_207[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q_fu_1590_p17(3),
      I1 => ap_return_int_reg(3),
      I2 => ap_ce_reg,
      O => D(3)
    );
\tmp1_reg_207[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q_fu_1590_p17(4),
      I1 => ap_return_int_reg(4),
      I2 => ap_ce_reg,
      O => D(4)
    );
\tmp1_reg_207[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q_fu_1590_p17(5),
      I1 => ap_return_int_reg(5),
      I2 => ap_ce_reg,
      O => D(5)
    );
\tmp1_reg_207[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q_fu_1590_p17(6),
      I1 => ap_return_int_reg(6),
      I2 => ap_ce_reg,
      O => D(6)
    );
\tmp1_reg_207[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q_fu_1590_p17(7),
      I1 => ap_return_int_reg(7),
      I2 => ap_ce_reg,
      O => D(7)
    );
\tmp1_reg_207[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q_fu_1590_p17(8),
      I1 => ap_return_int_reg(8),
      I2 => ap_ce_reg,
      O => D(8)
    );
\tmp1_reg_207[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q_fu_1590_p17(9),
      I1 => ap_return_int_reg(9),
      I2 => ap_ce_reg,
      O => D(9)
    );
\tmp_29_reg_1665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \D_int_reg_reg_n_9_[26]\,
      Q => sext_ln3367_1_fu_492_p1(0),
      R => '0'
    );
\tmp_29_reg_1665_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \D_int_reg_reg_n_9_[27]\,
      Q => sext_ln3367_1_fu_492_p1(1),
      R => '0'
    );
\tmp_31_reg_1670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \D_int_reg_reg_n_9_[24]\,
      Q => tmp_31_reg_1670(0),
      R => '0'
    );
\tmp_31_reg_1670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \D_int_reg_reg_n_9_[25]\,
      Q => tmp_31_reg_1670(1),
      R => '0'
    );
\tmp_33_reg_1675_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmp_33_reg_1675(0),
      Q => sext_ln3367_3_fu_638_p1(0),
      R => '0'
    );
\tmp_33_reg_1675_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmp_33_reg_1675(1),
      Q => sext_ln3367_3_fu_638_p1(1),
      R => '0'
    );
\tmp_33_reg_1675_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \D_int_reg_reg_n_9_[22]\,
      Q => tmp_33_reg_1675(0),
      R => '0'
    );
\tmp_33_reg_1675_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \D_int_reg_reg_n_9_[23]\,
      Q => tmp_33_reg_1675(1),
      R => '0'
    );
\tmp_35_reg_1680_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmp_35_reg_1680(0),
      Q => tmp_35_reg_1680_pp0_iter1_reg(0),
      R => '0'
    );
\tmp_35_reg_1680_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmp_35_reg_1680(1),
      Q => tmp_35_reg_1680_pp0_iter1_reg(1),
      R => '0'
    );
\tmp_35_reg_1680_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \D_int_reg_reg_n_9_[20]\,
      Q => tmp_35_reg_1680(0),
      R => '0'
    );
\tmp_35_reg_1680_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \D_int_reg_reg_n_9_[21]\,
      Q => tmp_35_reg_1680(1),
      R => '0'
    );
\tmp_36_reg_1794[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => R_15_fu_684_p3(13),
      I1 => xor_ln3372_3_fu_699_p2,
      O => \tmp_36_reg_1794[0]_i_2_n_9\
    );
\tmp_36_reg_1794[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_15_fu_684_p3(12),
      I1 => R_15_fu_684_p3(13),
      O => \tmp_36_reg_1794[0]_i_3_n_9\
    );
\tmp_36_reg_1794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_19_fu_760_p3(17),
      Q => tmp_36_reg_1794,
      R => '0'
    );
\tmp_36_reg_1794_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_19_reg_1789_reg[14]_i_1_n_9\,
      CO(3 downto 2) => \NLW_tmp_36_reg_1794_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_36_reg_1794_reg[0]_i_1_n_11\,
      CO(0) => \tmp_36_reg_1794_reg[0]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => R_15_fu_684_p3(13 downto 12),
      O(3) => \NLW_tmp_36_reg_1794_reg[0]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => R_19_fu_760_p3(17 downto 15),
      S(3 downto 2) => B"01",
      S(1) => \tmp_36_reg_1794[0]_i_2_n_9\,
      S(0) => \tmp_36_reg_1794[0]_i_3_n_9\
    );
\tmp_37_reg_1685_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[18]\,
      Q => \tmp_37_reg_1685_pp0_iter1_reg_reg[0]_srl2_n_9\
    );
\tmp_37_reg_1685_pp0_iter1_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[19]\,
      Q => \tmp_37_reg_1685_pp0_iter1_reg_reg[1]_srl2_n_9\
    );
\tmp_37_reg_1685_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_37_reg_1685_pp0_iter1_reg_reg[0]_srl2_n_9\,
      Q => sext_ln3367_5_fu_787_p1(0),
      R => '0'
    );
\tmp_37_reg_1685_pp0_iter2_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_37_reg_1685_pp0_iter1_reg_reg[1]_srl2_n_9\,
      Q => sext_ln3367_5_fu_787_p1(1),
      R => '0'
    );
\tmp_39_reg_1690_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[16]\,
      Q => \tmp_39_reg_1690_pp0_iter2_reg_reg[0]_srl3_n_9\
    );
\tmp_39_reg_1690_pp0_iter2_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[17]\,
      Q => \tmp_39_reg_1690_pp0_iter2_reg_reg[1]_srl3_n_9\
    );
\tmp_39_reg_1690_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_39_reg_1690_pp0_iter2_reg_reg[0]_srl3_n_9\,
      Q => sext_ln3367_6_fu_863_p1(0),
      R => '0'
    );
\tmp_39_reg_1690_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_39_reg_1690_pp0_iter2_reg_reg[1]_srl3_n_9\,
      Q => sext_ln3367_6_fu_863_p1(1),
      R => '0'
    );
\tmp_41_reg_1695_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[14]\,
      Q => \tmp_41_reg_1695_pp0_iter2_reg_reg[0]_srl3_n_9\
    );
\tmp_41_reg_1695_pp0_iter2_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[15]\,
      Q => \tmp_41_reg_1695_pp0_iter2_reg_reg[1]_srl3_n_9\
    );
\tmp_41_reg_1695_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_41_reg_1695_pp0_iter2_reg_reg[0]_srl3_n_9\,
      Q => tmp_41_reg_1695_pp0_iter3_reg(0),
      R => '0'
    );
\tmp_41_reg_1695_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_41_reg_1695_pp0_iter2_reg_reg[1]_srl3_n_9\,
      Q => tmp_41_reg_1695_pp0_iter3_reg(1),
      R => '0'
    );
\tmp_42_reg_1855[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => R_27_fu_912_p3(22),
      I1 => xor_ln3372_6_fu_927_p2,
      O => \tmp_42_reg_1855[0]_i_2_n_9\
    );
\tmp_42_reg_1855[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_27_fu_912_p3(21),
      I1 => R_27_fu_912_p3(22),
      O => \tmp_42_reg_1855[0]_i_3_n_9\
    );
\tmp_42_reg_1855[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_27_fu_912_p3(20),
      I1 => R_27_fu_912_p3(21),
      O => \tmp_42_reg_1855[0]_i_4_n_9\
    );
\tmp_42_reg_1855_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => R_31_fu_991_p3(26),
      Q => tmp_42_reg_1855,
      R => '0'
    );
\tmp_42_reg_1855_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_31_reg_1850_reg[22]_i_1_n_9\,
      CO(3) => \NLW_tmp_42_reg_1855_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_42_reg_1855_reg[0]_i_1_n_10\,
      CO(1) => \tmp_42_reg_1855_reg[0]_i_1_n_11\,
      CO(0) => \tmp_42_reg_1855_reg[0]_i_1_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => R_27_fu_912_p3(22 downto 20),
      O(3 downto 0) => R_31_fu_991_p3(26 downto 23),
      S(3) => '1',
      S(2) => \tmp_42_reg_1855[0]_i_2_n_9\,
      S(1) => \tmp_42_reg_1855[0]_i_3_n_9\,
      S(0) => \tmp_42_reg_1855[0]_i_4_n_9\
    );
\tmp_43_reg_1700_pp0_iter3_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[12]\,
      Q => \tmp_43_reg_1700_pp0_iter3_reg_reg[0]_srl4_n_9\
    );
\tmp_43_reg_1700_pp0_iter3_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[13]\,
      Q => \tmp_43_reg_1700_pp0_iter3_reg_reg[1]_srl4_n_9\
    );
\tmp_43_reg_1700_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_43_reg_1700_pp0_iter3_reg_reg[0]_srl4_n_9\,
      Q => sext_ln3367_8_fu_1018_p1(0),
      R => '0'
    );
\tmp_43_reg_1700_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_43_reg_1700_pp0_iter3_reg_reg[1]_srl4_n_9\,
      Q => sext_ln3367_8_fu_1018_p1(1),
      R => '0'
    );
\tmp_44_reg_1877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmp_44_fu_1077_p3,
      Q => tmp_44_reg_1877,
      R => '0'
    );
\tmp_45_reg_1705_pp0_iter4_reg_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[10]\,
      Q => \tmp_45_reg_1705_pp0_iter4_reg_reg[0]_srl5_n_9\
    );
\tmp_45_reg_1705_pp0_iter4_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[11]\,
      Q => \tmp_45_reg_1705_pp0_iter4_reg_reg[1]_srl5_n_9\
    );
\tmp_45_reg_1705_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_45_reg_1705_pp0_iter4_reg_reg[0]_srl5_n_9\,
      Q => R_36_fu_1091_p3(0),
      R => '0'
    );
\tmp_45_reg_1705_pp0_iter5_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_45_reg_1705_pp0_iter4_reg_reg[1]_srl5_n_9\,
      Q => R_36_fu_1091_p3(1),
      R => '0'
    );
\tmp_46_reg_1893_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmp_46_fu_1152_p3,
      Q => tmp_46_reg_1893,
      R => '0'
    );
\tmp_47_reg_1710_pp0_iter4_reg_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[8]\,
      Q => \tmp_47_reg_1710_pp0_iter4_reg_reg[0]_srl5_n_9\
    );
\tmp_47_reg_1710_pp0_iter4_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[9]\,
      Q => \tmp_47_reg_1710_pp0_iter4_reg_reg[1]_srl5_n_9\
    );
\tmp_47_reg_1710_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_47_reg_1710_pp0_iter4_reg_reg[0]_srl5_n_9\,
      Q => R_40_fu_1170_p3(0),
      R => '0'
    );
\tmp_47_reg_1710_pp0_iter5_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_47_reg_1710_pp0_iter4_reg_reg[1]_srl5_n_9\,
      Q => R_40_fu_1170_p3(1),
      R => '0'
    );
\tmp_49_reg_1715_pp0_iter5_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[6]\,
      Q => \tmp_49_reg_1715_pp0_iter5_reg_reg[0]_srl6_n_9\
    );
\tmp_49_reg_1715_pp0_iter5_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[7]\,
      Q => \tmp_49_reg_1715_pp0_iter5_reg_reg[1]_srl6_n_9\
    );
\tmp_49_reg_1715_pp0_iter6_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_49_reg_1715_pp0_iter5_reg_reg[0]_srl6_n_9\,
      Q => tmp_49_reg_1715_pp0_iter6_reg(0),
      R => '0'
    );
\tmp_49_reg_1715_pp0_iter6_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_49_reg_1715_pp0_iter5_reg_reg[1]_srl6_n_9\,
      Q => tmp_49_reg_1715_pp0_iter6_reg(1),
      R => '0'
    );
\tmp_50_reg_1925_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmp_50_fu_1316_p3,
      Q => tmp_50_reg_1925,
      R => '0'
    );
\tmp_51_reg_1720_pp0_iter6_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => p_0_in(0),
      Q => \tmp_51_reg_1720_pp0_iter6_reg_reg[0]_srl7_n_9\
    );
\tmp_51_reg_1720_pp0_iter6_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => p_0_in(1),
      Q => \tmp_51_reg_1720_pp0_iter6_reg_reg[1]_srl7_n_9\
    );
\tmp_51_reg_1720_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_51_reg_1720_pp0_iter6_reg_reg[0]_srl7_n_9\,
      Q => R_48_fu_1334_p3(0),
      R => '0'
    );
\tmp_51_reg_1720_pp0_iter7_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_51_reg_1720_pp0_iter6_reg_reg[1]_srl7_n_9\,
      Q => R_48_fu_1334_p3(1),
      R => '0'
    );
\tmp_52_reg_1943_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmp_52_fu_1398_p3,
      Q => tmp_52_reg_1943,
      R => '0'
    );
\tmp_53_reg_1725_pp0_iter6_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[2]\,
      Q => \tmp_53_reg_1725_pp0_iter6_reg_reg[0]_srl7_n_9\
    );
\tmp_53_reg_1725_pp0_iter6_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[3]\,
      Q => \tmp_53_reg_1725_pp0_iter6_reg_reg[1]_srl7_n_9\
    );
\tmp_53_reg_1725_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_53_reg_1725_pp0_iter6_reg_reg[0]_srl7_n_9\,
      Q => R_52_fu_1416_p3(0),
      R => '0'
    );
\tmp_53_reg_1725_pp0_iter7_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_53_reg_1725_pp0_iter6_reg_reg[1]_srl7_n_9\,
      Q => R_52_fu_1416_p3(1),
      R => '0'
    );
\tmp_55_reg_1612_pp0_iter7_reg_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[0]\,
      Q => \tmp_55_reg_1612_pp0_iter7_reg_reg[0]_srl8_n_9\
    );
\tmp_55_reg_1612_pp0_iter7_reg_reg[1]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \D_int_reg_reg_n_9_[1]\,
      Q => \tmp_55_reg_1612_pp0_iter7_reg_reg[1]_srl8_n_9\
    );
\tmp_55_reg_1612_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_55_reg_1612_pp0_iter7_reg_reg[0]_srl8_n_9\,
      Q => R_56_fu_1499_p3(0),
      R => '0'
    );
\tmp_55_reg_1612_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \tmp_55_reg_1612_pp0_iter7_reg_reg[1]_srl8_n_9\,
      Q => R_56_fu_1499_p3(1),
      R => '0'
    );
\trunc_ln3365_2_reg_1938[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_49_reg_1715_pp0_iter6_reg(0),
      O => \trunc_ln3365_2_reg_1938[0]_i_1_n_9\
    );
\trunc_ln3365_2_reg_1938_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \trunc_ln3365_2_reg_1938[0]_i_1_n_9\,
      Q => R_48_fu_1334_p3(2),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__1_n_15\,
      Q => R_48_fu_1334_p3(12),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__1_n_14\,
      Q => R_48_fu_1334_p3(13),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__1_n_13\,
      Q => R_48_fu_1334_p3(14),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__2_n_16\,
      Q => R_48_fu_1334_p3(15),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__2_n_15\,
      Q => R_48_fu_1334_p3(16),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__2_n_14\,
      Q => R_48_fu_1334_p3(17),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__2_n_13\,
      Q => R_48_fu_1334_p3(18),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__3_n_16\,
      Q => R_48_fu_1334_p3(19),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__3_n_15\,
      Q => R_48_fu_1334_p3(20),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__3_n_14\,
      Q => R_48_fu_1334_p3(21),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry_n_16\,
      Q => R_48_fu_1334_p3(3),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__3_n_13\,
      Q => R_48_fu_1334_p3(22),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__4_n_16\,
      Q => R_48_fu_1334_p3(23),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__4_n_15\,
      Q => R_48_fu_1334_p3(24),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__4_n_14\,
      Q => R_48_fu_1334_p3(25),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__4_n_13\,
      Q => R_48_fu_1334_p3(26),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__5_n_16\,
      Q => R_48_fu_1334_p3(27),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__5_n_15\,
      Q => R_48_fu_1334_p3(28),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__5_n_14\,
      Q => R_48_fu_1334_p3(29),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__5_n_13\,
      Q => R_48_fu_1334_p3(30),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__6_n_16\,
      Q => R_48_fu_1334_p3(31),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry_n_15\,
      Q => R_48_fu_1334_p3(4),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry_n_14\,
      Q => R_48_fu_1334_p3(5),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry_n_13\,
      Q => R_48_fu_1334_p3(6),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__0_n_16\,
      Q => R_48_fu_1334_p3(7),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__0_n_15\,
      Q => R_48_fu_1334_p3(8),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__0_n_14\,
      Q => R_48_fu_1334_p3(9),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__0_n_13\,
      Q => R_48_fu_1334_p3(10),
      R => '0'
    );
\trunc_ln3365_2_reg_1938_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \_inferred__30/i__carry__1_n_16\,
      Q => R_48_fu_1334_p3(11),
      R => '0'
    );
\xor_ln3372_10_reg_1917[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_46_reg_1893,
      I1 => R_41_reg_1907(31),
      I2 => R_42_reg_1912(31),
      O => tmpQ_33_fu_1257_p14(2)
    );
\xor_ln3372_10_reg_1917_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_36_fu_1340_p15(3),
      Q => Q_fu_1590_p17(4),
      R => '0'
    );
\xor_ln3372_10_reg_1917_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_33_fu_1257_p14(2),
      Q => tmpQ_36_fu_1340_p15(3),
      R => '0'
    );
\xor_ln3372_11_reg_1930[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_50_fu_1316_p3,
      O => xor_ln3372_11_fu_1324_p2
    );
\xor_ln3372_11_reg_1930_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_36_fu_1340_p15(2),
      Q => Q_fu_1590_p17(3),
      R => '0'
    );
\xor_ln3372_11_reg_1930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => xor_ln3372_11_fu_1324_p2,
      Q => tmpQ_36_fu_1340_p15(2),
      R => '0'
    );
\xor_ln3372_12_reg_1948[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_52_fu_1398_p3,
      O => xor_ln3372_12_fu_1406_p2
    );
\xor_ln3372_12_reg_1948_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => xor_ln3372_12_fu_1406_p2,
      Q => Q_fu_1590_p17(2),
      R => '0'
    );
\xor_ln3372_1_reg_1730_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_9_fu_642_p6(3),
      Q => tmpQ_15_fu_791_p8(5),
      R => '0'
    );
\xor_ln3372_1_reg_1730_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_15_fu_791_p8(5),
      Q => tmpQ_18_fu_867_p9(6),
      R => '0'
    );
\xor_ln3372_1_reg_1730_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_18_fu_867_p9(6),
      Q => tmpQ_24_fu_1022_p11(8),
      R => '0'
    );
\xor_ln3372_1_reg_1730_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_24_fu_1022_p11(8),
      Q => tmpQ_27_fu_1097_p12(9),
      R => '0'
    );
\xor_ln3372_1_reg_1730_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_27_fu_1097_p12(9),
      Q => tmpQ_33_fu_1257_p14(11),
      R => '0'
    );
\xor_ln3372_1_reg_1730_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_33_fu_1257_p14(11),
      Q => tmpQ_36_fu_1340_p15(12),
      R => '0'
    );
\xor_ln3372_1_reg_1730_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_36_fu_1340_p15(12),
      Q => Q_fu_1590_p17(13),
      R => '0'
    );
\xor_ln3372_1_reg_1730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => xor_ln3372_1_fu_551_p2,
      Q => tmpQ_9_fu_642_p6(3),
      R => '0'
    );
\xor_ln3372_1_reg_1730_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__3/i__carry__0_n_9\,
      CO(3 downto 1) => \NLW_xor_ln3372_1_reg_1730_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => xor_ln3372_1_fu_551_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_xor_ln3372_1_reg_1730_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\xor_ln3372_2_reg_1757[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => R_7_fu_536_p3(7),
      I1 => xor_ln3372_1_fu_551_p2,
      O => \xor_ln3372_2_reg_1757[0]_i_2_n_9\
    );
\xor_ln3372_2_reg_1757[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_7_fu_536_p3(6),
      I1 => R_7_fu_536_p3(7),
      O => \xor_ln3372_2_reg_1757[0]_i_3_n_9\
    );
\xor_ln3372_2_reg_1757[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_7_fu_536_p3(5),
      I1 => R_7_fu_536_p3(6),
      O => \xor_ln3372_2_reg_1757[0]_i_4_n_9\
    );
\xor_ln3372_2_reg_1757[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R_7_fu_536_p3(4),
      I1 => R_7_fu_536_p3(5),
      O => \xor_ln3372_2_reg_1757[0]_i_5_n_9\
    );
\xor_ln3372_2_reg_1757_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_9_fu_642_p6(2),
      Q => tmpQ_15_fu_791_p8(4),
      R => '0'
    );
\xor_ln3372_2_reg_1757_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_15_fu_791_p8(4),
      Q => tmpQ_18_fu_867_p9(5),
      R => '0'
    );
\xor_ln3372_2_reg_1757_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_18_fu_867_p9(5),
      Q => tmpQ_24_fu_1022_p11(7),
      R => '0'
    );
\xor_ln3372_2_reg_1757_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_24_fu_1022_p11(7),
      Q => tmpQ_27_fu_1097_p12(8),
      R => '0'
    );
\xor_ln3372_2_reg_1757_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_27_fu_1097_p12(8),
      Q => tmpQ_33_fu_1257_p14(10),
      R => '0'
    );
\xor_ln3372_2_reg_1757_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_33_fu_1257_p14(10),
      Q => tmpQ_36_fu_1340_p15(11),
      R => '0'
    );
\xor_ln3372_2_reg_1757_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_36_fu_1340_p15(11),
      Q => Q_fu_1590_p17(12),
      R => '0'
    );
\xor_ln3372_2_reg_1757_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => xor_ln3372_2_fu_626_p2,
      Q => tmpQ_9_fu_642_p6(2),
      R => '0'
    );
\xor_ln3372_2_reg_1757_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_11_reg_1747_reg[6]_i_1_n_9\,
      CO(3) => xor_ln3372_2_fu_626_p2,
      CO(2) => \xor_ln3372_2_reg_1757_reg[0]_i_1_n_10\,
      CO(1) => \xor_ln3372_2_reg_1757_reg[0]_i_1_n_11\,
      CO(0) => \xor_ln3372_2_reg_1757_reg[0]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => R_7_fu_536_p3(7 downto 4),
      O(3) => \xor_ln3372_2_reg_1757_reg[0]_i_1_n_13\,
      O(2) => \xor_ln3372_2_reg_1757_reg[0]_i_1_n_14\,
      O(1) => \xor_ln3372_2_reg_1757_reg[0]_i_1_n_15\,
      O(0) => \xor_ln3372_2_reg_1757_reg[0]_i_1_n_16\,
      S(3) => \xor_ln3372_2_reg_1757[0]_i_2_n_9\,
      S(2) => \xor_ln3372_2_reg_1757[0]_i_3_n_9\,
      S(1) => \xor_ln3372_2_reg_1757[0]_i_4_n_9\,
      S(0) => \xor_ln3372_2_reg_1757[0]_i_5_n_9\
    );
\xor_ln3372_3_reg_1774_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_15_fu_791_p8(3),
      Q => tmpQ_18_fu_867_p9(4),
      R => '0'
    );
\xor_ln3372_3_reg_1774_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_18_fu_867_p9(4),
      Q => tmpQ_24_fu_1022_p11(6),
      R => '0'
    );
\xor_ln3372_3_reg_1774_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_24_fu_1022_p11(6),
      Q => tmpQ_27_fu_1097_p12(7),
      R => '0'
    );
\xor_ln3372_3_reg_1774_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_27_fu_1097_p12(7),
      Q => tmpQ_33_fu_1257_p14(9),
      R => '0'
    );
\xor_ln3372_3_reg_1774_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_33_fu_1257_p14(9),
      Q => tmpQ_36_fu_1340_p15(10),
      R => '0'
    );
\xor_ln3372_3_reg_1774_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_36_fu_1340_p15(10),
      Q => Q_fu_1590_p17(11),
      R => '0'
    );
\xor_ln3372_3_reg_1774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => xor_ln3372_3_fu_699_p2,
      Q => tmpQ_15_fu_791_p8(3),
      R => '0'
    );
\xor_ln3372_4_reg_1800[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_36_reg_1794,
      O => tmpQ_15_fu_791_p8(2)
    );
\xor_ln3372_4_reg_1800_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_18_fu_867_p9(3),
      Q => tmpQ_24_fu_1022_p11(5),
      R => '0'
    );
\xor_ln3372_4_reg_1800_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_24_fu_1022_p11(5),
      Q => tmpQ_27_fu_1097_p12(6),
      R => '0'
    );
\xor_ln3372_4_reg_1800_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_27_fu_1097_p12(6),
      Q => tmpQ_33_fu_1257_p14(8),
      R => '0'
    );
\xor_ln3372_4_reg_1800_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_33_fu_1257_p14(8),
      Q => tmpQ_36_fu_1340_p15(9),
      R => '0'
    );
\xor_ln3372_4_reg_1800_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_36_fu_1340_p15(9),
      Q => Q_fu_1590_p17(10),
      R => '0'
    );
\xor_ln3372_4_reg_1800_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_15_fu_791_p8(2),
      Q => tmpQ_18_fu_867_p9(3),
      R => '0'
    );
\xor_ln3372_5_reg_1824_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_18_fu_867_p9(2),
      Q => tmpQ_24_fu_1022_p11(4),
      R => '0'
    );
\xor_ln3372_5_reg_1824_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_24_fu_1022_p11(4),
      Q => tmpQ_27_fu_1097_p12(5),
      R => '0'
    );
\xor_ln3372_5_reg_1824_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_27_fu_1097_p12(5),
      Q => tmpQ_33_fu_1257_p14(7),
      R => '0'
    );
\xor_ln3372_5_reg_1824_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_33_fu_1257_p14(7),
      Q => tmpQ_36_fu_1340_p15(8),
      R => '0'
    );
\xor_ln3372_5_reg_1824_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_36_fu_1340_p15(8),
      Q => Q_fu_1590_p17(9),
      R => '0'
    );
\xor_ln3372_5_reg_1824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => xor_ln3372_5_fu_851_p2,
      Q => tmpQ_18_fu_867_p9(2),
      R => '0'
    );
\xor_ln3372_6_reg_1838_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_24_fu_1022_p11(3),
      Q => tmpQ_27_fu_1097_p12(4),
      R => '0'
    );
\xor_ln3372_6_reg_1838_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_27_fu_1097_p12(4),
      Q => tmpQ_33_fu_1257_p14(6),
      R => '0'
    );
\xor_ln3372_6_reg_1838_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_33_fu_1257_p14(6),
      Q => tmpQ_36_fu_1340_p15(7),
      R => '0'
    );
\xor_ln3372_6_reg_1838_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_36_fu_1340_p15(7),
      Q => Q_fu_1590_p17(8),
      R => '0'
    );
\xor_ln3372_6_reg_1838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => xor_ln3372_6_fu_927_p2,
      Q => tmpQ_24_fu_1022_p11(3),
      R => '0'
    );
\xor_ln3372_7_reg_1861[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_42_reg_1855,
      O => tmpQ_24_fu_1022_p11(2)
    );
\xor_ln3372_7_reg_1861_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_27_fu_1097_p12(3),
      Q => tmpQ_33_fu_1257_p14(5),
      R => '0'
    );
\xor_ln3372_7_reg_1861_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_33_fu_1257_p14(5),
      Q => tmpQ_36_fu_1340_p15(6),
      R => '0'
    );
\xor_ln3372_7_reg_1861_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_36_fu_1340_p15(6),
      Q => Q_fu_1590_p17(7),
      R => '0'
    );
\xor_ln3372_7_reg_1861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_24_fu_1022_p11(2),
      Q => tmpQ_27_fu_1097_p12(3),
      R => '0'
    );
\xor_ln3372_8_reg_1882_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_27_fu_1097_p12(2),
      Q => tmpQ_33_fu_1257_p14(4),
      R => '0'
    );
\xor_ln3372_8_reg_1882_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_33_fu_1257_p14(4),
      Q => tmpQ_36_fu_1340_p15(5),
      R => '0'
    );
\xor_ln3372_8_reg_1882_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_36_fu_1340_p15(5),
      Q => Q_fu_1590_p17(6),
      R => '0'
    );
\xor_ln3372_8_reg_1882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => xor_ln3372_8_fu_1085_p2,
      Q => tmpQ_27_fu_1097_p12(2),
      R => '0'
    );
\xor_ln3372_9_reg_1898[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_46_fu_1152_p3,
      O => xor_ln3372_9_fu_1160_p2
    );
\xor_ln3372_9_reg_1898_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_33_fu_1257_p14(3),
      Q => tmpQ_36_fu_1340_p15(4),
      R => '0'
    );
\xor_ln3372_9_reg_1898_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_36_fu_1340_p15(4),
      Q => Q_fu_1590_p17(5),
      R => '0'
    );
\xor_ln3372_9_reg_1898_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => xor_ln3372_9_fu_1160_p2,
      Q => tmpQ_33_fu_1257_p14(3),
      R => '0'
    );
\xor_ln3372_reg_1646[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \D_int_reg_reg_n_9_[31]\,
      I1 => \D_int_reg_reg_n_9_[30]\,
      I2 => \D_int_reg_reg_n_9_[29]\,
      I3 => \D_int_reg_reg_n_9_[28]\,
      O => xor_ln3372_fu_350_p2
    );
\xor_ln3372_reg_1646_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_3_fu_496_p4(2),
      Q => tmpQ_9_fu_642_p6(4),
      R => '0'
    );
\xor_ln3372_reg_1646_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_9_fu_642_p6(4),
      Q => tmpQ_15_fu_791_p8(6),
      R => '0'
    );
\xor_ln3372_reg_1646_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_15_fu_791_p8(6),
      Q => tmpQ_18_fu_867_p9(7),
      R => '0'
    );
\xor_ln3372_reg_1646_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_18_fu_867_p9(7),
      Q => tmpQ_24_fu_1022_p11(9),
      R => '0'
    );
\xor_ln3372_reg_1646_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_24_fu_1022_p11(9),
      Q => tmpQ_27_fu_1097_p12(10),
      R => '0'
    );
\xor_ln3372_reg_1646_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_27_fu_1097_p12(10),
      Q => tmpQ_33_fu_1257_p14(12),
      R => '0'
    );
\xor_ln3372_reg_1646_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_33_fu_1257_p14(12),
      Q => tmpQ_36_fu_1340_p15(13),
      R => '0'
    );
\xor_ln3372_reg_1646_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => tmpQ_36_fu_1340_p15(13),
      Q => Q_fu_1590_p17(14),
      R => '0'
    );
\xor_ln3372_reg_1646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => xor_ln3372_fu_350_p2,
      Q => tmpQ_3_fu_496_p4(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_control_s_axi is
  port (
    Block_entry25_proc_U0_ap_ready : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    ap_sync_channel_write_p_dst_rows_channel : out STD_LOGIC;
    Block_entry2_proc_U0_ap_start : out STD_LOGIC;
    ap_sync_channel_write_dst_1_rows_channel : out STD_LOGIC;
    ap_sync_channel_write_in_mat_rows_c16_channel : out STD_LOGIC;
    ap_sync_channel_write_p_dst_cols_channel : out STD_LOGIC;
    ap_sync_channel_write_in_mat_cols_c17_channel : out STD_LOGIC;
    ap_sync_channel_write_dst_1_cols_channel : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cols : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_rows_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rows : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    shift : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    ap_sync_reg_Block_entry25_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_done_reg_0 : in STD_LOGIC;
    p_dst_rows_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_rows_channel_reg : in STD_LOGIC;
    dst_1_rows_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_rows_channel : in STD_LOGIC;
    in_mat_rows_c16_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_rows_c16_channel : in STD_LOGIC;
    p_dst_cols_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_cols_channel : in STD_LOGIC;
    in_mat_cols_c17_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_cols_c17_channel : in STD_LOGIC;
    dst_1_cols_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_cols_channel : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    dst_1_rows_channel_empty_n : in STD_LOGIC;
    dst_1_cols_channel_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    height_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_height : in STD_LOGIC;
    imgwidth_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_height_reg : in STD_LOGIC;
    int_ap_idle_reg_2 : in STD_LOGIC;
    int_ap_idle_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_5 : in STD_LOGIC;
    p_dst_rows_channel_empty_n : in STD_LOGIC;
    ap_return_0_preg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_return_1_preg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    xfMat2axis_8_0_2160_3840_1_U0_ap_done : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_control_s_axi : entity is "sobel_accel_control_s_axi";
end sobel_design_sobel_accel_0_0_sobel_accel_control_s_axi;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_control_s_axi is
  signal \^block_entry2_proc_u0_ap_start\ : STD_LOGIC;
  signal \FSM_onehot_rstate[1]_i_1_n_9\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_9\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_9\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_9\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_9\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_9 : STD_LOGIC;
  signal auto_restart_status_reg_n_9 : STD_LOGIC;
  signal \^cols\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_ap_idle_i_2_n_9 : STD_LOGIC;
  signal int_ap_idle_i_3_n_9 : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_9 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_9 : STD_LOGIC;
  signal \^int_ap_start_reg_0\ : STD_LOGIC;
  signal int_auto_restart_i_1_n_9 : STD_LOGIC;
  signal int_cols0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cols[31]_i_1_n_9\ : STD_LOGIC;
  signal \int_cols[31]_i_3_n_9\ : STD_LOGIC;
  signal int_gie_i_1_n_9 : STD_LOGIC;
  signal int_gie_reg_n_9 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_9\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_9\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_9\ : STD_LOGIC;
  signal \int_ier_reg_n_9_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_9\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_9\ : STD_LOGIC;
  signal \int_isr_reg_n_9_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_9_[1]\ : STD_LOGIC;
  signal int_rows0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rows[31]_i_1_n_9\ : STD_LOGIC;
  signal int_shift0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_shift[31]_i_1_n_9\ : STD_LOGIC;
  signal \int_shift[31]_i_3_n_9\ : STD_LOGIC;
  signal int_task_ap_done0 : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_9 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_9 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rdata : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdata[0]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_9\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_9\ : STD_LOGIC;
  signal \^rows\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal \^shift\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_9_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair129";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \ap_done_reg_i_2__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \ap_return_0_preg[11]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of int_ap_idle_i_4 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of int_ap_start_i_3 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_cols[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_cols[10]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_cols[11]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_cols[12]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_cols[13]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_cols[14]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_cols[15]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_cols[16]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_cols[17]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_cols[18]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_cols[19]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_cols[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_cols[20]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_cols[21]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_cols[22]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_cols[23]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_cols[24]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_cols[25]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_cols[26]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_cols[27]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_cols[28]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_cols[29]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_cols[2]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_cols[30]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_cols[31]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_cols[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_cols[4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_cols[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_cols[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_cols[7]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_cols[8]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_cols[9]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_rows[0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_rows[10]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_rows[11]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_rows[12]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_rows[13]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_rows[14]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_rows[16]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_rows[17]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_rows[18]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_rows[19]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_rows[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_rows[20]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_rows[21]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_rows[22]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_rows[23]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_rows[24]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_rows[25]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_rows[26]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_rows[27]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_rows[28]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_rows[29]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_rows[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_rows[30]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_rows[31]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_rows[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_rows[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_rows[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_rows[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_rows[8]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_rows[9]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_shift[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_shift[10]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_shift[11]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_shift[12]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_shift[13]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_shift[14]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_shift[15]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_shift[16]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_shift[17]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_shift[18]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_shift[19]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_shift[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_shift[20]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_shift[21]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_shift[22]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_shift[23]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_shift[24]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_shift[25]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_shift[26]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_shift[27]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_shift[28]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_shift[29]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_shift[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_shift[30]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_shift[31]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_shift[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_shift[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_shift[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_shift[6]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_shift[7]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_shift[8]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_shift[9]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rdata[2]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rdata[3]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rdata[7]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rdata[9]_i_2\ : label is "soft_lutpair130";
begin
  Block_entry2_proc_U0_ap_start <= \^block_entry2_proc_u0_ap_start\;
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_start <= \^ap_start\;
  cols(31 downto 0) <= \^cols\(31 downto 0);
  int_ap_start_reg_0 <= \^int_ap_start_reg_0\;
  interrupt <= \^interrupt\;
  rows(31 downto 0) <= \^rows\(31 downto 0);
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
  shift(31 downto 0) <= \^shift\(31 downto 0);
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_9\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_9\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_9\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_9\,
      Q => \^s_axi_control_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_AWVALID,
      O => \FSM_onehot_wstate[1]_i_2_n_9\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_9\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_BREADY,
      I3 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_9\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_9\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_9\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_9\,
      Q => \^s_axi_control_bvalid\,
      R => ap_rst_n_inv
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^cols\(0),
      I1 => ap_return_0_preg(0),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \in\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^rows\(0),
      I1 => ap_return_1_preg(0),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \int_rows_reg[11]_0\(0)
    );
\SRL_SIG_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^cols\(10),
      I1 => ap_return_0_preg(10),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \in\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^rows\(10),
      I1 => ap_return_1_preg(10),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \int_rows_reg[11]_0\(10)
    );
\SRL_SIG_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^cols\(11),
      I1 => ap_return_0_preg(11),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \in\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^rows\(11),
      I1 => ap_return_1_preg(11),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \int_rows_reg[11]_0\(11)
    );
\SRL_SIG_reg[3][1]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^cols\(1),
      I1 => ap_return_0_preg(1),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \in\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^rows\(1),
      I1 => ap_return_1_preg(1),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \int_rows_reg[11]_0\(1)
    );
\SRL_SIG_reg[3][2]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^cols\(2),
      I1 => ap_return_0_preg(2),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \in\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^rows\(2),
      I1 => ap_return_1_preg(2),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \int_rows_reg[11]_0\(2)
    );
\SRL_SIG_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^cols\(3),
      I1 => ap_return_0_preg(3),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \in\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^rows\(3),
      I1 => ap_return_1_preg(3),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \int_rows_reg[11]_0\(3)
    );
\SRL_SIG_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^cols\(4),
      I1 => ap_return_0_preg(4),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \in\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^rows\(4),
      I1 => ap_return_1_preg(4),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \int_rows_reg[11]_0\(4)
    );
\SRL_SIG_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^cols\(5),
      I1 => ap_return_0_preg(5),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \in\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^rows\(5),
      I1 => ap_return_1_preg(5),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \int_rows_reg[11]_0\(5)
    );
\SRL_SIG_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^cols\(6),
      I1 => ap_return_0_preg(6),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \in\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^rows\(6),
      I1 => ap_return_1_preg(6),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \int_rows_reg[11]_0\(6)
    );
\SRL_SIG_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^cols\(7),
      I1 => ap_return_0_preg(7),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \in\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^rows\(7),
      I1 => ap_return_1_preg(7),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \int_rows_reg[11]_0\(7)
    );
\SRL_SIG_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^cols\(8),
      I1 => ap_return_0_preg(8),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \in\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^rows\(8),
      I1 => ap_return_1_preg(8),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \int_rows_reg[11]_0\(8)
    );
\SRL_SIG_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^cols\(9),
      I1 => ap_return_0_preg(9),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \in\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCACCCC"
    )
        port map (
      I0 => \^rows\(9),
      I1 => ap_return_1_preg(9),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => \^ap_start\,
      O => \int_rows_reg[11]_0\(9)
    );
\ap_done_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I2 => ap_done_reg,
      O => \^int_ap_start_reg_0\
    );
\ap_return_0_preg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I2 => ap_done_reg,
      O => Block_entry25_proc_U0_ap_ready
    );
ap_sync_reg_Block_entry2_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F200F200F200"
    )
        port map (
      I0 => \^block_entry2_proc_u0_ap_start\,
      I1 => ap_done_reg_0,
      I2 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I3 => ap_rst_n,
      I4 => ap_sync_ready,
      I5 => \^ap_start\,
      O => ap_done_reg_reg
    );
ap_sync_reg_channel_write_dst_1_cols_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^block_entry2_proc_u0_ap_start\,
      I1 => ap_done_reg_0,
      I2 => dst_1_cols_channel_full_n,
      I3 => ap_sync_reg_channel_write_dst_1_cols_channel,
      O => ap_sync_channel_write_dst_1_cols_channel
    );
ap_sync_reg_channel_write_dst_1_rows_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^block_entry2_proc_u0_ap_start\,
      I1 => ap_done_reg_0,
      I2 => dst_1_rows_channel_full_n,
      I3 => ap_sync_reg_channel_write_dst_1_rows_channel,
      O => ap_sync_channel_write_dst_1_rows_channel
    );
ap_sync_reg_channel_write_height_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"220022002200AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^int_ap_start_reg_0\,
      I2 => height_full_n,
      I3 => ap_sync_reg_channel_write_height,
      I4 => imgwidth_full_n,
      I5 => ap_sync_reg_channel_write_height_reg,
      O => ap_rst_n_0
    );
ap_sync_reg_channel_write_imgwidth_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A222A00080000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^int_ap_start_reg_0\,
      I2 => height_full_n,
      I3 => ap_sync_reg_channel_write_height,
      I4 => imgwidth_full_n,
      I5 => ap_sync_reg_channel_write_height_reg,
      O => ap_rst_n_1
    );
ap_sync_reg_channel_write_in_mat_cols_c17_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^block_entry2_proc_u0_ap_start\,
      I1 => ap_done_reg_0,
      I2 => in_mat_cols_c17_channel_full_n,
      I3 => ap_sync_reg_channel_write_in_mat_cols_c17_channel,
      O => ap_sync_channel_write_in_mat_cols_c17_channel
    );
ap_sync_reg_channel_write_in_mat_rows_c16_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^block_entry2_proc_u0_ap_start\,
      I1 => ap_done_reg_0,
      I2 => in_mat_rows_c16_channel_full_n,
      I3 => ap_sync_reg_channel_write_in_mat_rows_c16_channel,
      O => ap_sync_channel_write_in_mat_rows_c16_channel
    );
ap_sync_reg_channel_write_p_dst_cols_channel_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^block_entry2_proc_u0_ap_start\,
      I1 => ap_done_reg_0,
      I2 => p_dst_cols_channel_full_n,
      I3 => ap_sync_reg_channel_write_p_dst_cols_channel,
      O => ap_sync_channel_write_p_dst_cols_channel
    );
ap_sync_reg_channel_write_p_dst_rows_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^block_entry2_proc_u0_ap_start\,
      I1 => ap_done_reg_0,
      I2 => p_dst_rows_channel_full_n,
      I3 => ap_sync_reg_channel_write_p_dst_rows_channel_reg,
      O => ap_sync_channel_write_p_dst_rows_channel
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_9,
      O => auto_restart_status_i_1_n_9
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_9,
      Q => auto_restart_status_reg_n_9,
      R => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => int_ap_idle_i_2_n_9,
      I1 => int_ap_idle_i_3_n_9,
      I2 => int_ap_idle_reg_0(0),
      I3 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
      I4 => \^block_entry2_proc_u0_ap_start\,
      I5 => int_ap_idle_reg_1,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2FFF"
    )
        port map (
      I0 => \^ap_start\,
      I1 => int_ap_idle_reg_2,
      I2 => int_ap_idle_reg_3(0),
      I3 => int_ap_idle_reg_4(0),
      I4 => int_ap_idle_reg_5,
      I5 => p_dst_rows_channel_empty_n,
      O => int_ap_idle_i_2_n_9
    );
int_ap_idle_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F444FFFF"
    )
        port map (
      I0 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I1 => \^ap_start\,
      I2 => dst_1_rows_channel_empty_n,
      I3 => dst_1_cols_channel_empty_n,
      I4 => Q(0),
      O => int_ap_idle_i_3_n_9
    );
int_ap_idle_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      O => \^block_entry2_proc_u0_ap_start\
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_3_in(2),
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_sync_ready,
      I2 => int_task_ap_done0,
      I3 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_9
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_9,
      Q => \int_ap_ready__0\,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_9
    );
int_ap_start_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_9_[3]\,
      I3 => \int_ier[1]_i_2_n_9\,
      I4 => \waddr_reg_n_9_[2]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_9,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => \waddr_reg_n_9_[2]\,
      I2 => \int_ier[1]_i_2_n_9\,
      I3 => \waddr_reg_n_9_[3]\,
      I4 => s_axi_control_WSTRB(0),
      I5 => p_3_in(7),
      O => int_auto_restart_i_1_n_9
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_9,
      Q => p_3_in(7),
      R => ap_rst_n_inv
    );
\int_cols[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(0),
      O => int_cols0(0)
    );
\int_cols[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(10),
      O => int_cols0(10)
    );
\int_cols[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(11),
      O => int_cols0(11)
    );
\int_cols[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(12),
      O => int_cols0(12)
    );
\int_cols[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(13),
      O => int_cols0(13)
    );
\int_cols[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(14),
      O => int_cols0(14)
    );
\int_cols[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(15),
      O => int_cols0(15)
    );
\int_cols[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(16),
      O => int_cols0(16)
    );
\int_cols[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(17),
      O => int_cols0(17)
    );
\int_cols[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(18),
      O => int_cols0(18)
    );
\int_cols[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(19),
      O => int_cols0(19)
    );
\int_cols[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(1),
      O => int_cols0(1)
    );
\int_cols[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(20),
      O => int_cols0(20)
    );
\int_cols[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(21),
      O => int_cols0(21)
    );
\int_cols[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(22),
      O => int_cols0(22)
    );
\int_cols[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(23),
      O => int_cols0(23)
    );
\int_cols[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(24),
      O => int_cols0(24)
    );
\int_cols[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(25),
      O => int_cols0(25)
    );
\int_cols[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(26),
      O => int_cols0(26)
    );
\int_cols[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(27),
      O => int_cols0(27)
    );
\int_cols[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(28),
      O => int_cols0(28)
    );
\int_cols[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(29),
      O => int_cols0(29)
    );
\int_cols[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(2),
      O => int_cols0(2)
    );
\int_cols[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(30),
      O => int_cols0(30)
    );
\int_cols[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \waddr_reg_n_9_[5]\,
      I1 => \waddr_reg_n_9_[4]\,
      I2 => \int_cols[31]_i_3_n_9\,
      I3 => \waddr_reg_n_9_[3]\,
      I4 => \waddr_reg_n_9_[2]\,
      O => \int_cols[31]_i_1_n_9\
    );
\int_cols[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(31),
      O => int_cols0(31)
    );
\int_cols[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_control_WVALID,
      I2 => \waddr_reg_n_9_[0]\,
      I3 => \waddr_reg_n_9_[1]\,
      O => \int_cols[31]_i_3_n_9\
    );
\int_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(3),
      O => int_cols0(3)
    );
\int_cols[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(4),
      O => int_cols0(4)
    );
\int_cols[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(5),
      O => int_cols0(5)
    );
\int_cols[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(6),
      O => int_cols0(6)
    );
\int_cols[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(7),
      O => int_cols0(7)
    );
\int_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(8),
      O => int_cols0(8)
    );
\int_cols[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(9),
      O => int_cols0(9)
    );
\int_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(0),
      Q => \^cols\(0),
      R => ap_rst_n_inv
    );
\int_cols_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(10),
      Q => \^cols\(10),
      R => ap_rst_n_inv
    );
\int_cols_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(11),
      Q => \^cols\(11),
      R => ap_rst_n_inv
    );
\int_cols_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(12),
      Q => \^cols\(12),
      R => ap_rst_n_inv
    );
\int_cols_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(13),
      Q => \^cols\(13),
      R => ap_rst_n_inv
    );
\int_cols_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(14),
      Q => \^cols\(14),
      R => ap_rst_n_inv
    );
\int_cols_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(15),
      Q => \^cols\(15),
      R => ap_rst_n_inv
    );
\int_cols_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(16),
      Q => \^cols\(16),
      R => ap_rst_n_inv
    );
\int_cols_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(17),
      Q => \^cols\(17),
      R => ap_rst_n_inv
    );
\int_cols_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(18),
      Q => \^cols\(18),
      R => ap_rst_n_inv
    );
\int_cols_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(19),
      Q => \^cols\(19),
      R => ap_rst_n_inv
    );
\int_cols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(1),
      Q => \^cols\(1),
      R => ap_rst_n_inv
    );
\int_cols_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(20),
      Q => \^cols\(20),
      R => ap_rst_n_inv
    );
\int_cols_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(21),
      Q => \^cols\(21),
      R => ap_rst_n_inv
    );
\int_cols_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(22),
      Q => \^cols\(22),
      R => ap_rst_n_inv
    );
\int_cols_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(23),
      Q => \^cols\(23),
      R => ap_rst_n_inv
    );
\int_cols_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(24),
      Q => \^cols\(24),
      R => ap_rst_n_inv
    );
\int_cols_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(25),
      Q => \^cols\(25),
      R => ap_rst_n_inv
    );
\int_cols_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(26),
      Q => \^cols\(26),
      R => ap_rst_n_inv
    );
\int_cols_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(27),
      Q => \^cols\(27),
      R => ap_rst_n_inv
    );
\int_cols_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(28),
      Q => \^cols\(28),
      R => ap_rst_n_inv
    );
\int_cols_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(29),
      Q => \^cols\(29),
      R => ap_rst_n_inv
    );
\int_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(2),
      Q => \^cols\(2),
      R => ap_rst_n_inv
    );
\int_cols_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(30),
      Q => \^cols\(30),
      R => ap_rst_n_inv
    );
\int_cols_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(31),
      Q => \^cols\(31),
      R => ap_rst_n_inv
    );
\int_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(3),
      Q => \^cols\(3),
      R => ap_rst_n_inv
    );
\int_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(4),
      Q => \^cols\(4),
      R => ap_rst_n_inv
    );
\int_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(5),
      Q => \^cols\(5),
      R => ap_rst_n_inv
    );
\int_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(6),
      Q => \^cols\(6),
      R => ap_rst_n_inv
    );
\int_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(7),
      Q => \^cols\(7),
      R => ap_rst_n_inv
    );
\int_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(8),
      Q => \^cols\(8),
      R => ap_rst_n_inv
    );
\int_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(9),
      Q => \^cols\(9),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_9\,
      I3 => \waddr_reg_n_9_[3]\,
      I4 => \waddr_reg_n_9_[2]\,
      I5 => int_gie_reg_n_9,
      O => int_gie_i_1_n_9
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_9,
      Q => int_gie_reg_n_9,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_9_[2]\,
      I3 => \waddr_reg_n_9_[3]\,
      I4 => \int_ier[1]_i_2_n_9\,
      I5 => \int_ier_reg_n_9_[0]\,
      O => \int_ier[0]_i_1_n_9\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_9_[2]\,
      I3 => \waddr_reg_n_9_[3]\,
      I4 => \int_ier[1]_i_2_n_9\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_9\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_control_WVALID,
      I2 => \waddr_reg_n_9_[0]\,
      I3 => \waddr_reg_n_9_[1]\,
      I4 => \waddr_reg_n_9_[5]\,
      I5 => \waddr_reg_n_9_[4]\,
      O => \int_ier[1]_i_2_n_9\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_9\,
      Q => \int_ier_reg_n_9_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_9\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_9,
      I1 => \int_isr_reg_n_9_[1]\,
      I2 => \int_isr_reg_n_9_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_9_[0]\,
      I3 => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      I4 => \int_isr_reg_n_9_[0]\,
      O => \int_isr[0]_i_1_n_9\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_9_[3]\,
      I2 => \int_ier[1]_i_2_n_9\,
      I3 => \waddr_reg_n_9_[2]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr7_out,
      I2 => p_0_in,
      I3 => ap_sync_ready,
      I4 => \int_isr_reg_n_9_[1]\,
      O => \int_isr[1]_i_1_n_9\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_9\,
      Q => \int_isr_reg_n_9_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_9\,
      Q => \int_isr_reg_n_9_[1]\,
      R => ap_rst_n_inv
    );
\int_rows[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(0),
      O => int_rows0(0)
    );
\int_rows[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(10),
      O => int_rows0(10)
    );
\int_rows[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(11),
      O => int_rows0(11)
    );
\int_rows[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(12),
      O => int_rows0(12)
    );
\int_rows[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(13),
      O => int_rows0(13)
    );
\int_rows[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(14),
      O => int_rows0(14)
    );
\int_rows[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(15),
      O => int_rows0(15)
    );
\int_rows[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(16),
      O => int_rows0(16)
    );
\int_rows[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(17),
      O => int_rows0(17)
    );
\int_rows[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(18),
      O => int_rows0(18)
    );
\int_rows[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(19),
      O => int_rows0(19)
    );
\int_rows[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(1),
      O => int_rows0(1)
    );
\int_rows[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(20),
      O => int_rows0(20)
    );
\int_rows[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(21),
      O => int_rows0(21)
    );
\int_rows[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(22),
      O => int_rows0(22)
    );
\int_rows[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(23),
      O => int_rows0(23)
    );
\int_rows[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(24),
      O => int_rows0(24)
    );
\int_rows[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(25),
      O => int_rows0(25)
    );
\int_rows[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(26),
      O => int_rows0(26)
    );
\int_rows[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(27),
      O => int_rows0(27)
    );
\int_rows[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(28),
      O => int_rows0(28)
    );
\int_rows[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(29),
      O => int_rows0(29)
    );
\int_rows[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(2),
      O => int_rows0(2)
    );
\int_rows[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(30),
      O => int_rows0(30)
    );
\int_rows[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \waddr_reg_n_9_[2]\,
      I1 => \waddr_reg_n_9_[3]\,
      I2 => \int_shift[31]_i_3_n_9\,
      O => \int_rows[31]_i_1_n_9\
    );
\int_rows[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(31),
      O => int_rows0(31)
    );
\int_rows[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(3),
      O => int_rows0(3)
    );
\int_rows[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(4),
      O => int_rows0(4)
    );
\int_rows[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(5),
      O => int_rows0(5)
    );
\int_rows[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(6),
      O => int_rows0(6)
    );
\int_rows[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(7),
      O => int_rows0(7)
    );
\int_rows[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(8),
      O => int_rows0(8)
    );
\int_rows[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(9),
      O => int_rows0(9)
    );
\int_rows_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(0),
      Q => \^rows\(0),
      R => ap_rst_n_inv
    );
\int_rows_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(10),
      Q => \^rows\(10),
      R => ap_rst_n_inv
    );
\int_rows_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(11),
      Q => \^rows\(11),
      R => ap_rst_n_inv
    );
\int_rows_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(12),
      Q => \^rows\(12),
      R => ap_rst_n_inv
    );
\int_rows_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(13),
      Q => \^rows\(13),
      R => ap_rst_n_inv
    );
\int_rows_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(14),
      Q => \^rows\(14),
      R => ap_rst_n_inv
    );
\int_rows_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(15),
      Q => \^rows\(15),
      R => ap_rst_n_inv
    );
\int_rows_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(16),
      Q => \^rows\(16),
      R => ap_rst_n_inv
    );
\int_rows_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(17),
      Q => \^rows\(17),
      R => ap_rst_n_inv
    );
\int_rows_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(18),
      Q => \^rows\(18),
      R => ap_rst_n_inv
    );
\int_rows_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(19),
      Q => \^rows\(19),
      R => ap_rst_n_inv
    );
\int_rows_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(1),
      Q => \^rows\(1),
      R => ap_rst_n_inv
    );
\int_rows_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(20),
      Q => \^rows\(20),
      R => ap_rst_n_inv
    );
\int_rows_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(21),
      Q => \^rows\(21),
      R => ap_rst_n_inv
    );
\int_rows_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(22),
      Q => \^rows\(22),
      R => ap_rst_n_inv
    );
\int_rows_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(23),
      Q => \^rows\(23),
      R => ap_rst_n_inv
    );
\int_rows_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(24),
      Q => \^rows\(24),
      R => ap_rst_n_inv
    );
\int_rows_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(25),
      Q => \^rows\(25),
      R => ap_rst_n_inv
    );
\int_rows_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(26),
      Q => \^rows\(26),
      R => ap_rst_n_inv
    );
\int_rows_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(27),
      Q => \^rows\(27),
      R => ap_rst_n_inv
    );
\int_rows_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(28),
      Q => \^rows\(28),
      R => ap_rst_n_inv
    );
\int_rows_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(29),
      Q => \^rows\(29),
      R => ap_rst_n_inv
    );
\int_rows_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(2),
      Q => \^rows\(2),
      R => ap_rst_n_inv
    );
\int_rows_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(30),
      Q => \^rows\(30),
      R => ap_rst_n_inv
    );
\int_rows_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(31),
      Q => \^rows\(31),
      R => ap_rst_n_inv
    );
\int_rows_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(3),
      Q => \^rows\(3),
      R => ap_rst_n_inv
    );
\int_rows_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(4),
      Q => \^rows\(4),
      R => ap_rst_n_inv
    );
\int_rows_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(5),
      Q => \^rows\(5),
      R => ap_rst_n_inv
    );
\int_rows_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(6),
      Q => \^rows\(6),
      R => ap_rst_n_inv
    );
\int_rows_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(7),
      Q => \^rows\(7),
      R => ap_rst_n_inv
    );
\int_rows_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(8),
      Q => \^rows\(8),
      R => ap_rst_n_inv
    );
\int_rows_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(9),
      Q => \^rows\(9),
      R => ap_rst_n_inv
    );
\int_shift[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(0),
      O => int_shift0(0)
    );
\int_shift[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^shift\(10),
      O => int_shift0(10)
    );
\int_shift[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^shift\(11),
      O => int_shift0(11)
    );
\int_shift[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^shift\(12),
      O => int_shift0(12)
    );
\int_shift[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^shift\(13),
      O => int_shift0(13)
    );
\int_shift[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^shift\(14),
      O => int_shift0(14)
    );
\int_shift[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^shift\(15),
      O => int_shift0(15)
    );
\int_shift[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^shift\(16),
      O => int_shift0(16)
    );
\int_shift[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^shift\(17),
      O => int_shift0(17)
    );
\int_shift[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^shift\(18),
      O => int_shift0(18)
    );
\int_shift[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^shift\(19),
      O => int_shift0(19)
    );
\int_shift[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(1),
      O => int_shift0(1)
    );
\int_shift[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^shift\(20),
      O => int_shift0(20)
    );
\int_shift[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^shift\(21),
      O => int_shift0(21)
    );
\int_shift[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^shift\(22),
      O => int_shift0(22)
    );
\int_shift[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^shift\(23),
      O => int_shift0(23)
    );
\int_shift[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^shift\(24),
      O => int_shift0(24)
    );
\int_shift[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^shift\(25),
      O => int_shift0(25)
    );
\int_shift[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^shift\(26),
      O => int_shift0(26)
    );
\int_shift[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^shift\(27),
      O => int_shift0(27)
    );
\int_shift[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^shift\(28),
      O => int_shift0(28)
    );
\int_shift[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^shift\(29),
      O => int_shift0(29)
    );
\int_shift[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(2),
      O => int_shift0(2)
    );
\int_shift[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^shift\(30),
      O => int_shift0(30)
    );
\int_shift[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \waddr_reg_n_9_[2]\,
      I1 => \waddr_reg_n_9_[3]\,
      I2 => \int_shift[31]_i_3_n_9\,
      O => \int_shift[31]_i_1_n_9\
    );
\int_shift[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^shift\(31),
      O => int_shift0(31)
    );
\int_shift[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_9_[4]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \waddr_reg_n_9_[0]\,
      I4 => \waddr_reg_n_9_[1]\,
      I5 => \waddr_reg_n_9_[5]\,
      O => \int_shift[31]_i_3_n_9\
    );
\int_shift[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(3),
      O => int_shift0(3)
    );
\int_shift[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(4),
      O => int_shift0(4)
    );
\int_shift[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(5),
      O => int_shift0(5)
    );
\int_shift[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(6),
      O => int_shift0(6)
    );
\int_shift[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(7),
      O => int_shift0(7)
    );
\int_shift[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^shift\(8),
      O => int_shift0(8)
    );
\int_shift[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^shift\(9),
      O => int_shift0(9)
    );
\int_shift_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(0),
      Q => \^shift\(0),
      R => ap_rst_n_inv
    );
\int_shift_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(10),
      Q => \^shift\(10),
      R => ap_rst_n_inv
    );
\int_shift_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(11),
      Q => \^shift\(11),
      R => ap_rst_n_inv
    );
\int_shift_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(12),
      Q => \^shift\(12),
      R => ap_rst_n_inv
    );
\int_shift_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(13),
      Q => \^shift\(13),
      R => ap_rst_n_inv
    );
\int_shift_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(14),
      Q => \^shift\(14),
      R => ap_rst_n_inv
    );
\int_shift_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(15),
      Q => \^shift\(15),
      R => ap_rst_n_inv
    );
\int_shift_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(16),
      Q => \^shift\(16),
      R => ap_rst_n_inv
    );
\int_shift_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(17),
      Q => \^shift\(17),
      R => ap_rst_n_inv
    );
\int_shift_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(18),
      Q => \^shift\(18),
      R => ap_rst_n_inv
    );
\int_shift_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(19),
      Q => \^shift\(19),
      R => ap_rst_n_inv
    );
\int_shift_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(1),
      Q => \^shift\(1),
      R => ap_rst_n_inv
    );
\int_shift_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(20),
      Q => \^shift\(20),
      R => ap_rst_n_inv
    );
\int_shift_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(21),
      Q => \^shift\(21),
      R => ap_rst_n_inv
    );
\int_shift_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(22),
      Q => \^shift\(22),
      R => ap_rst_n_inv
    );
\int_shift_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(23),
      Q => \^shift\(23),
      R => ap_rst_n_inv
    );
\int_shift_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(24),
      Q => \^shift\(24),
      R => ap_rst_n_inv
    );
\int_shift_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(25),
      Q => \^shift\(25),
      R => ap_rst_n_inv
    );
\int_shift_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(26),
      Q => \^shift\(26),
      R => ap_rst_n_inv
    );
\int_shift_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(27),
      Q => \^shift\(27),
      R => ap_rst_n_inv
    );
\int_shift_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(28),
      Q => \^shift\(28),
      R => ap_rst_n_inv
    );
\int_shift_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(29),
      Q => \^shift\(29),
      R => ap_rst_n_inv
    );
\int_shift_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(2),
      Q => \^shift\(2),
      R => ap_rst_n_inv
    );
\int_shift_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(30),
      Q => \^shift\(30),
      R => ap_rst_n_inv
    );
\int_shift_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(31),
      Q => \^shift\(31),
      R => ap_rst_n_inv
    );
\int_shift_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(3),
      Q => \^shift\(3),
      R => ap_rst_n_inv
    );
\int_shift_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(4),
      Q => \^shift\(4),
      R => ap_rst_n_inv
    );
\int_shift_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(5),
      Q => \^shift\(5),
      R => ap_rst_n_inv
    );
\int_shift_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(6),
      Q => \^shift\(6),
      R => ap_rst_n_inv
    );
\int_shift_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(7),
      Q => \^shift\(7),
      R => ap_rst_n_inv
    );
\int_shift_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(8),
      Q => \^shift\(8),
      R => ap_rst_n_inv
    );
\int_shift_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(9),
      Q => \^shift\(9),
      R => ap_rst_n_inv
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520FFFF75207520"
    )
        port map (
      I0 => auto_restart_status_reg_n_9,
      I1 => p_3_in(2),
      I2 => ap_idle,
      I3 => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      I4 => int_task_ap_done0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_9
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(3),
      I2 => int_task_ap_done_i_3_n_9,
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => ar_hs,
      O => int_task_ap_done0
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      O => int_task_ap_done_i_3_n_9
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_9,
      Q => \int_task_ap_done__0\,
      R => ap_rst_n_inv
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_9_[0]\,
      I1 => \int_ier_reg_n_9_[0]\,
      I2 => \rdata[31]_i_4_n_9\,
      I3 => int_gie_reg_n_9,
      I4 => \rdata[31]_i_5_n_9\,
      I5 => \^ap_start\,
      O => \rdata[0]_i_2_n_9\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(0),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(0),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(0),
      O => \rdata[0]_i_3_n_9\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(10),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(10),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(10),
      O => \rdata[10]_i_1_n_9\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(11),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(11),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(11),
      O => \rdata[11]_i_1_n_9\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(12),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(12),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(12),
      O => \rdata[12]_i_1_n_9\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(13),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(13),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(13),
      O => \rdata[13]_i_1_n_9\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(14),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(14),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(14),
      O => \rdata[14]_i_1_n_9\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(15),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(15),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(15),
      O => \rdata[15]_i_1_n_9\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(16),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(16),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(16),
      O => \rdata[16]_i_1_n_9\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(17),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(17),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(17),
      O => \rdata[17]_i_1_n_9\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(18),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(18),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(18),
      O => \rdata[18]_i_1_n_9\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(19),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(19),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(19),
      O => \rdata[19]_i_1_n_9\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \int_isr_reg_n_9_[1]\,
      I1 => p_0_in,
      I2 => \rdata[31]_i_4_n_9\,
      I3 => \int_task_ap_done__0\,
      I4 => \rdata[31]_i_5_n_9\,
      O => \rdata[1]_i_2_n_9\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(1),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(1),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(1),
      O => \rdata[1]_i_3_n_9\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(20),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(20),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(20),
      O => \rdata[20]_i_1_n_9\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(21),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(21),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(21),
      O => \rdata[21]_i_1_n_9\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(22),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(22),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(22),
      O => \rdata[22]_i_1_n_9\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(23),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(23),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(23),
      O => \rdata[23]_i_1_n_9\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(24),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(24),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(24),
      O => \rdata[24]_i_1_n_9\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(25),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(25),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(25),
      O => \rdata[25]_i_1_n_9\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(26),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(26),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(26),
      O => \rdata[26]_i_1_n_9\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(27),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(27),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(27),
      O => \rdata[27]_i_1_n_9\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(28),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(28),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(28),
      O => \rdata[28]_i_1_n_9\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(29),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(29),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(29),
      O => \rdata[29]_i_1_n_9\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0C0CFC0C0"
    )
        port map (
      I0 => \^cols\(2),
      I1 => \rdata[2]_i_2_n_9\,
      I2 => \rdata[9]_i_3_n_9\,
      I3 => \rdata[31]_i_5_n_9\,
      I4 => p_3_in(2),
      I5 => \rdata[31]_i_4_n_9\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rows\(2),
      I1 => \rdata[31]_i_5_n_9\,
      I2 => \^shift\(2),
      O => \rdata[2]_i_2_n_9\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(30),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(30),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(30),
      O => \rdata[30]_i_1_n_9\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[31]_i_1_n_9\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(31),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(31),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(31),
      O => \rdata[31]_i_3_n_9\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFFFE"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[31]_i_4_n_9\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEA"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[31]_i_5_n_9\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0C0CFC0C0"
    )
        port map (
      I0 => \^cols\(3),
      I1 => \rdata[3]_i_2_n_9\,
      I2 => \rdata[9]_i_3_n_9\,
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \int_ap_ready__0\,
      I5 => \rdata[31]_i_4_n_9\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rows\(3),
      I1 => \rdata[31]_i_5_n_9\,
      I2 => \^shift\(3),
      O => \rdata[3]_i_2_n_9\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(4),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(4),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(4),
      O => \rdata[4]_i_1_n_9\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(5),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(5),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(5),
      O => \rdata[5]_i_1_n_9\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(6),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(6),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(6),
      O => \rdata[6]_i_1_n_9\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0C0CFC0C0"
    )
        port map (
      I0 => \^cols\(7),
      I1 => \rdata[7]_i_2_n_9\,
      I2 => \rdata[9]_i_3_n_9\,
      I3 => \rdata[31]_i_5_n_9\,
      I4 => p_3_in(7),
      I5 => \rdata[31]_i_4_n_9\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rows\(7),
      I1 => \rdata[31]_i_5_n_9\,
      I2 => \^shift\(7),
      O => \rdata[7]_i_2_n_9\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(8),
      I1 => \rdata[31]_i_4_n_9\,
      I2 => \^rows\(8),
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^shift\(8),
      O => \rdata[8]_i_1_n_9\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0C0CFC0C0"
    )
        port map (
      I0 => \^cols\(9),
      I1 => \rdata[9]_i_2_n_9\,
      I2 => \rdata[9]_i_3_n_9\,
      I3 => \rdata[31]_i_5_n_9\,
      I4 => \^interrupt\,
      I5 => \rdata[31]_i_4_n_9\,
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rows\(9),
      I1 => \rdata[31]_i_5_n_9\,
      I2 => \^shift\(9),
      O => \rdata[9]_i_2_n_9\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      O => \rdata[9]_i_3_n_9\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_2_n_9\,
      I1 => \rdata[0]_i_3_n_9\,
      O => rdata(0),
      S => \rdata[9]_i_3_n_9\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_9\,
      Q => s_axi_control_RDATA(10),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_9\,
      Q => s_axi_control_RDATA(11),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_9\,
      Q => s_axi_control_RDATA(12),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_9\,
      Q => s_axi_control_RDATA(13),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_9\,
      Q => s_axi_control_RDATA(14),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_9\,
      Q => s_axi_control_RDATA(15),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_9\,
      Q => s_axi_control_RDATA(16),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_9\,
      Q => s_axi_control_RDATA(17),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_9\,
      Q => s_axi_control_RDATA(18),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_9\,
      Q => s_axi_control_RDATA(19),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_2_n_9\,
      I1 => \rdata[1]_i_3_n_9\,
      O => rdata(1),
      S => \rdata[9]_i_3_n_9\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_9\,
      Q => s_axi_control_RDATA(20),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_9\,
      Q => s_axi_control_RDATA(21),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_9\,
      Q => s_axi_control_RDATA(22),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_9\,
      Q => s_axi_control_RDATA(23),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_9\,
      Q => s_axi_control_RDATA(24),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_9\,
      Q => s_axi_control_RDATA(25),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_9\,
      Q => s_axi_control_RDATA(26),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_9\,
      Q => s_axi_control_RDATA(27),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_9\,
      Q => s_axi_control_RDATA(28),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_9\,
      Q => s_axi_control_RDATA(29),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_9\,
      Q => s_axi_control_RDATA(30),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_9\,
      Q => s_axi_control_RDATA(31),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_9\,
      Q => s_axi_control_RDATA(4),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_9\,
      Q => s_axi_control_RDATA(5),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_9\,
      Q => s_axi_control_RDATA(6),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_9\,
      Q => s_axi_control_RDATA(8),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_9_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_9_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_9_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_9_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_9_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_9_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_ShiftReg is
  port (
    sel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \mOutPtr_reg[2]\ : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry25_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_ShiftReg : entity is "sobel_accel_fifo_w12_d4_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_ShiftReg;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sel\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4\ : label is "soft_lutpair199";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\imgwidth_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 ";
begin
  sel <= \^sel\;
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220020"
    )
        port map (
      I0 => \mOutPtr_reg[2]\,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => ap_start,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => ap_done_reg,
      O => \^sel\
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_ShiftReg_16 is
  port (
    sel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    height_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_height : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry25_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_ShiftReg_16 : entity is "sobel_accel_fifo_w12_d4_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_ShiftReg_16;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_ShiftReg_16 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sel\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__0\ : label is "soft_lutpair197";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\height_U/U_sobel_accel_fifo_w12_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 ";
begin
  sel <= \^sel\;
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220020"
    )
        port map (
      I0 => height_full_n,
      I1 => ap_sync_reg_channel_write_height,
      I2 => ap_start,
      I3 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I4 => ap_done_reg,
      O => \^sel\
    );
\SRL_SIG_reg[3][0]_srl4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg is
  port (
    p_0_in0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg : entity is "sobel_accel_fifo_w16_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_10_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_11_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_12_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_13_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_14_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_15_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_16_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_17_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_18_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_5_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_6_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_7_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_8_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_9_n_9\ : STD_LOGIC;
  signal p_dstgy_data_dout : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_reg_reg_i_19_n_9 : STD_LOGIC;
  signal p_reg_reg_i_1_n_11 : STD_LOGIC;
  signal p_reg_reg_i_1_n_12 : STD_LOGIC;
  signal p_reg_reg_i_2_n_10 : STD_LOGIC;
  signal p_reg_reg_i_2_n_11 : STD_LOGIC;
  signal p_reg_reg_i_2_n_12 : STD_LOGIC;
  signal p_reg_reg_i_2_n_9 : STD_LOGIC;
  signal p_reg_reg_i_3_n_10 : STD_LOGIC;
  signal p_reg_reg_i_3_n_11 : STD_LOGIC;
  signal p_reg_reg_i_3_n_12 : STD_LOGIC;
  signal p_reg_reg_i_3_n_9 : STD_LOGIC;
  signal p_reg_reg_i_4_n_10 : STD_LOGIC;
  signal p_reg_reg_i_4_n_11 : STD_LOGIC;
  signal p_reg_reg_i_4_n_12 : STD_LOGIC;
  signal p_reg_reg_i_4_n_9 : STD_LOGIC;
  signal NLW_p_reg_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_p_reg_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\SRL_SIG__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => p_reg_reg,
      I3 => mOutPtr(0),
      O => p_dstgy_data_dout(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => p_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(9),
      I5 => \SRL_SIG_reg[1]_1\(9),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_10_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => p_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(8),
      I5 => \SRL_SIG_reg[1]_1\(8),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_11_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => p_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(7),
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_12_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => p_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(6),
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_13_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => p_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(5),
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_14_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => p_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(4),
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_15_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => p_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(3),
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_16_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => p_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(2),
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_17_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => p_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(1),
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_18_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => p_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(14),
      I5 => \SRL_SIG_reg[1]_1\(14),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_5_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => p_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_6_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => p_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(12),
      I5 => \SRL_SIG_reg[1]_1\(12),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_7_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => p_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(11),
      I5 => \SRL_SIG_reg[1]_1\(11),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_8_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => p_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(10),
      I5 => \SRL_SIG_reg[1]_1\(10),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_9_n_9\
    );
p_reg_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_2_n_9,
      CO(3) => p_0_in0_out(15),
      CO(2) => NLW_p_reg_reg_i_1_CO_UNCONNECTED(2),
      CO(1) => p_reg_reg_i_1_n_11,
      CO(0) => p_reg_reg_i_1_n_12,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_p_reg_reg_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => p_0_in0_out(14 downto 12),
      S(3) => '1',
      S(2) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_5_n_9\,
      S(1) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_6_n_9\,
      S(0) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_7_n_9\
    );
p_reg_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => p_reg_reg,
      I3 => mOutPtr(0),
      O => p_reg_reg_i_19_n_9
    );
p_reg_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_3_n_9,
      CO(3) => p_reg_reg_i_2_n_9,
      CO(2) => p_reg_reg_i_2_n_10,
      CO(1) => p_reg_reg_i_2_n_11,
      CO(0) => p_reg_reg_i_2_n_12,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in0_out(11 downto 8),
      S(3) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_8_n_9\,
      S(2) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_9_n_9\,
      S(1) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_10_n_9\,
      S(0) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_11_n_9\
    );
p_reg_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_4_n_9,
      CO(3) => p_reg_reg_i_3_n_9,
      CO(2) => p_reg_reg_i_3_n_10,
      CO(1) => p_reg_reg_i_3_n_11,
      CO(0) => p_reg_reg_i_3_n_12,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in0_out(7 downto 4),
      S(3) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_12_n_9\,
      S(2) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_13_n_9\,
      S(1) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_14_n_9\,
      S(0) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_15_n_9\
    );
p_reg_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_4_n_9,
      CO(2) => p_reg_reg_i_4_n_10,
      CO(1) => p_reg_reg_i_4_n_11,
      CO(0) => p_reg_reg_i_4_n_12,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_dstgy_data_dout(15),
      O(3 downto 0) => p_0_in0_out(3 downto 0),
      S(3) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_16_n_9\,
      S(2) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_17_n_9\,
      S(1) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/p_reg_reg_i_18_n_9\,
      S(0) => p_reg_reg_i_19_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg_10 is
  port (
    p_0_in0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_reg_reg : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][14]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][13]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][12]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg_10 : entity is "sobel_accel_fifo_w16_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg_10;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg_10 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_10_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_11_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_12_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_13_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_14_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_15_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_16_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_17_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_18_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_5_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_6_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_7_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_8_n_9\ : STD_LOGIC;
  signal \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_9_n_9\ : STD_LOGIC;
  signal m_reg_reg_i_19_n_9 : STD_LOGIC;
  signal m_reg_reg_i_1_n_11 : STD_LOGIC;
  signal m_reg_reg_i_1_n_12 : STD_LOGIC;
  signal m_reg_reg_i_2_n_10 : STD_LOGIC;
  signal m_reg_reg_i_2_n_11 : STD_LOGIC;
  signal m_reg_reg_i_2_n_12 : STD_LOGIC;
  signal m_reg_reg_i_2_n_9 : STD_LOGIC;
  signal m_reg_reg_i_3_n_10 : STD_LOGIC;
  signal m_reg_reg_i_3_n_11 : STD_LOGIC;
  signal m_reg_reg_i_3_n_12 : STD_LOGIC;
  signal m_reg_reg_i_3_n_9 : STD_LOGIC;
  signal m_reg_reg_i_4_n_10 : STD_LOGIC;
  signal m_reg_reg_i_4_n_11 : STD_LOGIC;
  signal m_reg_reg_i_4_n_12 : STD_LOGIC;
  signal m_reg_reg_i_4_n_9 : STD_LOGIC;
  signal p_dstgx_data_dout : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_m_reg_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_m_reg_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
begin
SRL_SIG: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => m_reg_reg,
      I3 => mOutPtr(0),
      O => p_dstgx_data_dout(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][11]_0\,
      Q => \SRL_SIG_reg[0]_0\(11),
      S => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][12]_0\,
      Q => \SRL_SIG_reg[0]_0\(12),
      S => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][13]_0\,
      Q => \SRL_SIG_reg[0]_0\(13),
      S => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][14]_0\,
      Q => \SRL_SIG_reg[0]_0\(14),
      S => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => m_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(9),
      I5 => \SRL_SIG_reg[1]_1\(9),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_10_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => m_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(8),
      I5 => \SRL_SIG_reg[1]_1\(8),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_11_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => m_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(7),
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_12_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => m_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(6),
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_13_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => m_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(5),
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_14_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => m_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(4),
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_15_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => m_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(3),
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_16_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => m_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(2),
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_17_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => m_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(1),
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_18_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => m_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(14),
      I5 => \SRL_SIG_reg[1]_1\(14),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_5_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => m_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_6_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => m_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(12),
      I5 => \SRL_SIG_reg[1]_1\(12),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_7_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => m_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(11),
      I5 => \SRL_SIG_reg[1]_1\(11),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_8_n_9\
    );
\grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[1]_1\(15),
      I2 => mOutPtr(0),
      I3 => m_reg_reg,
      I4 => \SRL_SIG_reg[0]_0\(10),
      I5 => \SRL_SIG_reg[1]_1\(10),
      O => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_9_n_9\
    );
m_reg_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => m_reg_reg_i_2_n_9,
      CO(3) => p_0_in0_out(15),
      CO(2) => NLW_m_reg_reg_i_1_CO_UNCONNECTED(2),
      CO(1) => m_reg_reg_i_1_n_11,
      CO(0) => m_reg_reg_i_1_n_12,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_m_reg_reg_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => p_0_in0_out(14 downto 12),
      S(3) => '1',
      S(2) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_5_n_9\,
      S(1) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_6_n_9\,
      S(0) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_7_n_9\
    );
m_reg_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => m_reg_reg,
      I3 => mOutPtr(0),
      O => m_reg_reg_i_19_n_9
    );
m_reg_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => m_reg_reg_i_3_n_9,
      CO(3) => m_reg_reg_i_2_n_9,
      CO(2) => m_reg_reg_i_2_n_10,
      CO(1) => m_reg_reg_i_2_n_11,
      CO(0) => m_reg_reg_i_2_n_12,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in0_out(11 downto 8),
      S(3) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_8_n_9\,
      S(2) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_9_n_9\,
      S(1) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_10_n_9\,
      S(0) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_11_n_9\
    );
m_reg_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => m_reg_reg_i_4_n_9,
      CO(3) => m_reg_reg_i_3_n_9,
      CO(2) => m_reg_reg_i_3_n_10,
      CO(1) => m_reg_reg_i_3_n_11,
      CO(0) => m_reg_reg_i_3_n_12,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in0_out(7 downto 4),
      S(3) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_12_n_9\,
      S(2) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_13_n_9\,
      S(1) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_14_n_9\,
      S(0) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_15_n_9\
    );
m_reg_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => m_reg_reg_i_4_n_9,
      CO(2) => m_reg_reg_i_4_n_10,
      CO(1) => m_reg_reg_i_4_n_11,
      CO(0) => m_reg_reg_i_4_n_12,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_dstgx_data_dout(15),
      O(3 downto 0) => p_0_in0_out(3 downto 0),
      S(3) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_16_n_9\,
      S(2) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_17_n_9\,
      S(1) => \grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/m_reg_reg_i_18_n_9\,
      S(0) => m_reg_reg_i_19_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg_11 is
  port (
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \buf_reg_227_reg[15]\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg_11 : entity is "sobel_accel_fifo_w16_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg_11;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg_11 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\buf_reg_227[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\buf_reg_227[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\buf_reg_227[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\buf_reg_227[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\buf_reg_227[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\buf_reg_227[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\buf_reg_227[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\buf_reg_227[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\buf_reg_227[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\buf_reg_227[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\buf_reg_227[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\buf_reg_227[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\buf_reg_227[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\buf_reg_227[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\buf_reg_227[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\buf_reg_227[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \buf_reg_227_reg[15]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S_ShiftReg is
  port (
    d1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \cmp_i_i633_i_reg_614_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    cmp_i_i633_i_reg_614 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2_1 : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S_ShiftReg : entity is "sobel_accel_fifo_w24_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S_ShiftReg;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\ram_reg_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(0),
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => \cmp_i_i633_i_reg_614_reg[0]\(0)
    );
\ram_reg_0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(8),
      I5 => \SRL_SIG_reg[1]_1\(8),
      O => \cmp_i_i633_i_reg_614_reg[0]\(8)
    );
\ram_reg_0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(7),
      I4 => \SRL_SIG_reg[1]_1\(7),
      O => \mOutPtr_reg[1]\(7)
    );
ram_reg_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(7),
      I4 => \SRL_SIG_reg[1]_1\(7),
      O => d1(7)
    );
\ram_reg_0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(6),
      I4 => \SRL_SIG_reg[1]_1\(6),
      O => \mOutPtr_reg[1]\(6)
    );
ram_reg_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(6),
      I4 => \SRL_SIG_reg[1]_1\(6),
      O => d1(6)
    );
\ram_reg_0_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(5),
      I4 => \SRL_SIG_reg[1]_1\(5),
      O => \mOutPtr_reg[1]\(5)
    );
ram_reg_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(5),
      I4 => \SRL_SIG_reg[1]_1\(5),
      O => d1(5)
    );
\ram_reg_0_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(4),
      I4 => \SRL_SIG_reg[1]_1\(4),
      O => \mOutPtr_reg[1]\(4)
    );
ram_reg_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(4),
      I4 => \SRL_SIG_reg[1]_1\(4),
      O => d1(4)
    );
\ram_reg_0_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(3),
      I4 => \SRL_SIG_reg[1]_1\(3),
      O => \mOutPtr_reg[1]\(3)
    );
ram_reg_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(3),
      I4 => \SRL_SIG_reg[1]_1\(3),
      O => d1(3)
    );
\ram_reg_0_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(2),
      I4 => \SRL_SIG_reg[1]_1\(2),
      O => \mOutPtr_reg[1]\(2)
    );
ram_reg_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(2),
      I4 => \SRL_SIG_reg[1]_1\(2),
      O => d1(2)
    );
\ram_reg_0_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(1),
      I4 => \SRL_SIG_reg[1]_1\(1),
      O => \mOutPtr_reg[1]\(1)
    );
ram_reg_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(1),
      I4 => \SRL_SIG_reg[1]_1\(1),
      O => d1(1)
    );
\ram_reg_0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(0),
      I4 => \SRL_SIG_reg[1]_1\(0),
      O => \mOutPtr_reg[1]\(0)
    );
ram_reg_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(0),
      I4 => \SRL_SIG_reg[1]_1\(0),
      O => d1(0)
    );
\ram_reg_0_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(8),
      I4 => \SRL_SIG_reg[1]_1\(8),
      O => \mOutPtr_reg[1]\(8)
    );
\ram_reg_0_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(8),
      I4 => \SRL_SIG_reg[1]_1\(8),
      O => d1(8)
    );
\ram_reg_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(7),
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => \cmp_i_i633_i_reg_614_reg[0]\(7)
    );
\ram_reg_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(6),
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => \cmp_i_i633_i_reg_614_reg[0]\(6)
    );
\ram_reg_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(5),
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => \cmp_i_i633_i_reg_614_reg[0]\(5)
    );
\ram_reg_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(4),
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => \cmp_i_i633_i_reg_614_reg[0]\(4)
    );
\ram_reg_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(3),
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => \cmp_i_i633_i_reg_614_reg[0]\(3)
    );
\ram_reg_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(2),
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => \cmp_i_i633_i_reg_614_reg[0]\(2)
    );
\ram_reg_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(1),
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => \cmp_i_i633_i_reg_614_reg[0]\(1)
    );
ram_reg_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(16),
      I4 => \SRL_SIG_reg[1]_1\(16),
      O => d1(16)
    );
\ram_reg_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(16),
      I5 => \SRL_SIG_reg[1]_1\(16),
      O => \cmp_i_i633_i_reg_614_reg[0]\(16)
    );
\ram_reg_1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(16),
      I4 => \SRL_SIG_reg[1]_1\(16),
      O => \mOutPtr_reg[1]\(16)
    );
ram_reg_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(15),
      I4 => \SRL_SIG_reg[1]_1\(15),
      O => d1(15)
    );
\ram_reg_1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(15),
      I5 => \SRL_SIG_reg[1]_1\(15),
      O => \cmp_i_i633_i_reg_614_reg[0]\(15)
    );
\ram_reg_1_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(15),
      I4 => \SRL_SIG_reg[1]_1\(15),
      O => \mOutPtr_reg[1]\(15)
    );
ram_reg_1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(14),
      I4 => \SRL_SIG_reg[1]_1\(14),
      O => d1(14)
    );
\ram_reg_1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(14),
      I5 => \SRL_SIG_reg[1]_1\(14),
      O => \cmp_i_i633_i_reg_614_reg[0]\(14)
    );
\ram_reg_1_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(14),
      I4 => \SRL_SIG_reg[1]_1\(14),
      O => \mOutPtr_reg[1]\(14)
    );
ram_reg_1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(13),
      I4 => \SRL_SIG_reg[1]_1\(13),
      O => d1(13)
    );
\ram_reg_1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => \cmp_i_i633_i_reg_614_reg[0]\(13)
    );
\ram_reg_1_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(13),
      I4 => \SRL_SIG_reg[1]_1\(13),
      O => \mOutPtr_reg[1]\(13)
    );
ram_reg_1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(12),
      I4 => \SRL_SIG_reg[1]_1\(12),
      O => d1(12)
    );
\ram_reg_1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(12),
      I5 => \SRL_SIG_reg[1]_1\(12),
      O => \cmp_i_i633_i_reg_614_reg[0]\(12)
    );
\ram_reg_1_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(12),
      I4 => \SRL_SIG_reg[1]_1\(12),
      O => \mOutPtr_reg[1]\(12)
    );
ram_reg_1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(11),
      I4 => \SRL_SIG_reg[1]_1\(11),
      O => d1(11)
    );
\ram_reg_1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(11),
      I5 => \SRL_SIG_reg[1]_1\(11),
      O => \cmp_i_i633_i_reg_614_reg[0]\(11)
    );
\ram_reg_1_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(11),
      I4 => \SRL_SIG_reg[1]_1\(11),
      O => \mOutPtr_reg[1]\(11)
    );
ram_reg_1_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(10),
      I4 => \SRL_SIG_reg[1]_1\(10),
      O => d1(10)
    );
\ram_reg_1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(10),
      I5 => \SRL_SIG_reg[1]_1\(10),
      O => \cmp_i_i633_i_reg_614_reg[0]\(10)
    );
\ram_reg_1_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(10),
      I4 => \SRL_SIG_reg[1]_1\(10),
      O => \mOutPtr_reg[1]\(10)
    );
ram_reg_1_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(9),
      I4 => \SRL_SIG_reg[1]_1\(9),
      O => d1(9)
    );
\ram_reg_1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(9),
      I5 => \SRL_SIG_reg[1]_1\(9),
      O => \cmp_i_i633_i_reg_614_reg[0]\(9)
    );
\ram_reg_1_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(9),
      I4 => \SRL_SIG_reg[1]_1\(9),
      O => \mOutPtr_reg[1]\(9)
    );
ram_reg_1_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(17),
      I4 => \SRL_SIG_reg[1]_1\(17),
      O => d1(17)
    );
\ram_reg_1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(17),
      I5 => \SRL_SIG_reg[1]_1\(17),
      O => \cmp_i_i633_i_reg_614_reg[0]\(17)
    );
\ram_reg_1_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(17),
      I4 => \SRL_SIG_reg[1]_1\(17),
      O => \mOutPtr_reg[1]\(17)
    );
ram_reg_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(23),
      I4 => \SRL_SIG_reg[1]_1\(23),
      O => d1(23)
    );
\ram_reg_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(23),
      I5 => \SRL_SIG_reg[1]_1\(23),
      O => \cmp_i_i633_i_reg_614_reg[0]\(23)
    );
\ram_reg_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(23),
      I4 => \SRL_SIG_reg[1]_1\(23),
      O => \mOutPtr_reg[1]\(23)
    );
ram_reg_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(22),
      I4 => \SRL_SIG_reg[1]_1\(22),
      O => d1(22)
    );
\ram_reg_2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(22),
      I5 => \SRL_SIG_reg[1]_1\(22),
      O => \cmp_i_i633_i_reg_614_reg[0]\(22)
    );
\ram_reg_2_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(22),
      I4 => \SRL_SIG_reg[1]_1\(22),
      O => \mOutPtr_reg[1]\(22)
    );
ram_reg_2_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(21),
      I4 => \SRL_SIG_reg[1]_1\(21),
      O => d1(21)
    );
\ram_reg_2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(21),
      I5 => \SRL_SIG_reg[1]_1\(21),
      O => \cmp_i_i633_i_reg_614_reg[0]\(21)
    );
\ram_reg_2_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(21),
      I4 => \SRL_SIG_reg[1]_1\(21),
      O => \mOutPtr_reg[1]\(21)
    );
ram_reg_2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(20),
      I4 => \SRL_SIG_reg[1]_1\(20),
      O => d1(20)
    );
\ram_reg_2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(20),
      I5 => \SRL_SIG_reg[1]_1\(20),
      O => \cmp_i_i633_i_reg_614_reg[0]\(20)
    );
\ram_reg_2_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(20),
      I4 => \SRL_SIG_reg[1]_1\(20),
      O => \mOutPtr_reg[1]\(20)
    );
ram_reg_2_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(19),
      I4 => \SRL_SIG_reg[1]_1\(19),
      O => d1(19)
    );
\ram_reg_2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(19),
      I5 => \SRL_SIG_reg[1]_1\(19),
      O => \cmp_i_i633_i_reg_614_reg[0]\(19)
    );
\ram_reg_2_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(19),
      I4 => \SRL_SIG_reg[1]_1\(19),
      O => \mOutPtr_reg[1]\(19)
    );
ram_reg_2_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(18),
      I4 => \SRL_SIG_reg[1]_1\(18),
      O => d1(18)
    );
\ram_reg_2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i633_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(18),
      I5 => \SRL_SIG_reg[1]_1\(18),
      O => \cmp_i_i633_i_reg_614_reg[0]\(18)
    );
\ram_reg_2_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(18),
      I4 => \SRL_SIG_reg[1]_1\(18),
      O => \mOutPtr_reg[1]\(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    push : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg : entity is "sobel_accel_fifo_w32_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\height_reg_73[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\height_reg_73[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\height_reg_73[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\height_reg_73[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\height_reg_73[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\height_reg_73[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\height_reg_73[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\height_reg_73[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\height_reg_73[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\height_reg_73[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\height_reg_73[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\height_reg_73[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\height_reg_73[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\height_reg_73[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\height_reg_73[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\height_reg_73[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC;
    ap_sync_channel_write_in_mat_rows_c16_channel0 : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \mOutPtr_reg[1]\ : out STD_LOGIC;
    addr : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_mat_cols_c17_channel_empty_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_rows_c16_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_13 : entity is "sobel_accel_fifo_w32_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_13;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_13 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_CS_fsm[2]_i_10__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_11__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_12__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_14_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_15_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_16_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_17_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_18__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_19__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_20__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_21_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_23_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_24_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_25_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_26_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_27_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_28_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_29_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_30_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_31_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_32_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_33_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_34_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_35_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_36_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_37_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_38_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_9\ : STD_LOGIC;
  signal \^ap_sync_channel_write_in_mat_rows_c16_channel0\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_4\ : label is 11;
begin
  CO(0) <= \^co\(0);
  D(15 downto 0) <= \^d\(15 downto 0);
  ap_sync_channel_write_in_mat_rows_c16_channel0 <= \^ap_sync_channel_write_in_mat_rows_c16_channel0\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(14)
    );
\SRL_SIG[0][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(15)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(2)
    );
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => ap_sync_reg_channel_write_in_mat_rows_c16_channel,
      I2 => ap_done_reg,
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_sync_channel_write_in_mat_rows_c16_channel0\
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\ap_CS_fsm[2]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => \SRL_SIG_reg[1]_1\(28),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(29),
      I5 => \SRL_SIG_reg[1]_1\(29),
      O => \ap_CS_fsm[2]_i_10__0_n_9\
    );
\ap_CS_fsm[2]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => \SRL_SIG_reg[1]_1\(26),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(27),
      I5 => \SRL_SIG_reg[1]_1\(27),
      O => \ap_CS_fsm[2]_i_11__0_n_9\
    );
\ap_CS_fsm[2]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => \SRL_SIG_reg[1]_1\(24),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(25),
      I5 => \SRL_SIG_reg[1]_1\(25),
      O => \ap_CS_fsm[2]_i_12__0_n_9\
    );
\ap_CS_fsm[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(23),
      I5 => \SRL_SIG_reg[1]_1\(23),
      O => \ap_CS_fsm[2]_i_14_n_9\
    );
\ap_CS_fsm[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(21),
      I5 => \SRL_SIG_reg[1]_1\(21),
      O => \ap_CS_fsm[2]_i_15_n_9\
    );
\ap_CS_fsm[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(19),
      I5 => \SRL_SIG_reg[1]_1\(19),
      O => \ap_CS_fsm[2]_i_16_n_9\
    );
\ap_CS_fsm[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(17),
      I5 => \SRL_SIG_reg[1]_1\(17),
      O => \ap_CS_fsm[2]_i_17_n_9\
    );
\ap_CS_fsm[2]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => \SRL_SIG_reg[1]_1\(22),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(23),
      I5 => \SRL_SIG_reg[1]_1\(23),
      O => \ap_CS_fsm[2]_i_18__0_n_9\
    );
\ap_CS_fsm[2]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => \SRL_SIG_reg[1]_1\(20),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(21),
      I5 => \SRL_SIG_reg[1]_1\(21),
      O => \ap_CS_fsm[2]_i_19__0_n_9\
    );
\ap_CS_fsm[2]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => \SRL_SIG_reg[1]_1\(18),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(19),
      I5 => \SRL_SIG_reg[1]_1\(19),
      O => \ap_CS_fsm[2]_i_20__0_n_9\
    );
\ap_CS_fsm[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => \SRL_SIG_reg[1]_1\(16),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(17),
      I5 => \SRL_SIG_reg[1]_1\(17),
      O => \ap_CS_fsm[2]_i_21_n_9\
    );
\ap_CS_fsm[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(15),
      I5 => \SRL_SIG_reg[1]_1\(15),
      O => \ap_CS_fsm[2]_i_23_n_9\
    );
\ap_CS_fsm[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => \ap_CS_fsm[2]_i_24_n_9\
    );
\ap_CS_fsm[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \SRL_SIG_reg[1]_1\(10),
      I3 => \out\(10),
      I4 => \out\(11),
      I5 => \^d\(11),
      O => \ap_CS_fsm[2]_i_25_n_9\
    );
\ap_CS_fsm[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[1]_1\(8),
      I3 => \out\(8),
      I4 => \out\(9),
      I5 => \^d\(9),
      O => \ap_CS_fsm[2]_i_26_n_9\
    );
\ap_CS_fsm[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => \SRL_SIG_reg[1]_1\(14),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(15),
      I5 => \SRL_SIG_reg[1]_1\(15),
      O => \ap_CS_fsm[2]_i_27_n_9\
    );
\ap_CS_fsm[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \SRL_SIG_reg[1]_1\(12),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => \ap_CS_fsm[2]_i_28_n_9\
    );
\ap_CS_fsm[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => addr,
      I3 => \out\(10),
      I4 => \^d\(11),
      I5 => \out\(11),
      O => \ap_CS_fsm[2]_i_29_n_9\
    );
\ap_CS_fsm[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => addr,
      I3 => \out\(8),
      I4 => \^d\(9),
      I5 => \out\(9),
      O => \ap_CS_fsm[2]_i_30_n_9\
    );
\ap_CS_fsm[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => \out\(6),
      I4 => \out\(7),
      I5 => \^d\(7),
      O => \ap_CS_fsm[2]_i_31_n_9\
    );
\ap_CS_fsm[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => \out\(4),
      I4 => \out\(5),
      I5 => \^d\(5),
      O => \ap_CS_fsm[2]_i_32_n_9\
    );
\ap_CS_fsm[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => \out\(2),
      I4 => \out\(3),
      I5 => \^d\(3),
      O => \ap_CS_fsm[2]_i_33_n_9\
    );
\ap_CS_fsm[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \^d\(1),
      O => \ap_CS_fsm[2]_i_34_n_9\
    );
\ap_CS_fsm[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => addr,
      I3 => \out\(6),
      I4 => \^d\(7),
      I5 => \out\(7),
      O => \ap_CS_fsm[2]_i_35_n_9\
    );
\ap_CS_fsm[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => addr,
      I3 => \out\(4),
      I4 => \^d\(5),
      I5 => \out\(5),
      O => \ap_CS_fsm[2]_i_36_n_9\
    );
\ap_CS_fsm[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => addr,
      I3 => \out\(2),
      I4 => \^d\(3),
      I5 => \out\(3),
      O => \ap_CS_fsm[2]_i_37_n_9\
    );
\ap_CS_fsm[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => addr,
      I3 => \out\(0),
      I4 => \^d\(1),
      I5 => \out\(1),
      O => \ap_CS_fsm[2]_i_38_n_9\
    );
\ap_CS_fsm[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0AA0C00ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => \SRL_SIG_reg[1]_1\(30),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(31),
      I5 => \SRL_SIG_reg[1]_1\(31),
      O => \ap_CS_fsm[2]_i_5__1_n_9\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(29),
      I5 => \SRL_SIG_reg[1]_1\(29),
      O => \ap_CS_fsm[2]_i_6_n_9\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(27),
      I5 => \SRL_SIG_reg[1]_1\(27),
      O => \ap_CS_fsm[2]_i_7_n_9\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(25),
      I5 => \SRL_SIG_reg[1]_1\(25),
      O => \ap_CS_fsm[2]_i_8_n_9\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => \SRL_SIG_reg[1]_1\(30),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(31),
      I5 => \SRL_SIG_reg[1]_1\(31),
      O => \ap_CS_fsm[2]_i_9_n_9\
    );
\ap_CS_fsm_reg[2]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_22_n_9\,
      CO(3) => \ap_CS_fsm_reg[2]_i_13_n_9\,
      CO(2) => \ap_CS_fsm_reg[2]_i_13_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_13_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_13_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_23_n_9\,
      DI(2) => \ap_CS_fsm[2]_i_24_n_9\,
      DI(1) => \ap_CS_fsm[2]_i_25_n_9\,
      DI(0) => \ap_CS_fsm[2]_i_26_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_27_n_9\,
      S(2) => \ap_CS_fsm[2]_i_28_n_9\,
      S(1) => \ap_CS_fsm[2]_i_29_n_9\,
      S(0) => \ap_CS_fsm[2]_i_30_n_9\
    );
\ap_CS_fsm_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_4_n_9\,
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_2_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_5__1_n_9\,
      DI(2) => \ap_CS_fsm[2]_i_6_n_9\,
      DI(1) => \ap_CS_fsm[2]_i_7_n_9\,
      DI(0) => \ap_CS_fsm[2]_i_8_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_9_n_9\,
      S(2) => \ap_CS_fsm[2]_i_10__0_n_9\,
      S(1) => \ap_CS_fsm[2]_i_11__0_n_9\,
      S(0) => \ap_CS_fsm[2]_i_12__0_n_9\
    );
\ap_CS_fsm_reg[2]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[2]_i_22_n_9\,
      CO(2) => \ap_CS_fsm_reg[2]_i_22_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_22_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_22_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_31_n_9\,
      DI(2) => \ap_CS_fsm[2]_i_32_n_9\,
      DI(1) => \ap_CS_fsm[2]_i_33_n_9\,
      DI(0) => \ap_CS_fsm[2]_i_34_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_35_n_9\,
      S(2) => \ap_CS_fsm[2]_i_36_n_9\,
      S(1) => \ap_CS_fsm[2]_i_37_n_9\,
      S(0) => \ap_CS_fsm[2]_i_38_n_9\
    );
\ap_CS_fsm_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_13_n_9\,
      CO(3) => \ap_CS_fsm_reg[2]_i_4_n_9\,
      CO(2) => \ap_CS_fsm_reg[2]_i_4_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_4_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_4_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_14_n_9\,
      DI(2) => \ap_CS_fsm[2]_i_15_n_9\,
      DI(1) => \ap_CS_fsm[2]_i_16_n_9\,
      DI(0) => \ap_CS_fsm[2]_i_17_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_18__0_n_9\,
      S(2) => \ap_CS_fsm[2]_i_19__0_n_9\,
      S(1) => \ap_CS_fsm[2]_i_20__0_n_9\,
      S(0) => \ap_CS_fsm[2]_i_21_n_9\
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => start_once_reg_reg_0(0),
      I3 => \^co\(0),
      I4 => start_once_reg_reg,
      I5 => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      O => \mOutPtr_reg[1]\
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => start_once_reg_reg_0(0),
      I1 => \^co\(0),
      I2 => start_once_reg_reg,
      I3 => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      I4 => mOutPtr(0),
      O => \ap_CS_fsm_reg[1]\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^ap_sync_channel_write_in_mat_rows_c16_channel0\,
      I2 => start_once_reg_reg,
      I3 => \^co\(0),
      I4 => start_once_reg_reg_0(0),
      I5 => mOutPtr(1),
      O => \mOutPtr_reg[0]\
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF800000FF80FF80"
    )
        port map (
      I0 => in_mat_cols_c17_channel_empty_n,
      I1 => start_once_reg_reg,
      I2 => start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n,
      I3 => start_once_reg,
      I4 => \^co\(0),
      I5 => start_once_reg_reg_0(0),
      O => empty_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_14 is
  port (
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    push : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_14 : entity is "sobel_accel_fifo_w32_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_14;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_14 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\width_reg_68[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\width_reg_68[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\width_reg_68[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\width_reg_68[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\width_reg_68[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\width_reg_68[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\width_reg_68[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\width_reg_68[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\width_reg_68[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\width_reg_68[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\width_reg_68[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\width_reg_68[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\width_reg_68[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\width_reg_68[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\width_reg_68[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\width_reg_68[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_15 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][30]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][11]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln77_fu_107_p2_carry : in STD_LOGIC;
    \icmp_ln77_fu_107_p2_carry__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init : in STD_LOGIC;
    icmp_ln77_fu_107_p2_carry_0 : in STD_LOGIC;
    icmp_ln77_fu_107_p2_carry_1 : in STD_LOGIC;
    icmp_ln77_fu_107_p2_carry_2 : in STD_LOGIC;
    icmp_ln77_fu_107_p2_carry_3 : in STD_LOGIC;
    \icmp_ln77_fu_107_p2_carry__0_0\ : in STD_LOGIC;
    \icmp_ln77_fu_107_p2_carry__0_1\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_mat_cols_c17_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_cols_c17_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_15 : entity is "sobel_accel_fifo_w32_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_15;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_15 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^srl_sig_reg[0][11]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  E(0) <= \^e\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  \SRL_SIG_reg[0][11]_0\(5 downto 0) <= \^srl_sig_reg[0][11]_0\(5 downto 0);
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(0)
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(10)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[0][11]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(11)
    );
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(12)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(13)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(14)
    );
\SRL_SIG[0][15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(15)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^srl_sig_reg[0][11]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(2)
    );
\SRL_SIG[0][31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => in_mat_cols_c17_channel_full_n,
      I1 => ap_sync_reg_channel_write_in_mat_cols_c17_channel,
      I2 => ap_done_reg,
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^e\(0)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[0][11]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[0][11]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[0][11]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(8)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[0][11]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(11),
      Q => \^srl_sig_reg[0][11]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(1),
      Q => \^srl_sig_reg[0][11]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(3),
      Q => \^srl_sig_reg[0][11]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(5),
      Q => \^srl_sig_reg[0][11]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(7),
      Q => \^srl_sig_reg[0][11]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(9),
      Q => \^srl_sig_reg[0][11]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^srl_sig_reg[0][11]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^srl_sig_reg[0][11]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^srl_sig_reg[0][11]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^srl_sig_reg[0][11]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^srl_sig_reg[0][11]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^srl_sig_reg[0][11]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\icmp_ln77_fu_107_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(15),
      I5 => \SRL_SIG_reg[1]_1\(15),
      O => DI(1)
    );
\icmp_ln77_fu_107_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => DI(0)
    );
\icmp_ln77_fu_107_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => \SRL_SIG_reg[1]_1\(14),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(15),
      I5 => \SRL_SIG_reg[1]_1\(15),
      O => \SRL_SIG_reg[0][14]_0\(3)
    );
\icmp_ln77_fu_107_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \SRL_SIG_reg[1]_1\(12),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => \SRL_SIG_reg[0][14]_0\(2)
    );
\icmp_ln77_fu_107_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => icmp_ln77_fu_107_p2_carry,
      I3 => \icmp_ln77_fu_107_p2_carry__0\(5),
      I4 => ap_loop_init,
      I5 => \icmp_ln77_fu_107_p2_carry__0_1\,
      O => \SRL_SIG_reg[0][14]_0\(1)
    );
\icmp_ln77_fu_107_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => icmp_ln77_fu_107_p2_carry,
      I3 => \icmp_ln77_fu_107_p2_carry__0\(4),
      I4 => ap_loop_init,
      I5 => \icmp_ln77_fu_107_p2_carry__0_0\,
      O => \SRL_SIG_reg[0][14]_0\(0)
    );
\icmp_ln77_fu_107_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(23),
      I5 => \SRL_SIG_reg[1]_1\(23),
      O => \SRL_SIG_reg[1][22]_0\(3)
    );
\icmp_ln77_fu_107_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(21),
      I5 => \SRL_SIG_reg[1]_1\(21),
      O => \SRL_SIG_reg[1][22]_0\(2)
    );
\icmp_ln77_fu_107_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(19),
      I5 => \SRL_SIG_reg[1]_1\(19),
      O => \SRL_SIG_reg[1][22]_0\(1)
    );
\icmp_ln77_fu_107_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(17),
      I5 => \SRL_SIG_reg[1]_1\(17),
      O => \SRL_SIG_reg[1][22]_0\(0)
    );
\icmp_ln77_fu_107_p2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => \SRL_SIG_reg[1]_1\(22),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(23),
      I5 => \SRL_SIG_reg[1]_1\(23),
      O => \SRL_SIG_reg[0][22]_0\(3)
    );
\icmp_ln77_fu_107_p2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => \SRL_SIG_reg[1]_1\(20),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(21),
      I5 => \SRL_SIG_reg[1]_1\(21),
      O => \SRL_SIG_reg[0][22]_0\(2)
    );
\icmp_ln77_fu_107_p2_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => \SRL_SIG_reg[1]_1\(18),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(19),
      I5 => \SRL_SIG_reg[1]_1\(19),
      O => \SRL_SIG_reg[0][22]_0\(1)
    );
\icmp_ln77_fu_107_p2_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => \SRL_SIG_reg[1]_1\(16),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(17),
      I5 => \SRL_SIG_reg[1]_1\(17),
      O => \SRL_SIG_reg[0][22]_0\(0)
    );
\icmp_ln77_fu_107_p2_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0AA0C00ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => \SRL_SIG_reg[1]_1\(30),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(31),
      I5 => \SRL_SIG_reg[1]_1\(31),
      O => \SRL_SIG_reg[0][30]_0\(3)
    );
\icmp_ln77_fu_107_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(29),
      I5 => \SRL_SIG_reg[1]_1\(29),
      O => \SRL_SIG_reg[0][30]_0\(2)
    );
\icmp_ln77_fu_107_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(27),
      I5 => \SRL_SIG_reg[1]_1\(27),
      O => \SRL_SIG_reg[0][30]_0\(1)
    );
\icmp_ln77_fu_107_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(25),
      I5 => \SRL_SIG_reg[1]_1\(25),
      O => \SRL_SIG_reg[0][30]_0\(0)
    );
\icmp_ln77_fu_107_p2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => \SRL_SIG_reg[1]_1\(30),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(31),
      I5 => \SRL_SIG_reg[1]_1\(31),
      O => \SRL_SIG_reg[0][30]_1\(3)
    );
\icmp_ln77_fu_107_p2_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => \SRL_SIG_reg[1]_1\(28),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(29),
      I5 => \SRL_SIG_reg[1]_1\(29),
      O => \SRL_SIG_reg[0][30]_1\(2)
    );
\icmp_ln77_fu_107_p2_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => \SRL_SIG_reg[1]_1\(26),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(27),
      I5 => \SRL_SIG_reg[1]_1\(27),
      O => \SRL_SIG_reg[0][30]_1\(1)
    );
\icmp_ln77_fu_107_p2_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => \SRL_SIG_reg[1]_1\(24),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(25),
      I5 => \SRL_SIG_reg[1]_1\(25),
      O => \SRL_SIG_reg[0][30]_1\(0)
    );
icmp_ln77_fu_107_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => icmp_ln77_fu_107_p2_carry,
      I3 => \icmp_ln77_fu_107_p2_carry__0\(3),
      I4 => ap_loop_init,
      I5 => icmp_ln77_fu_107_p2_carry_3,
      O => S(3)
    );
icmp_ln77_fu_107_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => icmp_ln77_fu_107_p2_carry,
      I3 => \icmp_ln77_fu_107_p2_carry__0\(2),
      I4 => ap_loop_init,
      I5 => icmp_ln77_fu_107_p2_carry_2,
      O => S(2)
    );
icmp_ln77_fu_107_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => icmp_ln77_fu_107_p2_carry,
      I3 => \icmp_ln77_fu_107_p2_carry__0\(1),
      I4 => ap_loop_init,
      I5 => icmp_ln77_fu_107_p2_carry_1,
      O => S(1)
    );
icmp_ln77_fu_107_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => icmp_ln77_fu_107_p2_carry,
      I3 => \icmp_ln77_fu_107_p2_carry__0\(0),
      I4 => ap_loop_init,
      I5 => icmp_ln77_fu_107_p2_carry_0,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg is
  port (
    full_n_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \height_reg_165_reg[15]\ : in STD_LOGIC;
    \height_reg_165_reg[15]_0\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg : entity is "sobel_accel_fifo_w32_d5_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^full_n_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_4\ : label is "soft_lutpair205";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  full_n_reg <= \^full_n_reg\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \height_reg_165_reg[15]\,
      I1 => \height_reg_165_reg[15]_0\,
      I2 => ap_done_reg,
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^full_n_reg\
    );
\SRL_SIG_reg[4][0]_srl5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_12 is
  port (
    full_n_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_dst_cols_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_cols_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_12 : entity is "sobel_accel_fifo_w32_d5_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_12;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_12 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^full_n_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_4__0\ : label is "soft_lutpair202";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  full_n_reg <= \^full_n_reg\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => p_dst_cols_channel_full_n,
      I1 => ap_sync_reg_channel_write_p_dst_cols_channel,
      I2 => ap_done_reg,
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^full_n_reg\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg is
  port (
    sel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rev_fu_108_p2 : out STD_LOGIC;
    shift_c_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \p_shift_read_reg_155_reg[0]\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg : entity is "sobel_accel_fifo_w32_d6_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sel\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[11]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[11]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[11]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[11]_i_5_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[15]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[15]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[15]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[15]_i_5_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[19]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[19]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[19]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[19]_i_5_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[23]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[23]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[23]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[23]_i_5_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[27]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[27]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[27]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[27]_i_5_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[31]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[31]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[31]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[31]_i_5_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[3]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[3]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[3]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[7]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[7]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[7]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[7]_i_5_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[19]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[27]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[31]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_sub_i377_i_reg_175_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[7]_i_1\ : label is 35;
begin
  \out\(31 downto 0) <= \^out\(31 downto 0);
  sel <= \^sel\;
\SRL_SIG_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => shift_c_full_n,
      I1 => ap_start,
      I2 => \p_shift_read_reg_155_reg[0]\,
      O => \^sel\
    );
\SRL_SIG_reg[5][0]_srl6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[5][0]_srl6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(15)
    );
\SRL_SIG_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \^out\(16)
    );
\SRL_SIG_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \^out\(17)
    );
\SRL_SIG_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \^out\(18)
    );
\SRL_SIG_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \^out\(19)
    );
\SRL_SIG_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \^out\(20)
    );
\SRL_SIG_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \^out\(21)
    );
\SRL_SIG_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \^out\(22)
    );
\SRL_SIG_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \^out\(23)
    );
\SRL_SIG_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \^out\(24)
    );
\SRL_SIG_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \^out\(25)
    );
\SRL_SIG_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \^out\(26)
    );
\SRL_SIG_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \^out\(27)
    );
\SRL_SIG_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \^out\(28)
    );
\SRL_SIG_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \^out\(29)
    );
\SRL_SIG_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \^out\(30)
    );
\SRL_SIG_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \^out\(31)
    );
\SRL_SIG_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\rev_reg_170[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(31),
      O => rev_fu_108_p2
    );
\sub_i377_i_reg_175[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(11),
      O => \sub_i377_i_reg_175[11]_i_2_n_9\
    );
\sub_i377_i_reg_175[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(10),
      O => \sub_i377_i_reg_175[11]_i_3_n_9\
    );
\sub_i377_i_reg_175[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(9),
      O => \sub_i377_i_reg_175[11]_i_4_n_9\
    );
\sub_i377_i_reg_175[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(8),
      O => \sub_i377_i_reg_175[11]_i_5_n_9\
    );
\sub_i377_i_reg_175[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(15),
      O => \sub_i377_i_reg_175[15]_i_2_n_9\
    );
\sub_i377_i_reg_175[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(14),
      O => \sub_i377_i_reg_175[15]_i_3_n_9\
    );
\sub_i377_i_reg_175[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(13),
      O => \sub_i377_i_reg_175[15]_i_4_n_9\
    );
\sub_i377_i_reg_175[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(12),
      O => \sub_i377_i_reg_175[15]_i_5_n_9\
    );
\sub_i377_i_reg_175[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(19),
      O => \sub_i377_i_reg_175[19]_i_2_n_9\
    );
\sub_i377_i_reg_175[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(18),
      O => \sub_i377_i_reg_175[19]_i_3_n_9\
    );
\sub_i377_i_reg_175[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(17),
      O => \sub_i377_i_reg_175[19]_i_4_n_9\
    );
\sub_i377_i_reg_175[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(16),
      O => \sub_i377_i_reg_175[19]_i_5_n_9\
    );
\sub_i377_i_reg_175[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(23),
      O => \sub_i377_i_reg_175[23]_i_2_n_9\
    );
\sub_i377_i_reg_175[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(22),
      O => \sub_i377_i_reg_175[23]_i_3_n_9\
    );
\sub_i377_i_reg_175[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(21),
      O => \sub_i377_i_reg_175[23]_i_4_n_9\
    );
\sub_i377_i_reg_175[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(20),
      O => \sub_i377_i_reg_175[23]_i_5_n_9\
    );
\sub_i377_i_reg_175[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(27),
      O => \sub_i377_i_reg_175[27]_i_2_n_9\
    );
\sub_i377_i_reg_175[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(26),
      O => \sub_i377_i_reg_175[27]_i_3_n_9\
    );
\sub_i377_i_reg_175[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(25),
      O => \sub_i377_i_reg_175[27]_i_4_n_9\
    );
\sub_i377_i_reg_175[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(24),
      O => \sub_i377_i_reg_175[27]_i_5_n_9\
    );
\sub_i377_i_reg_175[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(31),
      O => \sub_i377_i_reg_175[31]_i_2_n_9\
    );
\sub_i377_i_reg_175[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(30),
      O => \sub_i377_i_reg_175[31]_i_3_n_9\
    );
\sub_i377_i_reg_175[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(29),
      O => \sub_i377_i_reg_175[31]_i_4_n_9\
    );
\sub_i377_i_reg_175[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(28),
      O => \sub_i377_i_reg_175[31]_i_5_n_9\
    );
\sub_i377_i_reg_175[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(3),
      O => \sub_i377_i_reg_175[3]_i_2_n_9\
    );
\sub_i377_i_reg_175[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => \sub_i377_i_reg_175[3]_i_3_n_9\
    );
\sub_i377_i_reg_175[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => \sub_i377_i_reg_175[3]_i_4_n_9\
    );
\sub_i377_i_reg_175[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(7),
      O => \sub_i377_i_reg_175[7]_i_2_n_9\
    );
\sub_i377_i_reg_175[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(6),
      O => \sub_i377_i_reg_175[7]_i_3_n_9\
    );
\sub_i377_i_reg_175[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(5),
      O => \sub_i377_i_reg_175[7]_i_4_n_9\
    );
\sub_i377_i_reg_175[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(4),
      O => \sub_i377_i_reg_175[7]_i_5_n_9\
    );
\sub_i377_i_reg_175_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_reg_175_reg[7]_i_1_n_9\,
      CO(3) => \sub_i377_i_reg_175_reg[11]_i_1_n_9\,
      CO(2) => \sub_i377_i_reg_175_reg[11]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[11]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[11]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(11 downto 8),
      S(3) => \sub_i377_i_reg_175[11]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[11]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[11]_i_4_n_9\,
      S(0) => \sub_i377_i_reg_175[11]_i_5_n_9\
    );
\sub_i377_i_reg_175_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_reg_175_reg[11]_i_1_n_9\,
      CO(3) => \sub_i377_i_reg_175_reg[15]_i_1_n_9\,
      CO(2) => \sub_i377_i_reg_175_reg[15]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[15]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[15]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(15 downto 12),
      S(3) => \sub_i377_i_reg_175[15]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[15]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[15]_i_4_n_9\,
      S(0) => \sub_i377_i_reg_175[15]_i_5_n_9\
    );
\sub_i377_i_reg_175_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_reg_175_reg[15]_i_1_n_9\,
      CO(3) => \sub_i377_i_reg_175_reg[19]_i_1_n_9\,
      CO(2) => \sub_i377_i_reg_175_reg[19]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[19]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[19]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(19 downto 16),
      S(3) => \sub_i377_i_reg_175[19]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[19]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[19]_i_4_n_9\,
      S(0) => \sub_i377_i_reg_175[19]_i_5_n_9\
    );
\sub_i377_i_reg_175_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_reg_175_reg[19]_i_1_n_9\,
      CO(3) => \sub_i377_i_reg_175_reg[23]_i_1_n_9\,
      CO(2) => \sub_i377_i_reg_175_reg[23]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[23]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[23]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(23 downto 20),
      S(3) => \sub_i377_i_reg_175[23]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[23]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[23]_i_4_n_9\,
      S(0) => \sub_i377_i_reg_175[23]_i_5_n_9\
    );
\sub_i377_i_reg_175_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_reg_175_reg[23]_i_1_n_9\,
      CO(3) => \sub_i377_i_reg_175_reg[27]_i_1_n_9\,
      CO(2) => \sub_i377_i_reg_175_reg[27]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[27]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[27]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(27 downto 24),
      S(3) => \sub_i377_i_reg_175[27]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[27]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[27]_i_4_n_9\,
      S(0) => \sub_i377_i_reg_175[27]_i_5_n_9\
    );
\sub_i377_i_reg_175_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_reg_175_reg[27]_i_1_n_9\,
      CO(3) => \NLW_sub_i377_i_reg_175_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sub_i377_i_reg_175_reg[31]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[31]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[31]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(31 downto 28),
      S(3) => \sub_i377_i_reg_175[31]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[31]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[31]_i_4_n_9\,
      S(0) => \sub_i377_i_reg_175[31]_i_5_n_9\
    );
\sub_i377_i_reg_175_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_i377_i_reg_175_reg[3]_i_1_n_9\,
      CO(2) => \sub_i377_i_reg_175_reg[3]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[3]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[3]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => D(3 downto 0),
      S(3) => \sub_i377_i_reg_175[3]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[3]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[3]_i_4_n_9\,
      S(0) => \^out\(0)
    );
\sub_i377_i_reg_175_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_reg_175_reg[3]_i_1_n_9\,
      CO(3) => \sub_i377_i_reg_175_reg[7]_i_1_n_9\,
      CO(2) => \sub_i377_i_reg_175_reg[7]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[7]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[7]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(7 downto 4),
      S(3) => \sub_i377_i_reg_175[7]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[7]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[7]_i_4_n_9\,
      S(0) => \sub_i377_i_reg_175[7]_i_5_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm[3]_i_11_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \SRL_SIG_reg[5][31]_srl6_0\ : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_rows_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_17 : entity is "sobel_accel_fifo_w32_d6_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_17;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_17 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[3]_i_10_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm[3]_i_11_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[3]_i_11_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_13_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_14_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_15_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_16_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_17_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_18_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_19_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_20_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_8_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_9_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_9\ : STD_LOGIC;
  signal dst_1_rows_channel_dout : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \^full_n_reg\ : STD_LOGIC;
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sub13_reg_169[11]_i_2_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[11]_i_3_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[11]_i_4_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[4]_i_2_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[4]_i_3_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[4]_i_4_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[4]_i_5_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[8]_i_2_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[8]_i_3_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[8]_i_4_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[8]_i_5_n_9\ : STD_LOGIC;
  signal \sub13_reg_169_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \sub13_reg_169_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \sub13_reg_169_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \sub13_reg_169_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \sub13_reg_169_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \sub13_reg_169_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \sub13_reg_169_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sub13_reg_169_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sub13_reg_169_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sub13_reg_169_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub13_reg_169_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_reg_169_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_reg_169_reg[8]_i_1\ : label is 35;
begin
  \ap_CS_fsm[3]_i_11_0\(0) <= \^ap_cs_fsm[3]_i_11_0\(0);
  full_n_reg <= \^full_n_reg\;
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  \out\(11 downto 0) <= \^out\(11 downto 0);
\SRL_SIG_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_dst_1_rows_channel,
      I2 => ap_done_reg,
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^full_n_reg\
    );
\SRL_SIG_reg[5][0]_srl6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[5][31]_srl6_0\,
      I1 => mOutPtr_reg(2),
      O => addr(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(2),
      O => addr(1)
    );
\SRL_SIG_reg[5][0]_srl6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => addr(2)
    );
\SRL_SIG_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(12),
      Q => dst_1_rows_channel_dout(12)
    );
\SRL_SIG_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(13),
      Q => dst_1_rows_channel_dout(13)
    );
\SRL_SIG_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(14),
      Q => dst_1_rows_channel_dout(14)
    );
\SRL_SIG_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(15),
      Q => dst_1_rows_channel_dout(15)
    );
\SRL_SIG_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(16),
      Q => dst_1_rows_channel_dout(16)
    );
\SRL_SIG_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(17),
      Q => dst_1_rows_channel_dout(17)
    );
\SRL_SIG_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(18),
      Q => dst_1_rows_channel_dout(18)
    );
\SRL_SIG_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(19),
      Q => dst_1_rows_channel_dout(19)
    );
\SRL_SIG_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(20),
      Q => dst_1_rows_channel_dout(20)
    );
\SRL_SIG_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(21),
      Q => dst_1_rows_channel_dout(21)
    );
\SRL_SIG_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(22),
      Q => dst_1_rows_channel_dout(22)
    );
\SRL_SIG_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(23),
      Q => dst_1_rows_channel_dout(23)
    );
\SRL_SIG_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(24),
      Q => dst_1_rows_channel_dout(24)
    );
\SRL_SIG_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(25),
      Q => dst_1_rows_channel_dout(25)
    );
\SRL_SIG_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(26),
      Q => dst_1_rows_channel_dout(26)
    );
\SRL_SIG_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(27),
      Q => dst_1_rows_channel_dout(27)
    );
\SRL_SIG_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(28),
      Q => dst_1_rows_channel_dout(28)
    );
\SRL_SIG_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(29),
      Q => dst_1_rows_channel_dout(29)
    );
\SRL_SIG_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(30),
      Q => dst_1_rows_channel_dout(30)
    );
\SRL_SIG_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(31),
      Q => dst_1_rows_channel_dout(31)
    );
\SRL_SIG_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\ap_CS_fsm[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(26),
      I1 => dst_1_rows_channel_dout(27),
      O => \ap_CS_fsm[3]_i_10_n_9\
    );
\ap_CS_fsm[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(24),
      I1 => dst_1_rows_channel_dout(25),
      O => \ap_CS_fsm[3]_i_11_n_9\
    );
\ap_CS_fsm[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(23),
      I1 => dst_1_rows_channel_dout(22),
      O => \ap_CS_fsm[3]_i_13_n_9\
    );
\ap_CS_fsm[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(21),
      I1 => dst_1_rows_channel_dout(20),
      O => \ap_CS_fsm[3]_i_14_n_9\
    );
\ap_CS_fsm[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(19),
      I1 => dst_1_rows_channel_dout(18),
      O => \ap_CS_fsm[3]_i_15_n_9\
    );
\ap_CS_fsm[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(17),
      I1 => dst_1_rows_channel_dout(16),
      O => \ap_CS_fsm[3]_i_16_n_9\
    );
\ap_CS_fsm[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(22),
      I1 => dst_1_rows_channel_dout(23),
      O => \ap_CS_fsm[3]_i_17_n_9\
    );
\ap_CS_fsm[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(20),
      I1 => dst_1_rows_channel_dout(21),
      O => \ap_CS_fsm[3]_i_18_n_9\
    );
\ap_CS_fsm[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(18),
      I1 => dst_1_rows_channel_dout(19),
      O => \ap_CS_fsm[3]_i_19_n_9\
    );
\ap_CS_fsm[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(16),
      I1 => dst_1_rows_channel_dout(17),
      O => \ap_CS_fsm[3]_i_20_n_9\
    );
\ap_CS_fsm[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(15),
      I1 => dst_1_rows_channel_dout(14),
      O => DI(1)
    );
\ap_CS_fsm[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(13),
      I1 => dst_1_rows_channel_dout(12),
      O => DI(0)
    );
\ap_CS_fsm[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(14),
      I1 => dst_1_rows_channel_dout(15),
      O => S(1)
    );
\ap_CS_fsm[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(12),
      I1 => dst_1_rows_channel_dout(13),
      O => S(0)
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dst_1_rows_channel_dout(30),
      I1 => dst_1_rows_channel_dout(31),
      O => \ap_CS_fsm[3]_i_4_n_9\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(29),
      I1 => dst_1_rows_channel_dout(28),
      O => \ap_CS_fsm[3]_i_5_n_9\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(27),
      I1 => dst_1_rows_channel_dout(26),
      O => \ap_CS_fsm[3]_i_6_n_9\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(25),
      I1 => dst_1_rows_channel_dout(24),
      O => \ap_CS_fsm[3]_i_7_n_9\
    );
\ap_CS_fsm[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(31),
      I1 => dst_1_rows_channel_dout(30),
      O => \ap_CS_fsm[3]_i_8_n_9\
    );
\ap_CS_fsm[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(28),
      I1 => dst_1_rows_channel_dout(29),
      O => \ap_CS_fsm[3]_i_9_n_9\
    );
\ap_CS_fsm_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_3_n_9\,
      CO(3) => \^ap_cs_fsm[3]_i_11_0\(0),
      CO(2) => \ap_CS_fsm_reg[3]_i_2_n_10\,
      CO(1) => \ap_CS_fsm_reg[3]_i_2_n_11\,
      CO(0) => \ap_CS_fsm_reg[3]_i_2_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_4_n_9\,
      DI(2) => \ap_CS_fsm[3]_i_5_n_9\,
      DI(1) => \ap_CS_fsm[3]_i_6_n_9\,
      DI(0) => \ap_CS_fsm[3]_i_7_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_8_n_9\,
      S(2) => \ap_CS_fsm[3]_i_9_n_9\,
      S(1) => \ap_CS_fsm[3]_i_10_n_9\,
      S(0) => \ap_CS_fsm[3]_i_11_n_9\
    );
\ap_CS_fsm_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \ap_CS_fsm_reg[3]_i_3_n_9\,
      CO(2) => \ap_CS_fsm_reg[3]_i_3_n_10\,
      CO(1) => \ap_CS_fsm_reg[3]_i_3_n_11\,
      CO(0) => \ap_CS_fsm_reg[3]_i_3_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_13_n_9\,
      DI(2) => \ap_CS_fsm[3]_i_14_n_9\,
      DI(1) => \ap_CS_fsm[3]_i_15_n_9\,
      DI(0) => \ap_CS_fsm[3]_i_16_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_17_n_9\,
      S(2) => \ap_CS_fsm[3]_i_18_n_9\,
      S(1) => \ap_CS_fsm[3]_i_19_n_9\,
      S(0) => \ap_CS_fsm[3]_i_20_n_9\
    );
\i_fu_62[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm[3]_i_11_0\(0),
      I1 => Q(0),
      O => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0
    );
\sub13_reg_169[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => D(0)
    );
\sub13_reg_169[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(11),
      O => \sub13_reg_169[11]_i_2_n_9\
    );
\sub13_reg_169[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(10),
      O => \sub13_reg_169[11]_i_3_n_9\
    );
\sub13_reg_169[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(9),
      O => \sub13_reg_169[11]_i_4_n_9\
    );
\sub13_reg_169[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(4),
      O => \sub13_reg_169[4]_i_2_n_9\
    );
\sub13_reg_169[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(3),
      O => \sub13_reg_169[4]_i_3_n_9\
    );
\sub13_reg_169[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => \sub13_reg_169[4]_i_4_n_9\
    );
\sub13_reg_169[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => \sub13_reg_169[4]_i_5_n_9\
    );
\sub13_reg_169[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(8),
      O => \sub13_reg_169[8]_i_2_n_9\
    );
\sub13_reg_169[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(7),
      O => \sub13_reg_169[8]_i_3_n_9\
    );
\sub13_reg_169[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(6),
      O => \sub13_reg_169[8]_i_4_n_9\
    );
\sub13_reg_169[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(5),
      O => \sub13_reg_169[8]_i_5_n_9\
    );
\sub13_reg_169_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_reg_169_reg[8]_i_1_n_9\,
      CO(3 downto 2) => \NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub13_reg_169_reg[11]_i_1_n_11\,
      CO(0) => \sub13_reg_169_reg[11]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^out\(10 downto 9),
      O(3) => \NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(11 downto 9),
      S(3) => '0',
      S(2) => \sub13_reg_169[11]_i_2_n_9\,
      S(1) => \sub13_reg_169[11]_i_3_n_9\,
      S(0) => \sub13_reg_169[11]_i_4_n_9\
    );
\sub13_reg_169_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub13_reg_169_reg[4]_i_1_n_9\,
      CO(2) => \sub13_reg_169_reg[4]_i_1_n_10\,
      CO(1) => \sub13_reg_169_reg[4]_i_1_n_11\,
      CO(0) => \sub13_reg_169_reg[4]_i_1_n_12\,
      CYINIT => \^out\(0),
      DI(3 downto 0) => \^out\(4 downto 1),
      O(3 downto 0) => D(4 downto 1),
      S(3) => \sub13_reg_169[4]_i_2_n_9\,
      S(2) => \sub13_reg_169[4]_i_3_n_9\,
      S(1) => \sub13_reg_169[4]_i_4_n_9\,
      S(0) => \sub13_reg_169[4]_i_5_n_9\
    );
\sub13_reg_169_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_reg_169_reg[4]_i_1_n_9\,
      CO(3) => \sub13_reg_169_reg[8]_i_1_n_9\,
      CO(2) => \sub13_reg_169_reg[8]_i_1_n_10\,
      CO(1) => \sub13_reg_169_reg[8]_i_1_n_11\,
      CO(0) => \sub13_reg_169_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \^out\(8 downto 5),
      O(3 downto 0) => D(8 downto 5),
      S(3) => \sub13_reg_169[8]_i_2_n_9\,
      S(2) => \sub13_reg_169[8]_i_3_n_9\,
      S(1) => \sub13_reg_169[8]_i_4_n_9\,
      S(0) => \sub13_reg_169[8]_i_5_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    full_n_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \SRL_SIG_reg[5][31]_srl6_0\ : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_cols_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_18 : entity is "sobel_accel_fifo_w32_d6_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_18;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_18 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dst_1_cols_channel_dout : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \^full_n_reg\ : STD_LOGIC;
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sub_reg_164[12]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_164[12]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[12]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[12]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164[31]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[31]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[31]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[31]_i_2_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[8]_i_1\ : label is 35;
begin
  full_n_reg <= \^full_n_reg\;
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  \out\(11 downto 0) <= \^out\(11 downto 0);
\SRL_SIG_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_dst_1_cols_channel,
      I2 => ap_done_reg,
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^full_n_reg\
    );
\SRL_SIG_reg[5][0]_srl6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[5][31]_srl6_0\,
      I1 => mOutPtr_reg(2),
      O => addr(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(2),
      O => addr(1)
    );
\SRL_SIG_reg[5][0]_srl6_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => addr(2)
    );
\SRL_SIG_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(12),
      Q => dst_1_cols_channel_dout(12)
    );
\SRL_SIG_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(13),
      Q => dst_1_cols_channel_dout(13)
    );
\SRL_SIG_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(14),
      Q => dst_1_cols_channel_dout(14)
    );
\SRL_SIG_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(15),
      Q => dst_1_cols_channel_dout(15)
    );
\SRL_SIG_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(16),
      Q => dst_1_cols_channel_dout(16)
    );
\SRL_SIG_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(17),
      Q => dst_1_cols_channel_dout(17)
    );
\SRL_SIG_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(18),
      Q => dst_1_cols_channel_dout(18)
    );
\SRL_SIG_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(19),
      Q => dst_1_cols_channel_dout(19)
    );
\SRL_SIG_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(20),
      Q => dst_1_cols_channel_dout(20)
    );
\SRL_SIG_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(21),
      Q => dst_1_cols_channel_dout(21)
    );
\SRL_SIG_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(22),
      Q => dst_1_cols_channel_dout(22)
    );
\SRL_SIG_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(23),
      Q => dst_1_cols_channel_dout(23)
    );
\SRL_SIG_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(24),
      Q => dst_1_cols_channel_dout(24)
    );
\SRL_SIG_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(25),
      Q => dst_1_cols_channel_dout(25)
    );
\SRL_SIG_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(26),
      Q => dst_1_cols_channel_dout(26)
    );
\SRL_SIG_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(27),
      Q => dst_1_cols_channel_dout(27)
    );
\SRL_SIG_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(28),
      Q => dst_1_cols_channel_dout(28)
    );
\SRL_SIG_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(29),
      Q => dst_1_cols_channel_dout(29)
    );
\SRL_SIG_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(30),
      Q => dst_1_cols_channel_dout(30)
    );
\SRL_SIG_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(31),
      Q => dst_1_cols_channel_dout(31)
    );
\SRL_SIG_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\icmp_ln102_fu_149_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(14),
      I1 => dst_1_cols_channel_dout(15),
      O => DI(1)
    );
\icmp_ln102_fu_149_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(12),
      I1 => dst_1_cols_channel_dout(13),
      O => DI(0)
    );
\icmp_ln102_fu_149_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(15),
      I1 => dst_1_cols_channel_dout(14),
      O => S(1)
    );
\icmp_ln102_fu_149_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(13),
      I1 => dst_1_cols_channel_dout(12),
      O => S(0)
    );
\icmp_ln102_fu_149_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(22),
      I1 => dst_1_cols_channel_dout(23),
      O => ap_clk_0(3)
    );
\icmp_ln102_fu_149_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(20),
      I1 => dst_1_cols_channel_dout(21),
      O => ap_clk_0(2)
    );
\icmp_ln102_fu_149_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(18),
      I1 => dst_1_cols_channel_dout(19),
      O => ap_clk_0(1)
    );
\icmp_ln102_fu_149_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(16),
      I1 => dst_1_cols_channel_dout(17),
      O => ap_clk_0(0)
    );
\icmp_ln102_fu_149_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(23),
      I1 => dst_1_cols_channel_dout(22),
      O => ap_clk_2(3)
    );
\icmp_ln102_fu_149_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(21),
      I1 => dst_1_cols_channel_dout(20),
      O => ap_clk_2(2)
    );
\icmp_ln102_fu_149_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(19),
      I1 => dst_1_cols_channel_dout(18),
      O => ap_clk_2(1)
    );
\icmp_ln102_fu_149_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(17),
      I1 => dst_1_cols_channel_dout(16),
      O => ap_clk_2(0)
    );
\icmp_ln102_fu_149_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dst_1_cols_channel_dout(30),
      I1 => dst_1_cols_channel_dout(31),
      O => ap_clk_1(3)
    );
\icmp_ln102_fu_149_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(28),
      I1 => dst_1_cols_channel_dout(29),
      O => ap_clk_1(2)
    );
\icmp_ln102_fu_149_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(26),
      I1 => dst_1_cols_channel_dout(27),
      O => ap_clk_1(1)
    );
\icmp_ln102_fu_149_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(24),
      I1 => dst_1_cols_channel_dout(25),
      O => ap_clk_1(0)
    );
\icmp_ln102_fu_149_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(30),
      I1 => dst_1_cols_channel_dout(31),
      O => ap_clk_3(3)
    );
\icmp_ln102_fu_149_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(29),
      I1 => dst_1_cols_channel_dout(28),
      O => ap_clk_3(2)
    );
\icmp_ln102_fu_149_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(27),
      I1 => dst_1_cols_channel_dout(26),
      O => ap_clk_3(1)
    );
\icmp_ln102_fu_149_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(25),
      I1 => dst_1_cols_channel_dout(24),
      O => ap_clk_3(0)
    );
\sub_reg_164[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => D(0)
    );
\sub_reg_164[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(12),
      O => \sub_reg_164[12]_i_2_n_9\
    );
\sub_reg_164[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(11),
      O => \sub_reg_164[12]_i_3_n_9\
    );
\sub_reg_164[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(10),
      O => \sub_reg_164[12]_i_4_n_9\
    );
\sub_reg_164[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(9),
      O => \sub_reg_164[12]_i_5_n_9\
    );
\sub_reg_164[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(16),
      O => \sub_reg_164[16]_i_2_n_9\
    );
\sub_reg_164[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(15),
      O => \sub_reg_164[16]_i_3_n_9\
    );
\sub_reg_164[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(14),
      O => \sub_reg_164[16]_i_4_n_9\
    );
\sub_reg_164[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(13),
      O => \sub_reg_164[16]_i_5_n_9\
    );
\sub_reg_164[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(20),
      O => \sub_reg_164[20]_i_2_n_9\
    );
\sub_reg_164[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(19),
      O => \sub_reg_164[20]_i_3_n_9\
    );
\sub_reg_164[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(18),
      O => \sub_reg_164[20]_i_4_n_9\
    );
\sub_reg_164[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(17),
      O => \sub_reg_164[20]_i_5_n_9\
    );
\sub_reg_164[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(24),
      O => \sub_reg_164[24]_i_2_n_9\
    );
\sub_reg_164[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(23),
      O => \sub_reg_164[24]_i_3_n_9\
    );
\sub_reg_164[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(22),
      O => \sub_reg_164[24]_i_4_n_9\
    );
\sub_reg_164[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(21),
      O => \sub_reg_164[24]_i_5_n_9\
    );
\sub_reg_164[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(28),
      O => \sub_reg_164[28]_i_2_n_9\
    );
\sub_reg_164[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(27),
      O => \sub_reg_164[28]_i_3_n_9\
    );
\sub_reg_164[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(26),
      O => \sub_reg_164[28]_i_4_n_9\
    );
\sub_reg_164[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(25),
      O => \sub_reg_164[28]_i_5_n_9\
    );
\sub_reg_164[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(31),
      O => \sub_reg_164[31]_i_3_n_9\
    );
\sub_reg_164[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(30),
      O => \sub_reg_164[31]_i_4_n_9\
    );
\sub_reg_164[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(29),
      O => \sub_reg_164[31]_i_5_n_9\
    );
\sub_reg_164[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(4),
      O => \sub_reg_164[4]_i_2_n_9\
    );
\sub_reg_164[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(3),
      O => \sub_reg_164[4]_i_3_n_9\
    );
\sub_reg_164[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => \sub_reg_164[4]_i_4_n_9\
    );
\sub_reg_164[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => \sub_reg_164[4]_i_5_n_9\
    );
\sub_reg_164[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(8),
      O => \sub_reg_164[8]_i_2_n_9\
    );
\sub_reg_164[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(7),
      O => \sub_reg_164[8]_i_3_n_9\
    );
\sub_reg_164[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(6),
      O => \sub_reg_164[8]_i_4_n_9\
    );
\sub_reg_164[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(5),
      O => \sub_reg_164[8]_i_5_n_9\
    );
\sub_reg_164_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[8]_i_1_n_9\,
      CO(3) => \sub_reg_164_reg[12]_i_1_n_9\,
      CO(2) => \sub_reg_164_reg[12]_i_1_n_10\,
      CO(1) => \sub_reg_164_reg[12]_i_1_n_11\,
      CO(0) => \sub_reg_164_reg[12]_i_1_n_12\,
      CYINIT => '0',
      DI(3) => dst_1_cols_channel_dout(12),
      DI(2 downto 0) => \^out\(11 downto 9),
      O(3 downto 0) => D(12 downto 9),
      S(3) => \sub_reg_164[12]_i_2_n_9\,
      S(2) => \sub_reg_164[12]_i_3_n_9\,
      S(1) => \sub_reg_164[12]_i_4_n_9\,
      S(0) => \sub_reg_164[12]_i_5_n_9\
    );
\sub_reg_164_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[12]_i_1_n_9\,
      CO(3) => \sub_reg_164_reg[16]_i_1_n_9\,
      CO(2) => \sub_reg_164_reg[16]_i_1_n_10\,
      CO(1) => \sub_reg_164_reg[16]_i_1_n_11\,
      CO(0) => \sub_reg_164_reg[16]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => dst_1_cols_channel_dout(16 downto 13),
      O(3 downto 0) => D(16 downto 13),
      S(3) => \sub_reg_164[16]_i_2_n_9\,
      S(2) => \sub_reg_164[16]_i_3_n_9\,
      S(1) => \sub_reg_164[16]_i_4_n_9\,
      S(0) => \sub_reg_164[16]_i_5_n_9\
    );
\sub_reg_164_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[16]_i_1_n_9\,
      CO(3) => \sub_reg_164_reg[20]_i_1_n_9\,
      CO(2) => \sub_reg_164_reg[20]_i_1_n_10\,
      CO(1) => \sub_reg_164_reg[20]_i_1_n_11\,
      CO(0) => \sub_reg_164_reg[20]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => dst_1_cols_channel_dout(20 downto 17),
      O(3 downto 0) => D(20 downto 17),
      S(3) => \sub_reg_164[20]_i_2_n_9\,
      S(2) => \sub_reg_164[20]_i_3_n_9\,
      S(1) => \sub_reg_164[20]_i_4_n_9\,
      S(0) => \sub_reg_164[20]_i_5_n_9\
    );
\sub_reg_164_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[20]_i_1_n_9\,
      CO(3) => \sub_reg_164_reg[24]_i_1_n_9\,
      CO(2) => \sub_reg_164_reg[24]_i_1_n_10\,
      CO(1) => \sub_reg_164_reg[24]_i_1_n_11\,
      CO(0) => \sub_reg_164_reg[24]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => dst_1_cols_channel_dout(24 downto 21),
      O(3 downto 0) => D(24 downto 21),
      S(3) => \sub_reg_164[24]_i_2_n_9\,
      S(2) => \sub_reg_164[24]_i_3_n_9\,
      S(1) => \sub_reg_164[24]_i_4_n_9\,
      S(0) => \sub_reg_164[24]_i_5_n_9\
    );
\sub_reg_164_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[24]_i_1_n_9\,
      CO(3) => \sub_reg_164_reg[28]_i_1_n_9\,
      CO(2) => \sub_reg_164_reg[28]_i_1_n_10\,
      CO(1) => \sub_reg_164_reg[28]_i_1_n_11\,
      CO(0) => \sub_reg_164_reg[28]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => dst_1_cols_channel_dout(28 downto 25),
      O(3 downto 0) => D(28 downto 25),
      S(3) => \sub_reg_164[28]_i_2_n_9\,
      S(2) => \sub_reg_164[28]_i_3_n_9\,
      S(1) => \sub_reg_164[28]_i_4_n_9\,
      S(0) => \sub_reg_164[28]_i_5_n_9\
    );
\sub_reg_164_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[28]_i_1_n_9\,
      CO(3 downto 2) => \NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_reg_164_reg[31]_i_2_n_11\,
      CO(0) => \sub_reg_164_reg[31]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => dst_1_cols_channel_dout(30 downto 29),
      O(3) => \NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => D(31 downto 29),
      S(3) => '0',
      S(2) => \sub_reg_164[31]_i_3_n_9\,
      S(1) => \sub_reg_164[31]_i_4_n_9\,
      S(0) => \sub_reg_164[31]_i_5_n_9\
    );
\sub_reg_164_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_reg_164_reg[4]_i_1_n_9\,
      CO(2) => \sub_reg_164_reg[4]_i_1_n_10\,
      CO(1) => \sub_reg_164_reg[4]_i_1_n_11\,
      CO(0) => \sub_reg_164_reg[4]_i_1_n_12\,
      CYINIT => \^out\(0),
      DI(3 downto 0) => \^out\(4 downto 1),
      O(3 downto 0) => D(4 downto 1),
      S(3) => \sub_reg_164[4]_i_2_n_9\,
      S(2) => \sub_reg_164[4]_i_3_n_9\,
      S(1) => \sub_reg_164[4]_i_4_n_9\,
      S(0) => \sub_reg_164[4]_i_5_n_9\
    );
\sub_reg_164_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[4]_i_1_n_9\,
      CO(3) => \sub_reg_164_reg[8]_i_1_n_9\,
      CO(2) => \sub_reg_164_reg[8]_i_1_n_10\,
      CO(1) => \sub_reg_164_reg[8]_i_1_n_11\,
      CO(0) => \sub_reg_164_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \^out\(8 downto 5),
      O(3 downto 0) => D(8 downto 5),
      S(3) => \sub_reg_164[8]_i_2_n_9\,
      S(2) => \sub_reg_164[8]_i_3_n_9\,
      S(1) => \sub_reg_164[8]_i_4_n_9\,
      S(0) => \sub_reg_164[8]_i_5_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    push : in STD_LOGIC;
    trunc_ln105_reg_237 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]\ : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg : entity is "sobel_accel_fifo_w8_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg is
  signal \SRL_SIG[0][7]_i_1_n_9\ : STD_LOGIC;
  signal \SRL_SIG_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(0),
      I1 => \SRL_SIG_reg[0]\(0),
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(0)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(1),
      I1 => \SRL_SIG_reg[0]\(1),
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(1)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(2),
      I1 => \SRL_SIG_reg[0]\(2),
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(2)
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(3),
      I1 => \SRL_SIG_reg[0]\(3),
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(3)
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(4),
      I1 => \SRL_SIG_reg[0]\(4),
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(5),
      I1 => \SRL_SIG_reg[0]\(5),
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(6),
      I1 => \SRL_SIG_reg[0]\(6),
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(6)
    );
\B_V_data_1_payload_A[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(7),
      I1 => \SRL_SIG_reg[0]\(7),
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(7)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]_0\(2),
      I1 => \SRL_SIG_reg[0][0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\(1),
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => push,
      O => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => trunc_ln105_reg_237(0),
      Q => \SRL_SIG_reg[0]\(0),
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => trunc_ln105_reg_237(1),
      Q => \SRL_SIG_reg[0]\(1),
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => trunc_ln105_reg_237(2),
      Q => \SRL_SIG_reg[0]\(2),
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => trunc_ln105_reg_237(3),
      Q => \SRL_SIG_reg[0]\(3),
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => trunc_ln105_reg_237(4),
      Q => \SRL_SIG_reg[0]\(4),
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => trunc_ln105_reg_237(5),
      Q => \SRL_SIG_reg[0]\(5),
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => trunc_ln105_reg_237(6),
      Q => \SRL_SIG_reg[0]\(6),
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => trunc_ln105_reg_237(7),
      Q => \SRL_SIG_reg[0]\(7),
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]\(0),
      Q => \SRL_SIG_reg[1]\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]\(1),
      Q => \SRL_SIG_reg[1]\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]\(2),
      Q => \SRL_SIG_reg[1]\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]\(3),
      Q => \SRL_SIG_reg[1]\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]\(4),
      Q => \SRL_SIG_reg[1]\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]\(5),
      Q => \SRL_SIG_reg[1]\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]\(6),
      Q => \SRL_SIG_reg[1]\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]\(7),
      Q => \SRL_SIG_reg[1]\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init is
  port (
    ap_done_cache : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_72_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sub_reg_164_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_init_int_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dst_1_rows_channel_empty_n : in STD_LOGIC;
    dst_1_cols_channel_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg : in STD_LOGIC;
    \j_fu_72_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln107_fu_161_p2_carry : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln107_fu_161_p2_carry_0 : in STD_LOGIC;
    icmp_ln107_fu_161_p2_carry_1 : in STD_LOGIC;
    icmp_ln107_fu_161_p2_carry_2 : in STD_LOGIC;
    icmp_ln107_fu_161_p2_carry_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init : entity is "sobel_accel_flow_control_loop_pipe_sequential_init";
end sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init is
  signal \ap_CS_fsm[1]_i_2__0_n_9\ : STD_LOGIC;
  signal \^ap_done_cache\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \j_fu_72_reg[11]_i_3_n_11\ : STD_LOGIC;
  signal \j_fu_72_reg[11]_i_3_n_12\ : STD_LOGIC;
  signal \j_fu_72_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \j_fu_72_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \j_fu_72_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \j_fu_72_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_fu_72_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \j_fu_72_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \j_fu_72_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \j_fu_72_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \j_fu_72_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \j_fu_72_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_fu_72_reg[8]_i_1\ : label is 35;
begin
  ap_done_cache <= \^ap_done_cache\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => Q(0),
      I1 => dst_1_rows_channel_empty_n,
      I2 => dst_1_cols_channel_empty_n,
      I3 => \ap_CS_fsm[1]_i_2__0_n_9\,
      O => \ap_CS_fsm_reg[0]\(0)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF08000D000800"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \ap_CS_fsm_reg[1]_0\,
      I2 => CO(0),
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => Q(1),
      I5 => \^ap_done_cache\,
      O => \ap_CS_fsm[1]_i_2__0_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache\,
      R => ap_rst_n_inv
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_reg_1,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\icmp_ln102_fu_149_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4FCC040404"
    )
        port map (
      I0 => \j_fu_72_reg[11]\(10),
      I1 => \out\(10),
      I2 => \j_fu_72_reg[11]\(11),
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I5 => \out\(11),
      O => \j_fu_72_reg[10]\(1)
    );
\icmp_ln102_fu_149_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \j_fu_72_reg[11]\(8),
      I1 => \out\(8),
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \out\(9),
      I5 => \j_fu_72_reg[11]\(9),
      O => \j_fu_72_reg[10]\(0)
    );
\icmp_ln102_fu_149_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888144412221111"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(11),
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_fu_72_reg[11]\(10),
      I5 => \j_fu_72_reg[11]\(11),
      O => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(1)
    );
\icmp_ln102_fu_149_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \out\(8),
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \out\(9),
      I4 => \j_fu_72_reg[11]\(9),
      I5 => \j_fu_72_reg[11]\(8),
      O => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(0)
    );
icmp_ln102_fu_149_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \j_fu_72_reg[11]\(6),
      I1 => \out\(6),
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \out\(7),
      I5 => \j_fu_72_reg[11]\(7),
      O => DI(3)
    );
icmp_ln102_fu_149_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4FCC040404"
    )
        port map (
      I0 => \j_fu_72_reg[11]\(4),
      I1 => \out\(4),
      I2 => \j_fu_72_reg[11]\(5),
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I5 => \out\(5),
      O => DI(2)
    );
icmp_ln102_fu_149_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \j_fu_72_reg[11]\(2),
      I1 => \out\(2),
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \out\(3),
      I5 => \j_fu_72_reg[11]\(3),
      O => DI(1)
    );
icmp_ln102_fu_149_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \j_fu_72_reg[11]\(0),
      I1 => \out\(0),
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \out\(1),
      I5 => \j_fu_72_reg[11]\(1),
      O => DI(0)
    );
icmp_ln102_fu_149_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \out\(6),
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \out\(7),
      I4 => \j_fu_72_reg[11]\(7),
      I5 => \j_fu_72_reg[11]\(6),
      O => S(3)
    );
icmp_ln102_fu_149_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888144412221111"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(5),
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_fu_72_reg[11]\(4),
      I5 => \j_fu_72_reg[11]\(5),
      O => S(2)
    );
icmp_ln102_fu_149_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \out\(2),
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \out\(3),
      I4 => \j_fu_72_reg[11]\(3),
      I5 => \j_fu_72_reg[11]\(2),
      O => S(1)
    );
icmp_ln102_fu_149_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \out\(0),
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \out\(1),
      I4 => \j_fu_72_reg[11]\(1),
      I5 => \j_fu_72_reg[11]\(0),
      O => S(0)
    );
icmp_ln107_fu_161_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => icmp_ln107_fu_161_p2_carry(10),
      I1 => icmp_ln107_fu_161_p2_carry(9),
      I2 => icmp_ln107_fu_161_p2_carry(11),
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln107_fu_161_p2_carry_3,
      O => \sub_reg_164_reg[10]\(3)
    );
icmp_ln107_fu_161_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => icmp_ln107_fu_161_p2_carry(7),
      I1 => icmp_ln107_fu_161_p2_carry(6),
      I2 => icmp_ln107_fu_161_p2_carry(8),
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln107_fu_161_p2_carry_2,
      O => \sub_reg_164_reg[10]\(2)
    );
icmp_ln107_fu_161_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => icmp_ln107_fu_161_p2_carry(4),
      I1 => icmp_ln107_fu_161_p2_carry(3),
      I2 => icmp_ln107_fu_161_p2_carry(5),
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln107_fu_161_p2_carry_1,
      O => \sub_reg_164_reg[10]\(1)
    );
icmp_ln107_fu_161_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => icmp_ln107_fu_161_p2_carry(1),
      I1 => icmp_ln107_fu_161_p2_carry(0),
      I2 => icmp_ln107_fu_161_p2_carry(2),
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln107_fu_161_p2_carry_0,
      O => \sub_reg_164_reg[10]\(0)
    );
\j_fu_72[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \j_fu_72_reg[11]\(0),
      O => D(0)
    );
\j_fu_72[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(11),
      O => p_0_in(11)
    );
\j_fu_72[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(10),
      O => p_0_in(10)
    );
\j_fu_72[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(9),
      O => p_0_in(9)
    );
\j_fu_72[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(0),
      O => p_0_in(0)
    );
\j_fu_72[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(4),
      O => p_0_in(4)
    );
\j_fu_72[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(3),
      O => p_0_in(3)
    );
\j_fu_72[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(2),
      O => p_0_in(2)
    );
\j_fu_72[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(1),
      O => p_0_in(1)
    );
\j_fu_72[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(8),
      O => p_0_in(8)
    );
\j_fu_72[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(7),
      O => p_0_in(7)
    );
\j_fu_72[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(6),
      O => p_0_in(6)
    );
\j_fu_72[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(5),
      O => p_0_in(5)
    );
\j_fu_72_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_72_reg[8]_i_1_n_9\,
      CO(3 downto 2) => \NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_fu_72_reg[11]_i_3_n_11\,
      CO(0) => \j_fu_72_reg[11]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => D(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => p_0_in(11 downto 9)
    );
\j_fu_72_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_fu_72_reg[4]_i_1_n_9\,
      CO(2) => \j_fu_72_reg[4]_i_1_n_10\,
      CO(1) => \j_fu_72_reg[4]_i_1_n_11\,
      CO(0) => \j_fu_72_reg[4]_i_1_n_12\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\j_fu_72_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_72_reg[4]_i_1_n_9\,
      CO(3) => \j_fu_72_reg[8]_i_1_n_9\,
      CO(2) => \j_fu_72_reg[8]_i_1_n_10\,
      CO(1) => \j_fu_72_reg[8]_i_1_n_11\,
      CO(0) => \j_fu_72_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_19 is
  port (
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \width_reg_160_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \width_reg_160_reg[12]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready : out STD_LOGIC;
    \col_fu_64_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln81_fu_117_p2_carry__0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \col_fu_64_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_dst_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    dst_1_data_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_dst_cols_channel_empty_n : in STD_LOGIC;
    p_dst_rows_channel_empty_n : in STD_LOGIC;
    shift_c_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_19 : entity is "sobel_accel_flow_control_loop_pipe_sequential_init";
end sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_19;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_19 is
  signal \ap_CS_fsm[2]_i_3__0_n_9\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_9\ : STD_LOGIC;
  signal ap_sig_allocacmp_col_5 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \col_fu_64_reg[12]_i_3_n_10\ : STD_LOGIC;
  signal \col_fu_64_reg[12]_i_3_n_11\ : STD_LOGIC;
  signal \col_fu_64_reg[12]_i_3_n_12\ : STD_LOGIC;
  signal \col_fu_64_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_64_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_64_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_64_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \col_fu_64_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_64_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_64_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_64_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_col_fu_64_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \col_fu_64[0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \col_fu_64[12]_i_1\ : label is "soft_lutpair180";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \col_fu_64_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_64_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_64_reg[8]_i_1\ : label is 35;
begin
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404040404040404"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[2]_i_3__0_n_9\,
      I2 => Q(0),
      I3 => p_dst_cols_channel_empty_n,
      I4 => p_dst_rows_channel_empty_n,
      I5 => shift_c_empty_n,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4045"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => Q(1),
      I3 => \ap_CS_fsm[2]_i_3__0_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => Q(2),
      O => \ap_CS_fsm[2]_i_3__0_n_9\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_9\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888C000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_rst_n,
      I2 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I3 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(0),
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => ap_enable_reg_pp0_iter1_reg
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(0),
      I2 => dst_1_data_full_n,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => p_dst_data_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFFF4F"
    )
        port map (
      I0 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => \ap_loop_init_int_i_1__4_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
\col_fu_64[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \col_fu_64_reg[12]_0\(0),
      O => \col_fu_64_reg[12]\(0)
    );
\col_fu_64[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(0),
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      O => SR(0)
    );
\col_fu_64[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880800008808"
    )
        port map (
      I0 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(0),
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => p_dst_data_empty_n,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => dst_1_data_full_n,
      O => E(0)
    );
\col_fu_64[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => dst_1_data_full_n,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => p_dst_data_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      O => \^ap_block_pp0_stage0_11001__0\
    );
\col_fu_64[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_64_reg[12]_0\(12),
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(12)
    );
\col_fu_64[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_64_reg[12]_0\(11),
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(11)
    );
\col_fu_64[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_64_reg[12]_0\(10),
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(10)
    );
\col_fu_64[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_64_reg[12]_0\(9),
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(9)
    );
\col_fu_64[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_64_reg[12]_0\(0),
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(0)
    );
\col_fu_64[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_64_reg[12]_0\(4),
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(4)
    );
\col_fu_64[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_64_reg[12]_0\(3),
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(3)
    );
\col_fu_64[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_64_reg[12]_0\(2),
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(2)
    );
\col_fu_64[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_64_reg[12]_0\(1),
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(1)
    );
\col_fu_64[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_64_reg[12]_0\(8),
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(8)
    );
\col_fu_64[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_64_reg[12]_0\(7),
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(7)
    );
\col_fu_64[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_64_reg[12]_0\(6),
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(6)
    );
\col_fu_64[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_64_reg[12]_0\(5),
      I1 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(5)
    );
\col_fu_64_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_64_reg[8]_i_1_n_9\,
      CO(3) => \NLW_col_fu_64_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \col_fu_64_reg[12]_i_3_n_10\,
      CO(1) => \col_fu_64_reg[12]_i_3_n_11\,
      CO(0) => \col_fu_64_reg[12]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_64_reg[12]\(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_col_5(12 downto 9)
    );
\col_fu_64_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_fu_64_reg[4]_i_1_n_9\,
      CO(2) => \col_fu_64_reg[4]_i_1_n_10\,
      CO(1) => \col_fu_64_reg[4]_i_1_n_11\,
      CO(0) => \col_fu_64_reg[4]_i_1_n_12\,
      CYINIT => ap_sig_allocacmp_col_5(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_64_reg[12]\(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_col_5(4 downto 1)
    );
\col_fu_64_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_64_reg[4]_i_1_n_9\,
      CO(3) => \col_fu_64_reg[8]_i_1_n_9\,
      CO(2) => \col_fu_64_reg[8]_i_1_n_10\,
      CO(1) => \col_fu_64_reg[8]_i_1_n_11\,
      CO(0) => \col_fu_64_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_64_reg[12]\(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_col_5(8 downto 5)
    );
grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => Q(1),
      I1 => CO(0),
      I2 => \^ap_block_pp0_stage0_11001__0\,
      I3 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(0),
      I4 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\icmp_ln81_fu_117_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80AA"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I3 => \col_fu_64_reg[12]_0\(12),
      I4 => \icmp_ln81_fu_117_p2_carry__0\(13),
      O => \width_reg_160_reg[12]\(2)
    );
\icmp_ln81_fu_117_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0\(10),
      I1 => \col_fu_64_reg[12]_0\(10),
      I2 => \col_fu_64_reg[12]_0\(11),
      I3 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_117_p2_carry__0\(11),
      O => \width_reg_160_reg[12]\(1)
    );
\icmp_ln81_fu_117_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0\(8),
      I1 => \col_fu_64_reg[12]_0\(8),
      I2 => \col_fu_64_reg[12]_0\(9),
      I3 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_117_p2_carry__0\(9),
      O => \width_reg_160_reg[12]\(0)
    );
\icmp_ln81_fu_117_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005999"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0\(12),
      I1 => \col_fu_64_reg[12]_0\(12),
      I2 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \icmp_ln81_fu_117_p2_carry__0\(13),
      O => S(2)
    );
\icmp_ln81_fu_117_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0\(10),
      I1 => \col_fu_64_reg[12]_0\(10),
      I2 => \icmp_ln81_fu_117_p2_carry__0\(11),
      I3 => \col_fu_64_reg[12]_0\(11),
      I4 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => ap_loop_init_int,
      O => S(1)
    );
\icmp_ln81_fu_117_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0\(8),
      I1 => \col_fu_64_reg[12]_0\(8),
      I2 => \icmp_ln81_fu_117_p2_carry__0\(9),
      I3 => \col_fu_64_reg[12]_0\(9),
      I4 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => ap_loop_init_int,
      O => S(0)
    );
icmp_ln81_fu_117_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0\(6),
      I1 => \col_fu_64_reg[12]_0\(6),
      I2 => \col_fu_64_reg[12]_0\(7),
      I3 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_117_p2_carry__0\(7),
      O => DI(3)
    );
icmp_ln81_fu_117_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0\(4),
      I1 => \col_fu_64_reg[12]_0\(4),
      I2 => \col_fu_64_reg[12]_0\(5),
      I3 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_117_p2_carry__0\(5),
      O => DI(2)
    );
icmp_ln81_fu_117_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0\(2),
      I1 => \col_fu_64_reg[12]_0\(2),
      I2 => \col_fu_64_reg[12]_0\(3),
      I3 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_117_p2_carry__0\(3),
      O => DI(1)
    );
icmp_ln81_fu_117_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0\(0),
      I1 => \col_fu_64_reg[12]_0\(0),
      I2 => \col_fu_64_reg[12]_0\(1),
      I3 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_117_p2_carry__0\(1),
      O => DI(0)
    );
icmp_ln81_fu_117_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0\(6),
      I1 => \col_fu_64_reg[12]_0\(6),
      I2 => \icmp_ln81_fu_117_p2_carry__0\(7),
      I3 => \col_fu_64_reg[12]_0\(7),
      I4 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \width_reg_160_reg[6]\(3)
    );
icmp_ln81_fu_117_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0\(4),
      I1 => \col_fu_64_reg[12]_0\(4),
      I2 => \icmp_ln81_fu_117_p2_carry__0\(5),
      I3 => \col_fu_64_reg[12]_0\(5),
      I4 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \width_reg_160_reg[6]\(2)
    );
icmp_ln81_fu_117_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0\(2),
      I1 => \col_fu_64_reg[12]_0\(2),
      I2 => \icmp_ln81_fu_117_p2_carry__0\(3),
      I3 => \col_fu_64_reg[12]_0\(3),
      I4 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \width_reg_160_reg[6]\(1)
    );
icmp_ln81_fu_117_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0\(0),
      I1 => \col_fu_64_reg[12]_0\(0),
      I2 => \icmp_ln81_fu_117_p2_carry__0\(1),
      I3 => \col_fu_64_reg[12]_0\(1),
      I4 => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \width_reg_160_reg[6]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_20 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    ap_loop_init_int_reg_3 : out STD_LOGIC;
    \j_02_fu_60_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_4 : out STD_LOGIC;
    ap_loop_init_int_reg_5 : out STD_LOGIC;
    ap_loop_init : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_02_fu_60_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : in STD_LOGIC;
    addr : in STD_LOGIC;
    \icmp_ln77_fu_107_p2_carry__0_i_7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln77_fu_107_p2_carry__0_i_7_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_data_full_n : in STD_LOGIC;
    \j_02_fu_60_reg[11]_0\ : in STD_LOGIC;
    img_inp_TVALID_int_regslice : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    in_mat_rows_c_full_n : in STD_LOGIC;
    in_mat_cols_c_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_20 : entity is "sobel_accel_flow_control_loop_pipe_sequential_init";
end sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_20;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_20 is
  signal \ap_CS_fsm[2]_i_3__2_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_9 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_9 : STD_LOGIC;
  signal \j_02_fu_60_reg[11]_i_3_n_11\ : STD_LOGIC;
  signal \j_02_fu_60_reg[11]_i_3_n_12\ : STD_LOGIC;
  signal \j_02_fu_60_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \j_02_fu_60_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \j_02_fu_60_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \j_02_fu_60_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_02_fu_60_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \j_02_fu_60_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \j_02_fu_60_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \j_02_fu_60_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_j_02_fu_60_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_02_fu_60_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln77_fu_107_p2_carry_i_10 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \j_02_fu_60[11]_i_1\ : label is "soft_lutpair110";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \j_02_fu_60_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \j_02_fu_60_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_02_fu_60_reg[8]_i_1\ : label is 35;
begin
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D55500008000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[1]_0\,
      I2 => in_mat_rows_c_full_n,
      I3 => in_mat_cols_c_full_n,
      I4 => \ap_CS_fsm_reg[1]\(1),
      I5 => \ap_CS_fsm[2]_i_3__2_n_9\,
      O => \ap_CS_fsm_reg[0]\(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4045"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[1]\(1),
      I3 => \ap_CS_fsm[2]_i_3__2_n_9\,
      O => \ap_CS_fsm_reg[0]\(1)
    );
\ap_CS_fsm[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0DDF000000000"
    )
        port map (
      I0 => \j_02_fu_60_reg[11]_0\,
      I1 => in_mat_data_full_n,
      I2 => ap_done_cache,
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => CO(0),
      I5 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm[2]_i_3__2_n_9\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFF0B00"
    )
        port map (
      I0 => in_mat_data_full_n,
      I1 => \j_02_fu_60_reg[11]_0\,
      I2 => CO(0),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_done_cache,
      O => ap_done_cache_i_1_n_9
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_9,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB3FBB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => ap_loop_init_int_i_1_n_9
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => in_mat_data_full_n,
      I1 => \j_02_fu_60_reg[11]_0\,
      I2 => CO(0),
      I3 => img_inp_TVALID_int_regslice,
      I4 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      O => \ap_block_pp0_stage0_11001__0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_9,
      Q => ap_loop_init_int,
      R => '0'
    );
\icmp_ln77_fu_107_p2_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(9),
      I3 => addr,
      I4 => \icmp_ln77_fu_107_p2_carry__0_i_7\(4),
      I5 => \icmp_ln77_fu_107_p2_carry__0_i_7_0\(4),
      O => ap_loop_init_int_reg_4
    );
\icmp_ln77_fu_107_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(10),
      I1 => Q(10),
      I2 => Q(11),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(11),
      O => \j_02_fu_60_reg[10]\(1)
    );
\icmp_ln77_fu_107_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(8),
      I1 => Q(8),
      I2 => Q(9),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(9),
      O => \j_02_fu_60_reg[10]\(0)
    );
\icmp_ln77_fu_107_p2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(11),
      I3 => addr,
      I4 => \icmp_ln77_fu_107_p2_carry__0_i_7\(5),
      I5 => \icmp_ln77_fu_107_p2_carry__0_i_7_0\(5),
      O => ap_loop_init_int_reg_5
    );
icmp_ln77_fu_107_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(7),
      O => DI(3)
    );
icmp_ln77_fu_107_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      O => ap_loop_init
    );
icmp_ln77_fu_107_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(7),
      I3 => addr,
      I4 => \icmp_ln77_fu_107_p2_carry__0_i_7\(3),
      I5 => \icmp_ln77_fu_107_p2_carry__0_i_7_0\(3),
      O => ap_loop_init_int_reg_3
    );
icmp_ln77_fu_107_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(5),
      I3 => addr,
      I4 => \icmp_ln77_fu_107_p2_carry__0_i_7\(2),
      I5 => \icmp_ln77_fu_107_p2_carry__0_i_7_0\(2),
      O => ap_loop_init_int_reg_2
    );
icmp_ln77_fu_107_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(3),
      I3 => addr,
      I4 => \icmp_ln77_fu_107_p2_carry__0_i_7\(1),
      I5 => \icmp_ln77_fu_107_p2_carry__0_i_7_0\(1),
      O => ap_loop_init_int_reg_1
    );
icmp_ln77_fu_107_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(1),
      I3 => addr,
      I4 => \icmp_ln77_fu_107_p2_carry__0_i_7\(0),
      I5 => \icmp_ln77_fu_107_p2_carry__0_i_7_0\(0),
      O => ap_loop_init_int_reg_0
    );
icmp_ln77_fu_107_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(5),
      O => DI(2)
    );
icmp_ln77_fu_107_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(3),
      O => DI(1)
    );
icmp_ln77_fu_107_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(1),
      O => DI(0)
    );
\j_02_fu_60[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => \j_02_fu_60_reg[11]\(0)
    );
\j_02_fu_60[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080008"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => CO(0),
      I3 => \j_02_fu_60_reg[11]_0\,
      I4 => in_mat_data_full_n,
      O => SR(0)
    );
\j_02_fu_60[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(11)
    );
\j_02_fu_60[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(10)
    );
\j_02_fu_60[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(9)
    );
\j_02_fu_60[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(0)
    );
\j_02_fu_60[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(4)
    );
\j_02_fu_60[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(3)
    );
\j_02_fu_60[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(2)
    );
\j_02_fu_60[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(1)
    );
\j_02_fu_60[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(8)
    );
\j_02_fu_60[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(7)
    );
\j_02_fu_60[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(6)
    );
\j_02_fu_60[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(5)
    );
\j_02_fu_60_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_02_fu_60_reg[8]_i_1_n_9\,
      CO(3 downto 2) => \NLW_j_02_fu_60_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_02_fu_60_reg[11]_i_3_n_11\,
      CO(0) => \j_02_fu_60_reg[11]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_02_fu_60_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \j_02_fu_60_reg[11]\(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => p_0_in(11 downto 9)
    );
\j_02_fu_60_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_02_fu_60_reg[4]_i_1_n_9\,
      CO(2) => \j_02_fu_60_reg[4]_i_1_n_10\,
      CO(1) => \j_02_fu_60_reg[4]_i_1_n_11\,
      CO(0) => \j_02_fu_60_reg[4]_i_1_n_12\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \j_02_fu_60_reg[11]\(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\j_02_fu_60_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_02_fu_60_reg[4]_i_1_n_9\,
      CO(3) => \j_02_fu_60_reg[8]_i_1_n_9\,
      CO(2) => \j_02_fu_60_reg[8]_i_1_n_10\,
      CO(1) => \j_02_fu_60_reg[8]_i_1_n_11\,
      CO(0) => \j_02_fu_60_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \j_02_fu_60_reg[11]\(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_23 is
  port (
    ap_done_cache_2 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GradientValuesY_fu_68 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_fu_760 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready : out STD_LOGIC;
    i_4_fu_194_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \k_fu_80_reg[3]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \trunc_ln433_reg_756_reg[7]\ : in STD_LOGIC;
    \trunc_ln433_reg_756_reg[7]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    k_fu_80 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_23 : entity is "sobel_accel_flow_control_loop_pipe_sequential_init";
end sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_23;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_23 is
  signal \^ap_done_cache_2\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_9\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GradientValuesX_fu_72[10]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \i_fu_76[0]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \i_fu_76[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \i_fu_76[1]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \k_fu_80[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \k_fu_80[4]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \trunc_ln433_reg_756[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \trunc_ln433_reg_756[7]_i_3\ : label is "soft_lutpair104";
begin
  ap_done_cache_2 <= \^ap_done_cache_2\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\GradientValuesX_fu_72[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ap_CS_fsm_reg[8]_1\,
      I2 => \^ap_loop_init_int_reg_0\,
      O => GradientValuesY_fu_68
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5100"
    )
        port map (
      I0 => \ap_CS_fsm_reg[8]_0\,
      I1 => \^ap_done_cache_2\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444F4F4F444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[8]\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg[8]_0\,
      I4 => \^ap_done_cache_2\,
      I5 => \ap_CS_fsm_reg[8]_1\,
      O => D(1)
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache_2\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \ap_CS_fsm_reg[8]_1\,
      I2 => \trunc_ln433_reg_756_reg[7]\,
      I3 => \trunc_ln433_reg_756_reg[7]_0\,
      O => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm_reg[8]_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \^ap_loop_init_int_reg_0\,
      O => \ap_loop_init_int_i_1__2_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_9\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\i_fu_76[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \trunc_ln433_reg_756_reg[7]_0\,
      I1 => \^ap_loop_init_int_reg_0\,
      O => i_4_fu_194_p2(0)
    );
\i_fu_76[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F070"
    )
        port map (
      I0 => \trunc_ln433_reg_756_reg[7]_0\,
      I1 => \trunc_ln433_reg_756_reg[7]\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \^ap_loop_init_int_reg_0\,
      O => i_fu_760
    );
\i_fu_76[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \trunc_ln433_reg_756_reg[7]_0\,
      I1 => \trunc_ln433_reg_756_reg[7]\,
      I2 => \^ap_loop_init_int_reg_0\,
      O => i_4_fu_194_p2(1)
    );
\k_fu_80[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => k_fu_80(0),
      O => p_0_in(0)
    );
\k_fu_80[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => k_fu_80(0),
      I1 => k_fu_80(1),
      I2 => \^ap_loop_init_int_reg_0\,
      O => \k_fu_80_reg[3]\
    );
\trunc_ln433_reg_756[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \trunc_ln433_reg_756_reg[7]\,
      I1 => \trunc_ln433_reg_756_reg[7]_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \^ap_loop_init_int_reg_0\,
      O => E(0)
    );
\trunc_ln433_reg_756[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \ap_CS_fsm_reg[8]_1\,
      O => ap_loop_init_int_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_24 is
  port (
    ap_done_cache_1 : out STD_LOGIC;
    ap_loop_init_int : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \width_reg_68_reg[12]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\ : out STD_LOGIC;
    P0_fu_118 : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \col_fu_102_reg[12]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready : out STD_LOGIC;
    \col_fu_102_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \icmp_ln225_reg_682_reg[0]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_2\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_fu_102_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    icmp_ln225_reg_682 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_ce_reg_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \col_fu_102_reg[0]_0\ : in STD_LOGIC;
    p_dstgy_data_full_n : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_24 : entity is "sobel_accel_flow_control_loop_pipe_sequential_init";
end sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_24;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_24 is
  signal \^ap_done_cache_1\ : STD_LOGIC;
  signal \^ap_loop_init_int\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_9\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_col_1 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \col_fu_102[12]_i_5_n_9\ : STD_LOGIC;
  signal \^col_fu_102_reg[12]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \col_fu_102_reg[12]_i_3_n_10\ : STD_LOGIC;
  signal \col_fu_102_reg[12]_i_3_n_11\ : STD_LOGIC;
  signal \col_fu_102_reg[12]_i_3_n_12\ : STD_LOGIC;
  signal \col_fu_102_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_102_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_102_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_102_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \col_fu_102_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_102_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_102_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_102_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\ : STD_LOGIC;
  signal \NLW_col_fu_102_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \col_1_reg_674[11]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \col_1_reg_674[12]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \col_fu_102[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \col_fu_102[12]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \col_fu_102[12]_i_2\ : label is "soft_lutpair72";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \col_fu_102_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_102_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_102_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \src_buf3_fu_134[23]_i_3\ : label is "soft_lutpair70";
begin
  ap_done_cache_1 <= \^ap_done_cache_1\;
  ap_loop_init_int <= \^ap_loop_init_int\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  \col_fu_102_reg[12]\(1 downto 0) <= \^col_fu_102_reg[12]\(1 downto 0);
  empty_n_reg <= \^empty_n_reg\;
  empty_n_reg_0(0) <= \^empty_n_reg_0\(0);
  \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\ <= \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\;
\P1_fu_122[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => \^empty_n_reg\,
      I2 => \^empty_n_reg_0\(0),
      O => P0_fu_118
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB0B0000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\,
      I1 => \ap_CS_fsm_reg[5]_1\,
      I2 => \^ap_done_cache_1\,
      I3 => \ap_CS_fsm_reg[5]\,
      I4 => \ap_CS_fsm_reg[6]\(0),
      I5 => \ap_CS_fsm_reg[5]_2\,
      O => D(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0404040"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => \^ap_done_cache_1\,
      I2 => \ap_CS_fsm_reg[6]\(0),
      I3 => \^empty_n_reg\,
      I4 => \ap_CS_fsm_reg[5]_1\,
      O => D(1)
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache_1\,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => icmp_ln225_reg_682,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_ce_reg_reg,
      I4 => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\,
      O => \^empty_n_reg\
    );
ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => CO(0),
      O => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_loop_init_int\,
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \ap_CS_fsm_reg[5]_1\,
      I4 => \^empty_n_reg\,
      O => \ap_loop_init_int_i_1__1_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_9\,
      Q => \^ap_loop_init_int\,
      R => '0'
    );
\col_1_reg_674[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_loop_init_int\,
      I2 => \ap_CS_fsm_reg[5]\,
      O => \^col_fu_102_reg[12]\(0)
    );
\col_1_reg_674[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^empty_n_reg\,
      I1 => \ap_CS_fsm_reg[5]\,
      I2 => \^ap_loop_init_int\,
      O => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0
    );
\col_1_reg_674[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => \^ap_loop_init_int\,
      I2 => \ap_CS_fsm_reg[5]\,
      O => \^col_fu_102_reg[12]\(1)
    );
\col_fu_102[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init_int\,
      I1 => Q(0),
      O => \col_fu_102_reg[12]_0\(0)
    );
\col_fu_102[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\,
      I1 => \ap_CS_fsm_reg[5]\,
      I2 => \^ap_loop_init_int\,
      I3 => CO(0),
      I4 => \col_fu_102_reg[0]\,
      O => SR(0)
    );
\col_fu_102[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => \^empty_n_reg\,
      I2 => CO(0),
      O => E(0)
    );
\col_fu_102[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => \^ap_loop_init_int\,
      I2 => \ap_CS_fsm_reg[5]\,
      O => \col_fu_102[12]_i_5_n_9\
    );
\col_fu_102[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => \^ap_loop_init_int\,
      I2 => Q(11),
      O => ap_sig_allocacmp_col_1(11)
    );
\col_fu_102[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => \^ap_loop_init_int\,
      I2 => Q(10),
      O => ap_sig_allocacmp_col_1(10)
    );
\col_fu_102[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => \^ap_loop_init_int\,
      I2 => Q(9),
      O => ap_sig_allocacmp_col_1(9)
    );
\col_fu_102[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => \^ap_loop_init_int\,
      I2 => Q(4),
      O => ap_sig_allocacmp_col_1(4)
    );
\col_fu_102[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => \^ap_loop_init_int\,
      I2 => Q(3),
      O => ap_sig_allocacmp_col_1(3)
    );
\col_fu_102[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => \^ap_loop_init_int\,
      I2 => Q(2),
      O => ap_sig_allocacmp_col_1(2)
    );
\col_fu_102[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => \^ap_loop_init_int\,
      I2 => Q(1),
      O => ap_sig_allocacmp_col_1(1)
    );
\col_fu_102[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => \^ap_loop_init_int\,
      I2 => Q(8),
      O => ap_sig_allocacmp_col_1(8)
    );
\col_fu_102[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => \^ap_loop_init_int\,
      I2 => Q(7),
      O => ap_sig_allocacmp_col_1(7)
    );
\col_fu_102[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => \^ap_loop_init_int\,
      I2 => Q(6),
      O => ap_sig_allocacmp_col_1(6)
    );
\col_fu_102[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => \^ap_loop_init_int\,
      I2 => Q(5),
      O => ap_sig_allocacmp_col_1(5)
    );
\col_fu_102_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_102_reg[8]_i_1_n_9\,
      CO(3) => \NLW_col_fu_102_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \col_fu_102_reg[12]_i_3_n_10\,
      CO(1) => \col_fu_102_reg[12]_i_3_n_11\,
      CO(0) => \col_fu_102_reg[12]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_102_reg[12]_0\(12 downto 9),
      S(3) => \col_fu_102[12]_i_5_n_9\,
      S(2 downto 0) => ap_sig_allocacmp_col_1(11 downto 9)
    );
\col_fu_102_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_fu_102_reg[4]_i_1_n_9\,
      CO(2) => \col_fu_102_reg[4]_i_1_n_10\,
      CO(1) => \col_fu_102_reg[4]_i_1_n_11\,
      CO(0) => \col_fu_102_reg[4]_i_1_n_12\,
      CYINIT => \^col_fu_102_reg[12]\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_102_reg[12]_0\(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_col_1(4 downto 1)
    );
\col_fu_102_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_102_reg[4]_i_1_n_9\,
      CO(3) => \col_fu_102_reg[8]_i_1_n_9\,
      CO(2) => \col_fu_102_reg[8]_i_1_n_10\,
      CO(1) => \col_fu_102_reg[8]_i_1_n_11\,
      CO(0) => \col_fu_102_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_102_reg[12]_0\(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_col_1(8 downto 5)
    );
\icmp_ln225_fu_424_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80AA"
    )
        port map (
      I0 => \icmp_ln225_reg_682_reg[0]\(12),
      I1 => \ap_CS_fsm_reg[5]\,
      I2 => \^ap_loop_init_int\,
      I3 => Q(12),
      I4 => \icmp_ln225_reg_682_reg[0]\(13),
      O => \width_reg_68_reg[12]\(2)
    );
\icmp_ln225_fu_424_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF88008F00"
    )
        port map (
      I0 => \^ap_loop_init_int\,
      I1 => \ap_CS_fsm_reg[5]\,
      I2 => Q(10),
      I3 => \icmp_ln225_reg_682_reg[0]\(10),
      I4 => Q(11),
      I5 => \icmp_ln225_reg_682_reg[0]\(11),
      O => \width_reg_68_reg[12]\(1)
    );
\icmp_ln225_fu_424_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF88008F00"
    )
        port map (
      I0 => \^ap_loop_init_int\,
      I1 => \ap_CS_fsm_reg[5]\,
      I2 => Q(8),
      I3 => \icmp_ln225_reg_682_reg[0]\(8),
      I4 => Q(9),
      I5 => \icmp_ln225_reg_682_reg[0]\(9),
      O => \width_reg_68_reg[12]\(0)
    );
\icmp_ln225_fu_424_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000708F"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\,
      I1 => \^ap_loop_init_int\,
      I2 => Q(12),
      I3 => \icmp_ln225_reg_682_reg[0]\(12),
      I4 => \icmp_ln225_reg_682_reg[0]\(13),
      O => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(2)
    );
\icmp_ln225_fu_424_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => \icmp_ln225_reg_682_reg[0]\(10),
      I3 => \icmp_ln225_reg_682_reg[0]\(11),
      I4 => \^ap_loop_init_int\,
      I5 => \ap_CS_fsm_reg[5]\,
      O => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(1)
    );
\icmp_ln225_fu_424_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => \icmp_ln225_reg_682_reg[0]\(8),
      I3 => \icmp_ln225_reg_682_reg[0]\(9),
      I4 => \^ap_loop_init_int\,
      I5 => \ap_CS_fsm_reg[5]\,
      O => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(0)
    );
icmp_ln225_fu_424_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF88008F00"
    )
        port map (
      I0 => \^ap_loop_init_int\,
      I1 => \ap_CS_fsm_reg[5]\,
      I2 => Q(6),
      I3 => \icmp_ln225_reg_682_reg[0]\(6),
      I4 => Q(7),
      I5 => \icmp_ln225_reg_682_reg[0]\(7),
      O => DI(3)
    );
icmp_ln225_fu_424_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF88008F00"
    )
        port map (
      I0 => \^ap_loop_init_int\,
      I1 => \ap_CS_fsm_reg[5]\,
      I2 => Q(4),
      I3 => \icmp_ln225_reg_682_reg[0]\(4),
      I4 => Q(5),
      I5 => \icmp_ln225_reg_682_reg[0]\(5),
      O => DI(2)
    );
icmp_ln225_fu_424_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF88008F00"
    )
        port map (
      I0 => \^ap_loop_init_int\,
      I1 => \ap_CS_fsm_reg[5]\,
      I2 => Q(2),
      I3 => \icmp_ln225_reg_682_reg[0]\(2),
      I4 => Q(3),
      I5 => \icmp_ln225_reg_682_reg[0]\(3),
      O => DI(1)
    );
icmp_ln225_fu_424_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF88008F00"
    )
        port map (
      I0 => \^ap_loop_init_int\,
      I1 => \ap_CS_fsm_reg[5]\,
      I2 => Q(0),
      I3 => \icmp_ln225_reg_682_reg[0]\(0),
      I4 => Q(1),
      I5 => \icmp_ln225_reg_682_reg[0]\(1),
      O => DI(0)
    );
icmp_ln225_fu_424_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \icmp_ln225_reg_682_reg[0]\(6),
      I3 => \icmp_ln225_reg_682_reg[0]\(7),
      I4 => \^ap_loop_init_int\,
      I5 => \ap_CS_fsm_reg[5]\,
      O => S(3)
    );
icmp_ln225_fu_424_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \icmp_ln225_reg_682_reg[0]\(4),
      I3 => \icmp_ln225_reg_682_reg[0]\(5),
      I4 => \^ap_loop_init_int\,
      I5 => \ap_CS_fsm_reg[5]\,
      O => S(2)
    );
icmp_ln225_fu_424_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \icmp_ln225_reg_682_reg[0]\(2),
      I3 => \icmp_ln225_reg_682_reg[0]\(3),
      I4 => \^ap_loop_init_int\,
      I5 => \ap_CS_fsm_reg[5]\,
      O => S(1)
    );
icmp_ln225_fu_424_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888122214441111"
    )
        port map (
      I0 => \icmp_ln225_reg_682_reg[0]\(1),
      I1 => \icmp_ln225_reg_682_reg[0]\(0),
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \^ap_loop_init_int\,
      I4 => Q(0),
      I5 => Q(1),
      O => S(0)
    );
\ram_reg_0_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => \col_fu_102_reg[0]_0\,
      I1 => p_dstgy_data_full_n,
      I2 => p_dstgx_data_full_n,
      I3 => ap_enable_reg_pp0_iter6,
      O => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\
    );
\src_buf3_fu_134[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044444444444444"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\,
      I2 => in_mat_data_empty_n,
      I3 => icmp_ln225_reg_682,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_ce_reg_reg,
      O => \^empty_n_reg_0\(0)
    );
\src_buf3_fu_134[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int\,
      I1 => \ap_CS_fsm_reg[5]\,
      O => \^ap_loop_init_int_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_29 is
  port (
    ap_done_cache : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we1 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    address1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \col_fu_50_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \col_fu_50_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \col_fu_50_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty_n_reg : out STD_LOGIC;
    \col_fu_50_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_fu_50_reg[0]_0\ : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \col_fu_50_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \icmp_ln354_fu_114_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_29 : entity is "sobel_accel_flow_control_loop_pipe_sequential_init";
end sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_29;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_29 is
  signal \^ap_done_cache\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_9\ : STD_LOGIC;
  signal ap_sig_allocacmp_col_3 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \col_fu_50_reg[12]_i_3_n_10\ : STD_LOGIC;
  signal \col_fu_50_reg[12]_i_3_n_11\ : STD_LOGIC;
  signal \col_fu_50_reg[12]_i_3_n_12\ : STD_LOGIC;
  signal \col_fu_50_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_50_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_50_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_50_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \col_fu_50_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_50_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_50_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_50_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \zext_ln360_reg_146[0]_i_2_n_9\ : STD_LOGIC;
  signal \NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \col_fu_50[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \col_fu_50[12]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \col_fu_50[12]_i_2\ : label is "soft_lutpair68";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \col_fu_50_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_50_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_50_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \zext_ln360_reg_146[0]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \zext_ln360_reg_146[11]_i_1\ : label is "soft_lutpair67";
begin
  ap_done_cache <= \^ap_done_cache\;
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAAAABBBBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_done_cache\,
      I2 => CO(0),
      I3 => ap_block_pp0_stage0_subdone,
      I4 => Q(1),
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B000B00FF000000"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => \col_fu_50_reg[0]_0\,
      I2 => CO(0),
      I3 => Q(1),
      I4 => \^ap_done_cache\,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => D(1)
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache\,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A800A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => CO(0),
      I2 => \col_fu_50_reg[0]_0\,
      I3 => in_mat_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg,
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F377F3F3F3F3"
    )
        port map (
      I0 => CO(0),
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \col_fu_50_reg[0]_0\,
      I4 => in_mat_data_empty_n,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__0_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
\col_fu_50[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \col_fu_50_reg[12]_0\(0),
      O => \col_fu_50_reg[12]\(0)
    );
\col_fu_50[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000000"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => \col_fu_50_reg[0]_0\,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => ap_loop_init_int,
      O => SR(0)
    );
\col_fu_50[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => CO(0),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => in_mat_data_empty_n,
      I3 => \col_fu_50_reg[0]_0\,
      O => E(0)
    );
\col_fu_50[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(12),
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg,
      O => ap_sig_allocacmp_col_3(12)
    );
\col_fu_50[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(11),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(11)
    );
\col_fu_50[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(10),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(10)
    );
\col_fu_50[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(9),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(9)
    );
\col_fu_50[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(0),
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg,
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(0)
    );
\col_fu_50[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(4),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(4)
    );
\col_fu_50[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(3),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(3)
    );
\col_fu_50[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(2),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(2)
    );
\col_fu_50[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(1),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(1)
    );
\col_fu_50[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(8),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(8)
    );
\col_fu_50[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(7),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(7)
    );
\col_fu_50[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(6),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(6)
    );
\col_fu_50[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(5),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(5)
    );
\col_fu_50_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_50_reg[8]_i_1_n_9\,
      CO(3) => \NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \col_fu_50_reg[12]_i_3_n_10\,
      CO(1) => \col_fu_50_reg[12]_i_3_n_11\,
      CO(0) => \col_fu_50_reg[12]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_50_reg[12]\(12 downto 9),
      S(3) => ap_sig_allocacmp_col_3(12),
      S(2 downto 0) => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(11 downto 9)
    );
\col_fu_50_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_fu_50_reg[4]_i_1_n_9\,
      CO(2) => \col_fu_50_reg[4]_i_1_n_10\,
      CO(1) => \col_fu_50_reg[4]_i_1_n_11\,
      CO(0) => \col_fu_50_reg[4]_i_1_n_12\,
      CYINIT => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_50_reg[12]\(4 downto 1),
      S(3 downto 0) => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(4 downto 1)
    );
\col_fu_50_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_50_reg[4]_i_1_n_9\,
      CO(3) => \col_fu_50_reg[8]_i_1_n_9\,
      CO(2) => \col_fu_50_reg[8]_i_1_n_10\,
      CO(1) => \col_fu_50_reg[8]_i_1_n_11\,
      CO(0) => \col_fu_50_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_50_reg[12]\(8 downto 5),
      S(3 downto 0) => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(8 downto 5)
    );
\icmp_ln354_fu_114_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln354_fu_114_p2_carry__0\(14),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(15),
      O => DI(3)
    );
\icmp_ln354_fu_114_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80AA"
    )
        port map (
      I0 => \icmp_ln354_fu_114_p2_carry__0\(12),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => ap_loop_init_int,
      I3 => \col_fu_50_reg[12]_0\(12),
      I4 => \icmp_ln354_fu_114_p2_carry__0\(13),
      O => DI(2)
    );
\icmp_ln354_fu_114_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(10),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(10),
      I2 => \col_fu_50_reg[12]_0\(11),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(11),
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => ap_loop_init_int,
      O => DI(1)
    );
\icmp_ln354_fu_114_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(8),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(8),
      I2 => \col_fu_50_reg[12]_0\(9),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(9),
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => ap_loop_init_int,
      O => DI(0)
    );
\icmp_ln354_fu_114_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln354_fu_114_p2_carry__0\(15),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(14),
      O => S(3)
    );
\icmp_ln354_fu_114_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000708F"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(12),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(12),
      I4 => \icmp_ln354_fu_114_p2_carry__0\(13),
      O => S(2)
    );
\icmp_ln354_fu_114_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(10),
      I1 => \col_fu_50_reg[12]_0\(11),
      I2 => \icmp_ln354_fu_114_p2_carry__0\(10),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(11),
      I4 => ap_loop_init_int,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => S(1)
    );
\icmp_ln354_fu_114_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(8),
      I1 => \col_fu_50_reg[12]_0\(9),
      I2 => \icmp_ln354_fu_114_p2_carry__0\(8),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(9),
      I4 => ap_loop_init_int,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => S(0)
    );
icmp_ln354_fu_114_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(6),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(6),
      I2 => \col_fu_50_reg[12]_0\(7),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(7),
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_50_reg[6]_0\(3)
    );
icmp_ln354_fu_114_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(4),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(4),
      I2 => \col_fu_50_reg[12]_0\(5),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(5),
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_50_reg[6]_0\(2)
    );
icmp_ln354_fu_114_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(2),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(2),
      I2 => \col_fu_50_reg[12]_0\(3),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(3),
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_50_reg[6]_0\(1)
    );
icmp_ln354_fu_114_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(0),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(0),
      I2 => \col_fu_50_reg[12]_0\(1),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(1),
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_50_reg[6]_0\(0)
    );
icmp_ln354_fu_114_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(6),
      I1 => \col_fu_50_reg[12]_0\(7),
      I2 => \icmp_ln354_fu_114_p2_carry__0\(6),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(7),
      I4 => ap_loop_init_int,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => \col_fu_50_reg[6]\(3)
    );
icmp_ln354_fu_114_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(4),
      I1 => \col_fu_50_reg[12]_0\(5),
      I2 => \icmp_ln354_fu_114_p2_carry__0\(4),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(5),
      I4 => ap_loop_init_int,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => \col_fu_50_reg[6]\(2)
    );
icmp_ln354_fu_114_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(2),
      I1 => \col_fu_50_reg[12]_0\(3),
      I2 => \icmp_ln354_fu_114_p2_carry__0\(2),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(3),
      I4 => ap_loop_init_int,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => \col_fu_50_reg[6]\(1)
    );
icmp_ln354_fu_114_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888122214441111"
    )
        port map (
      I0 => \icmp_ln354_fu_114_p2_carry__0\(1),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(0),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => \col_fu_50_reg[12]_0\(0),
      I5 => \col_fu_50_reg[12]_0\(1),
      O => \col_fu_50_reg[6]\(0)
    );
ram_reg_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_2_0,
      I2 => Q(2),
      I3 => Q(1),
      I4 => CO(0),
      O => we1
    );
ram_reg_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(4),
      I1 => \col_fu_50_reg[12]_0\(4),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(4)
    );
ram_reg_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(3),
      I1 => \col_fu_50_reg[12]_0\(3),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(3)
    );
ram_reg_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(2),
      I1 => \col_fu_50_reg[12]_0\(2),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(2)
    );
ram_reg_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(1),
      I1 => \col_fu_50_reg[12]_0\(1),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(1)
    );
ram_reg_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => \col_fu_50_reg[12]_0\(0),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(0)
    );
ram_reg_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(11),
      I1 => \col_fu_50_reg[12]_0\(11),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(11)
    );
ram_reg_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(10),
      I1 => \col_fu_50_reg[12]_0\(10),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(10)
    );
ram_reg_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(9),
      I1 => \col_fu_50_reg[12]_0\(9),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(9)
    );
ram_reg_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(8),
      I1 => \col_fu_50_reg[12]_0\(8),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(8)
    );
ram_reg_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(7),
      I1 => \col_fu_50_reg[12]_0\(7),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(7)
    );
ram_reg_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(6),
      I1 => \col_fu_50_reg[12]_0\(6),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(6)
    );
ram_reg_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(5),
      I1 => \col_fu_50_reg[12]_0\(5),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(5)
    );
\zext_ln360_reg_146[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FFFF88080000"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(0),
      I1 => \zext_ln360_reg_146[0]_i_2_n_9\,
      I2 => \col_fu_50_reg[0]_0\,
      I3 => in_mat_data_empty_n,
      I4 => CO(0),
      I5 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(0),
      O => \col_fu_50_reg[0]\
    );
\zext_ln360_reg_146[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_enable_reg_pp0_iter1_reg,
      O => \zext_ln360_reg_146[0]_i_2_n_9\
    );
\zext_ln360_reg_146[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => CO(0),
      I1 => in_mat_data_empty_n,
      I2 => \col_fu_50_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => ap_loop_init_int,
      O => empty_n_reg
    );
\zext_ln360_reg_146[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \col_fu_50_reg[0]_0\,
      I1 => in_mat_data_empty_n,
      I2 => CO(0),
      O => p_1_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_9 is
  port (
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_j_3 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_ready : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter16_reg : in STD_LOGIC;
    grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \j_fu_48_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    imgwidth_empty_n : in STD_LOGIC;
    height_empty_n : in STD_LOGIC;
    p_dstgy_data_empty_n : in STD_LOGIC;
    p_dstgx_data_empty_n : in STD_LOGIC;
    p_dst_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter17 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_9 : entity is "sobel_accel_flow_control_loop_pipe_sequential_init";
end sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_9;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_9 is
  signal \ap_CS_fsm[2]_i_3_n_9\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_9\ : STD_LOGIC;
  signal icmp_ln81_fu_90_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln81_fu_90_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln81_fu_90_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln81_fu_90_p2_carry_i_8_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter15_reg_reg_srl15_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \j_fu_48[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \j_fu_48[11]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \j_fu_48[11]_i_2\ : label is "soft_lutpair212";
begin
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54040404"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[2]_i_3_n_9\,
      I2 => Q(0),
      I3 => imgwidth_empty_n,
      I4 => height_empty_n,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1015"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => Q(1),
      I3 => \ap_CS_fsm[2]_i_3_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter16_reg,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => Q(2),
      O => \ap_CS_fsm[2]_i_3_n_9\
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => ap_loop_exit_ready_pp0_iter16_reg,
      I2 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_9\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088C0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_rst_n,
      I2 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_reg(0),
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_loop_exit_ready_pp0_iter15_reg_reg_srl15_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_reg(0),
      O => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_ready
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFFF4F"
    )
        port map (
      I0 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter16_reg,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => \ap_loop_init_int_i_1__3_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4444"
    )
        port map (
      I0 => CO(0),
      I1 => Q(1),
      I2 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_reg(0),
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
icmp_ln81_fu_90_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(9),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(9),
      I4 => icmp_ln81_fu_90_p2_carry_i_5_n_9,
      O => S(3)
    );
icmp_ln81_fu_90_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(6),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(6),
      I4 => icmp_ln81_fu_90_p2_carry_i_6_n_9,
      O => S(2)
    );
icmp_ln81_fu_90_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(3),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(3),
      I4 => icmp_ln81_fu_90_p2_carry_i_7_n_9,
      O => S(1)
    );
icmp_ln81_fu_90_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AD50000"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(0),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(0),
      I4 => icmp_ln81_fu_90_p2_carry_i_8_n_9,
      O => S(0)
    );
icmp_ln81_fu_90_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(10),
      I1 => \out\(10),
      I2 => \j_fu_48_reg[11]\(11),
      I3 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out\(11),
      O => icmp_ln81_fu_90_p2_carry_i_5_n_9
    );
icmp_ln81_fu_90_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(7),
      I1 => \out\(7),
      I2 => \j_fu_48_reg[11]\(8),
      I3 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out\(8),
      O => icmp_ln81_fu_90_p2_carry_i_6_n_9
    );
icmp_ln81_fu_90_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(4),
      I1 => \out\(4),
      I2 => \j_fu_48_reg[11]\(5),
      I3 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out\(5),
      O => icmp_ln81_fu_90_p2_carry_i_7_n_9
    );
icmp_ln81_fu_90_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(1),
      I1 => \out\(1),
      I2 => \j_fu_48_reg[11]\(2),
      I3 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out\(2),
      O => icmp_ln81_fu_90_p2_carry_i_8_n_9
    );
\j_4_fu_96_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(8),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(8)
    );
\j_4_fu_96_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(7),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(7)
    );
\j_4_fu_96_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(6),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(6)
    );
\j_4_fu_96_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(5),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(5)
    );
\j_4_fu_96_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(11),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(11)
    );
\j_4_fu_96_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(10),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(10)
    );
\j_4_fu_96_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(9),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(9)
    );
j_4_fu_96_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(0),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(0)
    );
j_4_fu_96_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(4),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(4)
    );
j_4_fu_96_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(3),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(3)
    );
j_4_fu_96_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(2),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(2)
    );
j_4_fu_96_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_48_reg[11]\(1),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(1)
    );
\j_fu_48[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_48_reg[11]\(0),
      O => ap_loop_init_int_reg_0(0)
    );
\j_fu_48[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_reg(0),
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      O => SR(0)
    );
\j_fu_48[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_reg(0),
      I1 => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      I2 => \^ap_block_pp0_stage0_11001__0\,
      O => E(0)
    );
\j_fu_48[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => p_dstgy_data_empty_n,
      I2 => p_dstgx_data_empty_n,
      I3 => p_dst_data_full_n,
      I4 => ap_enable_reg_pp0_iter17,
      O => \^ap_block_pp0_stage0_11001__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_16s_16s_32s_32_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0_in0_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_16s_16s_32s_32_4_1_DSP48_0 : entity is "sobel_accel_mac_muladd_16s_16s_32s_32_4_1_DSP48_0";
end sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_16s_16s_32s_32_4_1_DSP48_0;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_16s_16s_32s_32_4_1_DSP48_0 is
  signal m_reg_reg_n_115 : STD_LOGIC;
  signal m_reg_reg_n_116 : STD_LOGIC;
  signal m_reg_reg_n_117 : STD_LOGIC;
  signal m_reg_reg_n_118 : STD_LOGIC;
  signal m_reg_reg_n_119 : STD_LOGIC;
  signal m_reg_reg_n_120 : STD_LOGIC;
  signal m_reg_reg_n_121 : STD_LOGIC;
  signal m_reg_reg_n_122 : STD_LOGIC;
  signal m_reg_reg_n_123 : STD_LOGIC;
  signal m_reg_reg_n_124 : STD_LOGIC;
  signal m_reg_reg_n_125 : STD_LOGIC;
  signal m_reg_reg_n_126 : STD_LOGIC;
  signal m_reg_reg_n_127 : STD_LOGIC;
  signal m_reg_reg_n_128 : STD_LOGIC;
  signal m_reg_reg_n_129 : STD_LOGIC;
  signal m_reg_reg_n_130 : STD_LOGIC;
  signal m_reg_reg_n_131 : STD_LOGIC;
  signal m_reg_reg_n_132 : STD_LOGIC;
  signal m_reg_reg_n_133 : STD_LOGIC;
  signal m_reg_reg_n_134 : STD_LOGIC;
  signal m_reg_reg_n_135 : STD_LOGIC;
  signal m_reg_reg_n_136 : STD_LOGIC;
  signal m_reg_reg_n_137 : STD_LOGIC;
  signal m_reg_reg_n_138 : STD_LOGIC;
  signal m_reg_reg_n_139 : STD_LOGIC;
  signal m_reg_reg_n_140 : STD_LOGIC;
  signal m_reg_reg_n_141 : STD_LOGIC;
  signal m_reg_reg_n_142 : STD_LOGIC;
  signal m_reg_reg_n_143 : STD_LOGIC;
  signal m_reg_reg_n_144 : STD_LOGIC;
  signal m_reg_reg_n_145 : STD_LOGIC;
  signal m_reg_reg_n_146 : STD_LOGIC;
  signal m_reg_reg_n_147 : STD_LOGIC;
  signal m_reg_reg_n_148 : STD_LOGIC;
  signal m_reg_reg_n_149 : STD_LOGIC;
  signal m_reg_reg_n_150 : STD_LOGIC;
  signal m_reg_reg_n_151 : STD_LOGIC;
  signal m_reg_reg_n_152 : STD_LOGIC;
  signal m_reg_reg_n_153 : STD_LOGIC;
  signal m_reg_reg_n_154 : STD_LOGIC;
  signal m_reg_reg_n_155 : STD_LOGIC;
  signal m_reg_reg_n_156 : STD_LOGIC;
  signal m_reg_reg_n_157 : STD_LOGIC;
  signal m_reg_reg_n_158 : STD_LOGIC;
  signal m_reg_reg_n_159 : STD_LOGIC;
  signal m_reg_reg_n_160 : STD_LOGIC;
  signal m_reg_reg_n_161 : STD_LOGIC;
  signal m_reg_reg_n_162 : STD_LOGIC;
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
m_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_0_in0_out(15),
      A(28) => p_0_in0_out(15),
      A(27) => p_0_in0_out(15),
      A(26) => p_0_in0_out(15),
      A(25) => p_0_in0_out(15),
      A(24) => p_0_in0_out(15),
      A(23) => p_0_in0_out(15),
      A(22) => p_0_in0_out(15),
      A(21) => p_0_in0_out(15),
      A(20) => p_0_in0_out(15),
      A(19) => p_0_in0_out(15),
      A(18) => p_0_in0_out(15),
      A(17) => p_0_in0_out(15),
      A(16) => p_0_in0_out(15),
      A(15 downto 0) => p_0_in0_out(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_0_in0_out(15),
      B(16) => p_0_in0_out(15),
      B(15 downto 0) => p_0_in0_out(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_reg_reg_n_115,
      PCOUT(46) => m_reg_reg_n_116,
      PCOUT(45) => m_reg_reg_n_117,
      PCOUT(44) => m_reg_reg_n_118,
      PCOUT(43) => m_reg_reg_n_119,
      PCOUT(42) => m_reg_reg_n_120,
      PCOUT(41) => m_reg_reg_n_121,
      PCOUT(40) => m_reg_reg_n_122,
      PCOUT(39) => m_reg_reg_n_123,
      PCOUT(38) => m_reg_reg_n_124,
      PCOUT(37) => m_reg_reg_n_125,
      PCOUT(36) => m_reg_reg_n_126,
      PCOUT(35) => m_reg_reg_n_127,
      PCOUT(34) => m_reg_reg_n_128,
      PCOUT(33) => m_reg_reg_n_129,
      PCOUT(32) => m_reg_reg_n_130,
      PCOUT(31) => m_reg_reg_n_131,
      PCOUT(30) => m_reg_reg_n_132,
      PCOUT(29) => m_reg_reg_n_133,
      PCOUT(28) => m_reg_reg_n_134,
      PCOUT(27) => m_reg_reg_n_135,
      PCOUT(26) => m_reg_reg_n_136,
      PCOUT(25) => m_reg_reg_n_137,
      PCOUT(24) => m_reg_reg_n_138,
      PCOUT(23) => m_reg_reg_n_139,
      PCOUT(22) => m_reg_reg_n_140,
      PCOUT(21) => m_reg_reg_n_141,
      PCOUT(20) => m_reg_reg_n_142,
      PCOUT(19) => m_reg_reg_n_143,
      PCOUT(18) => m_reg_reg_n_144,
      PCOUT(17) => m_reg_reg_n_145,
      PCOUT(16) => m_reg_reg_n_146,
      PCOUT(15) => m_reg_reg_n_147,
      PCOUT(14) => m_reg_reg_n_148,
      PCOUT(13) => m_reg_reg_n_149,
      PCOUT(12) => m_reg_reg_n_150,
      PCOUT(11) => m_reg_reg_n_151,
      PCOUT(10) => m_reg_reg_n_152,
      PCOUT(9) => m_reg_reg_n_153,
      PCOUT(8) => m_reg_reg_n_154,
      PCOUT(7) => m_reg_reg_n_155,
      PCOUT(6) => m_reg_reg_n_156,
      PCOUT(5) => m_reg_reg_n_157,
      PCOUT(4) => m_reg_reg_n_158,
      PCOUT(3) => m_reg_reg_n_159,
      PCOUT(2) => m_reg_reg_n_160,
      PCOUT(1) => m_reg_reg_n_161,
      PCOUT(0) => m_reg_reg_n_162,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_reg_reg_0(15),
      A(28) => p_reg_reg_0(15),
      A(27) => p_reg_reg_0(15),
      A(26) => p_reg_reg_0(15),
      A(25) => p_reg_reg_0(15),
      A(24) => p_reg_reg_0(15),
      A(23) => p_reg_reg_0(15),
      A(22) => p_reg_reg_0(15),
      A(21) => p_reg_reg_0(15),
      A(20) => p_reg_reg_0(15),
      A(19) => p_reg_reg_0(15),
      A(18) => p_reg_reg_0(15),
      A(17) => p_reg_reg_0(15),
      A(16) => p_reg_reg_0(15),
      A(15 downto 0) => p_reg_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 32),
      P(31 downto 0) => D(31 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_reg_reg_n_115,
      PCIN(46) => m_reg_reg_n_116,
      PCIN(45) => m_reg_reg_n_117,
      PCIN(44) => m_reg_reg_n_118,
      PCIN(43) => m_reg_reg_n_119,
      PCIN(42) => m_reg_reg_n_120,
      PCIN(41) => m_reg_reg_n_121,
      PCIN(40) => m_reg_reg_n_122,
      PCIN(39) => m_reg_reg_n_123,
      PCIN(38) => m_reg_reg_n_124,
      PCIN(37) => m_reg_reg_n_125,
      PCIN(36) => m_reg_reg_n_126,
      PCIN(35) => m_reg_reg_n_127,
      PCIN(34) => m_reg_reg_n_128,
      PCIN(33) => m_reg_reg_n_129,
      PCIN(32) => m_reg_reg_n_130,
      PCIN(31) => m_reg_reg_n_131,
      PCIN(30) => m_reg_reg_n_132,
      PCIN(29) => m_reg_reg_n_133,
      PCIN(28) => m_reg_reg_n_134,
      PCIN(27) => m_reg_reg_n_135,
      PCIN(26) => m_reg_reg_n_136,
      PCIN(25) => m_reg_reg_n_137,
      PCIN(24) => m_reg_reg_n_138,
      PCIN(23) => m_reg_reg_n_139,
      PCIN(22) => m_reg_reg_n_140,
      PCIN(21) => m_reg_reg_n_141,
      PCIN(20) => m_reg_reg_n_142,
      PCIN(19) => m_reg_reg_n_143,
      PCIN(18) => m_reg_reg_n_144,
      PCIN(17) => m_reg_reg_n_145,
      PCIN(16) => m_reg_reg_n_146,
      PCIN(15) => m_reg_reg_n_147,
      PCIN(14) => m_reg_reg_n_148,
      PCIN(13) => m_reg_reg_n_149,
      PCIN(12) => m_reg_reg_n_150,
      PCIN(11) => m_reg_reg_n_151,
      PCIN(10) => m_reg_reg_n_152,
      PCIN(9) => m_reg_reg_n_153,
      PCIN(8) => m_reg_reg_n_154,
      PCIN(7) => m_reg_reg_n_155,
      PCIN(6) => m_reg_reg_n_156,
      PCIN(5) => m_reg_reg_n_157,
      PCIN(4) => m_reg_reg_n_158,
      PCIN(3) => m_reg_reg_n_159,
      PCIN(2) => m_reg_reg_n_160,
      PCIN(1) => m_reg_reg_n_161,
      PCIN(0) => m_reg_reg_n_162,
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    img_inp_TVALID_int_regslice : out STD_LOGIC;
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img_inp_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_regslice_both : entity is "sobel_accel_regslice_both";
end sobel_design_sobel_accel_0_0_sobel_accel_regslice_both;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_regslice_both is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_1_n_9\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_9 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_9 : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_9\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__1_n_9\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^grp_axis2xfmat_24_16_2160_3840_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal img_inp_TREADY_int_regslice : STD_LOGIC;
  signal \^img_inp_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_data_reg_138[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \axi_data_reg_138[10]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \axi_data_reg_138[11]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \axi_data_reg_138[12]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \axi_data_reg_138[13]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \axi_data_reg_138[14]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \axi_data_reg_138[15]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \axi_data_reg_138[16]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \axi_data_reg_138[17]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \axi_data_reg_138[18]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \axi_data_reg_138[19]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \axi_data_reg_138[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \axi_data_reg_138[20]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \axi_data_reg_138[21]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \axi_data_reg_138[22]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \axi_data_reg_138[23]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \axi_data_reg_138[23]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \axi_data_reg_138[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \axi_data_reg_138[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \axi_data_reg_138[4]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \axi_data_reg_138[5]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \axi_data_reg_138[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \axi_data_reg_138[7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \axi_data_reg_138[8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \axi_data_reg_138[9]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \j_02_fu_60[11]_i_2\ : label is "soft_lutpair111";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(0) <= \^grp_axis2xfmat_24_16_2160_3840_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg\(0);
  img_inp_TVALID_int_regslice <= \^img_inp_tvalid_int_regslice\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^img_inp_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[23]_i_1_n_9\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_9_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_9_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_9_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_9_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_9_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_9_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_9_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_9_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_9_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_9_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_9_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_9_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_9_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_9_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_9_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_9_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_9_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_9_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_9_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_9_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_9_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_9_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_9_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_9_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^img_inp_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_9_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_9_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_9_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_9_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_9_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_9_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_9_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_9_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_9_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_9_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_9_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_9_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_9_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_9_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_9_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_9_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_9_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_9_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_9_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_9_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_9_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_9_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_9_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_9_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_axis2xfmat_24_16_2160_3840_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg\(0),
      I2 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I3 => \^img_inp_tvalid_int_regslice\,
      I4 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_9
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_9,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => img_inp_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_9
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_9,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => img_inp_TREADY_int_regslice,
      I2 => img_inp_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => \^img_inp_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1_n_9\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800000008000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => \^img_inp_tvalid_int_regslice\,
      I3 => CO(0),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => in_mat_data_full_n,
      O => img_inp_TREADY_int_regslice
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FFFFFF80FF"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_axis2xfmat_24_16_2160_3840_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg\(0),
      I2 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I3 => \^img_inp_tvalid_int_regslice\,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => img_inp_TVALID,
      O => \B_V_data_1_state[1]_i_1__1_n_9\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_9\,
      Q => \^img_inp_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__1_n_9\,
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00000000000000"
    )
        port map (
      I0 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I1 => \^img_inp_tvalid_int_regslice\,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => in_mat_data_full_n,
      I5 => Q(0),
      O => push
    );
\axi_data_reg_138[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(0)
    );
\axi_data_reg_138[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[10]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(10)
    );
\axi_data_reg_138[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[11]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(11)
    );
\axi_data_reg_138[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[12]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(12)
    );
\axi_data_reg_138[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[13]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(13)
    );
\axi_data_reg_138[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[14]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(14)
    );
\axi_data_reg_138[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[15]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(15)
    );
\axi_data_reg_138[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[16]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(16)
    );
\axi_data_reg_138[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[17]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(17)
    );
\axi_data_reg_138[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[18]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(18)
    );
\axi_data_reg_138[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[19]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(19)
    );
\axi_data_reg_138[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[1]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(1)
    );
\axi_data_reg_138[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[20]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(20)
    );
\axi_data_reg_138[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[21]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(21)
    );
\axi_data_reg_138[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[22]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(22)
    );
\axi_data_reg_138[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D000D0"
    )
        port map (
      I0 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I1 => \^img_inp_tvalid_int_regslice\,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => in_mat_data_full_n,
      O => \^grp_axis2xfmat_24_16_2160_3840_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg\(0)
    );
\axi_data_reg_138[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[23]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(23)
    );
\axi_data_reg_138[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[2]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(2)
    );
\axi_data_reg_138[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[3]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(3)
    );
\axi_data_reg_138[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[4]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(4)
    );
\axi_data_reg_138[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[5]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(5)
    );
\axi_data_reg_138[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[6]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(6)
    );
\axi_data_reg_138[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[7]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(7)
    );
\axi_data_reg_138[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[8]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(8)
    );
\axi_data_reg_138[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[9]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(9)
    );
\j_02_fu_60[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I1 => \^img_inp_tvalid_int_regslice\,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => in_mat_data_full_n,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized1\ is
  port (
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read : in STD_LOGIC;
    axi_last_reg_194 : in STD_LOGIC;
    dst_1_data_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TREADY_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized1\ : entity is "sobel_accel_regslice_both";
end \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized1\;

architecture STRUCTURE of \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_9\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_9\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_9\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_9\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_9_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_9_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__0\ : label is "soft_lutpair240";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => axi_last_reg_194,
      I1 => \B_V_data_1_state_reg_n_9_[0]\,
      I2 => \B_V_data_1_state_reg_n_9_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_9\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_9\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => axi_last_reg_194,
      I1 => \B_V_data_1_state_reg_n_9_[0]\,
      I2 => \B_V_data_1_state_reg_n_9_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_9\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_9\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => img_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_9_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_9\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_9\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_9_[1]\,
      I1 => dst_1_data_empty_n,
      I2 => Q(0),
      I3 => img_out_TREADY_int_regslice,
      I4 => B_V_data_1_sel_wr_reg_0,
      I5 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_9\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_9\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7C0"
    )
        port map (
      I0 => img_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_9_[1]\,
      I2 => xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
      I3 => \B_V_data_1_state_reg_n_9_[0]\,
      O => \B_V_data_1_state[0]_i_1__0_n_9\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF755"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_9_[0]\,
      I1 => B_V_data_1_sel_wr_reg_0,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_9_[1]\,
      I4 => img_out_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_9\,
      Q => \B_V_data_1_state_reg_n_9_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_9_[1]\,
      R => ap_rst_n_inv
    );
\img_out_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => img_out_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized2\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    xfMat2axis_8_0_2160_3840_1_U0_ap_done : out STD_LOGIC;
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    mOutPtr0_0 : out STD_LOGIC;
    img_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dst_1_data_empty_n : in STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_1_rows_channel_empty_n : in STD_LOGIC;
    dst_1_cols_channel_empty_n : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_channel_write_dst_1_rows_channel0 : in STD_LOGIC;
    \mOutPtr_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_channel_write_dst_1_cols_channel0 : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized2\ : entity is "sobel_accel_regslice_both";
end \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized2\;

architecture STRUCTURE of \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized2\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[7]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_9\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_9\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_9\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__1_n_9\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1\ : STD_LOGIC;
  signal \^xfmat2axis_8_0_2160_3840_1_u0_ap_done\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_i_1 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \img_out_TDATA[0]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \img_out_TDATA[1]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \img_out_TDATA[2]_INST_0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \img_out_TDATA[3]_INST_0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \img_out_TDATA[4]_INST_0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \img_out_TDATA[5]_INST_0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \img_out_TDATA[6]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \img_out_TDATA[7]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \j_fu_72[11]_i_1\ : label is "soft_lutpair234";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  empty_n_reg <= \^empty_n_reg\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  xfMat2axis_8_0_2160_3840_1_U0_ap_done <= \^xfmat2axis_8_0_2160_3840_1_u0_ap_done\;
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_9_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_9_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_9_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_9_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_9_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_9_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_9_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_9_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_9_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_9_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_9_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_9_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_9_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_9_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_9_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_9_[7]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => img_out_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_9\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_9\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_2\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => Q(2),
      I3 => dst_1_data_empty_n,
      I4 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_9\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_9\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF5F5F5FC0000000"
    )
        port map (
      I0 => img_out_TREADY,
      I1 => \B_V_data_1_state_reg[1]_2\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => Q(2),
      I4 => dst_1_data_empty_n,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__1_n_9\
    );
\B_V_data_1_state[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => dst_1_data_empty_n,
      I1 => Q(2),
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg[1]_2\,
      O => xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF5555"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => Q(2),
      I2 => dst_1_data_empty_n,
      I3 => \B_V_data_1_state_reg[1]_2\,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => img_out_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => dst_1_data_empty_n,
      O => \ap_CS_fsm_reg[2]\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_9\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => dst_1_rows_channel_empty_n,
      I1 => dst_1_cols_channel_empty_n,
      I2 => \^xfmat2axis_8_0_2160_3840_1_u0_ap_done\,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => Q(2),
      I2 => dst_1_data_empty_n,
      O => \B_V_data_1_state_reg[1]_1\
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_1\(0),
      I1 => Q(1),
      I2 => \ap_CS_fsm[2]_i_2__0_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E040EF40"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_CS_fsm[2]_i_3__1_n_9\,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => Q(2),
      I4 => ap_done_cache,
      O => \ap_CS_fsm[2]_i_2__0_n_9\
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => Q(2),
      I1 => dst_1_data_empty_n,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg[1]_2\,
      O => \ap_CS_fsm[2]_i_3__1_n_9\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4F4F444444444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_1\(0),
      I1 => Q(1),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => img_out_TREADY,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => Q(3),
      O => D(2)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1\,
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => ap_done_cache,
      O => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[1]_0\,
      O => \ap_CS_fsm_reg[2]_0\
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => CO(0),
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => ap_loop_init_int,
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => dst_1_data_empty_n,
      I1 => Q(2),
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg[1]_2\,
      O => \^ap_block_pp0_stage0_subdone\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => Q(3),
      I4 => dst_1_rows_channel_empty_n,
      I5 => ap_sync_channel_write_dst_1_rows_channel0,
      O => mOutPtr0
    );
\full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => Q(3),
      I4 => dst_1_cols_channel_empty_n,
      I5 => ap_sync_channel_write_dst_1_cols_channel0,
      O => mOutPtr0_0
    );
grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_1\(0),
      I1 => Q(1),
      I2 => \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1\,
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\img_out_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[0]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(0)
    );
\img_out_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[1]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(1)
    );
\img_out_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[2]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(2)
    );
\img_out_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[3]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(3)
    );
\img_out_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[4]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(4)
    );
\img_out_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[5]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(5)
    );
\img_out_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[6]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(6)
    );
\img_out_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[7]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(7)
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => Q(3),
      O => \^xfmat2axis_8_0_2160_3840_1_u0_ap_done\
    );
\j_fu_72[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1\,
      I1 => ap_loop_init_int,
      O => SR(0)
    );
\j_fu_72[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => CO(0),
      I1 => dst_1_data_empty_n,
      I2 => Q(2),
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => \B_V_data_1_state_reg[1]_2\,
      I5 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => E(0)
    );
\j_fu_72[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000555500000000"
    )
        port map (
      I0 => CO(0),
      I1 => dst_1_data_empty_n,
      I2 => Q(2),
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => \B_V_data_1_state_reg[1]_2\,
      I5 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1\
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^empty_n_reg\,
      I1 => \mOutPtr_reg[0]_1\(0),
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => \mOutPtr_reg[0]_2\(0),
      O => \mOutPtr_reg[0]_0\
    );
\mOutPtr[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA6A6A6A6A"
    )
        port map (
      I0 => ap_sync_channel_write_dst_1_rows_channel0,
      I1 => dst_1_rows_channel_empty_n,
      I2 => Q(3),
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => img_out_TREADY,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => \^empty_n_reg\
    );
\mOutPtr[3]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA6A6A6A6A"
    )
        port map (
      I0 => ap_sync_channel_write_dst_1_cols_channel0,
      I1 => dst_1_cols_channel_empty_n,
      I2 => Q(3),
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => img_out_TREADY,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => \^empty_n_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0 is
  port (
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start : out STD_LOGIC;
    start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \pop__0\ : in STD_LOGIC;
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready : in STD_LOGIC;
    \push__0\ : in STD_LOGIC;
    in_mat_rows_c16_channel_empty_n : in STD_LOGIC;
    in_mat_cols_c17_channel_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0 : entity is "sobel_accel_start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0";
end sobel_design_sobel_accel_0_0_sobel_accel_start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0 is
  signal \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__12_n_9\ : STD_LOGIC;
  signal \full_n_i_1__12_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \^start_for_sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_full_n\ : STD_LOGIC;
begin
  Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start <= \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_ap_start\;
  start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n <= \^start_for_sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_full_n\;
\empty_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready,
      I3 => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_ap_start\,
      I4 => \push__0\,
      O => \empty_n_i_1__12_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__12_n_9\,
      Q => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => start_once_reg,
      I4 => \^start_for_sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_full_n\,
      I5 => \pop__0\,
      O => \full_n_i_1__12_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_9\,
      Q => \^start_for_sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55559555AAAA6AAA"
    )
        port map (
      I0 => \pop__0\,
      I1 => \^start_for_sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_full_n\,
      I2 => in_mat_rows_c16_channel_empty_n,
      I3 => in_mat_cols_c17_channel_empty_n,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \^start_for_sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_full_n\,
      I2 => start_once_reg,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \pop__0\,
      I5 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s is
  port (
    ap_loop_init_int_reg : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    ap_loop_init_int_reg_3 : out STD_LOGIC;
    ap_loop_init_int_reg_4 : out STD_LOGIC;
    ap_loop_init_int_reg_5 : out STD_LOGIC;
    ap_loop_init_int_reg_6 : out STD_LOGIC;
    ap_loop_init_int_reg_7 : out STD_LOGIC;
    ap_loop_init_int_reg_8 : out STD_LOGIC;
    ap_loop_init_int_reg_9 : out STD_LOGIC;
    ap_loop_init_int_reg_10 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_6_reg_125_reg[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesX_fu_72_reg[11]\ : in STD_LOGIC;
    \GradientValuesX_fu_72_reg[11]_0\ : in STD_LOGIC;
    \GradientValuesX_fu_72_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \b0_val_read_reg_120_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s : entity is "sobel_accel_xFGradientX3x3_16_4_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s is
  signal b0_val_read_reg_120 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_pix_6_fu_96_p2 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \out_pix_6_fu_96_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2_carry__1_n_12\ : STD_LOGIC;
  signal out_pix_6_fu_96_p2_carry_i_1_n_9 : STD_LOGIC;
  signal out_pix_6_fu_96_p2_carry_i_2_n_9 : STD_LOGIC;
  signal out_pix_6_fu_96_p2_carry_i_3_n_9 : STD_LOGIC;
  signal out_pix_6_fu_96_p2_carry_i_4_n_9 : STD_LOGIC;
  signal out_pix_6_fu_96_p2_carry_i_5_n_9 : STD_LOGIC;
  signal out_pix_6_fu_96_p2_carry_i_6_n_9 : STD_LOGIC;
  signal out_pix_6_fu_96_p2_carry_i_7_n_9 : STD_LOGIC;
  signal out_pix_6_fu_96_p2_carry_i_8_n_9 : STD_LOGIC;
  signal out_pix_6_fu_96_p2_carry_n_10 : STD_LOGIC;
  signal out_pix_6_fu_96_p2_carry_n_11 : STD_LOGIC;
  signal out_pix_6_fu_96_p2_carry_n_12 : STD_LOGIC;
  signal out_pix_6_fu_96_p2_carry_n_9 : STD_LOGIC;
  signal out_pix_6_reg_125 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal out_pix_fu_109_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \out_pix_fu_109_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_i_5__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__1_i_1__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__1_i_2__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__1_i_3__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__1_i_4__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__1_n_11\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__1_n_9\ : STD_LOGIC;
  signal out_pix_fu_109_p2_carry_i_1_n_9 : STD_LOGIC;
  signal out_pix_fu_109_p2_carry_i_2_n_9 : STD_LOGIC;
  signal out_pix_fu_109_p2_carry_i_3_n_9 : STD_LOGIC;
  signal out_pix_fu_109_p2_carry_i_4_n_9 : STD_LOGIC;
  signal out_pix_fu_109_p2_carry_i_5_n_9 : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry_i_6__0_n_9\ : STD_LOGIC;
  signal out_pix_fu_109_p2_carry_i_7_n_9 : STD_LOGIC;
  signal out_pix_fu_109_p2_carry_n_10 : STD_LOGIC;
  signal out_pix_fu_109_p2_carry_n_11 : STD_LOGIC;
  signal out_pix_fu_109_p2_carry_n_12 : STD_LOGIC;
  signal out_pix_fu_109_p2_carry_n_9 : STD_LOGIC;
  signal \NLW_out_pix_6_fu_96_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_6_fu_96_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix_fu_109_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_out_pix_fu_109_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\GradientValuesX_fu_72[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_109_p2(0),
      I1 => \GradientValuesX_fu_72_reg[11]\,
      I2 => \GradientValuesX_fu_72_reg[11]_0\,
      I3 => \GradientValuesX_fu_72_reg[10]\(0),
      O => ap_loop_init_int_reg
    );
\GradientValuesX_fu_72[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_109_p2(10),
      I1 => \GradientValuesX_fu_72_reg[11]\,
      I2 => \GradientValuesX_fu_72_reg[11]_0\,
      I3 => \GradientValuesX_fu_72_reg[10]\(10),
      O => ap_loop_init_int_reg_9
    );
\GradientValuesX_fu_72[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
        port map (
      I0 => \out_pix_fu_109_p2_carry__1_n_9\,
      I1 => \GradientValuesX_fu_72_reg[11]\,
      I2 => \GradientValuesX_fu_72_reg[11]_0\,
      I3 => ap_enable_reg_pp0_iter2,
      O => ap_loop_init_int_reg_10
    );
\GradientValuesX_fu_72[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_109_p2(1),
      I1 => \GradientValuesX_fu_72_reg[11]\,
      I2 => \GradientValuesX_fu_72_reg[11]_0\,
      I3 => \GradientValuesX_fu_72_reg[10]\(1),
      O => ap_loop_init_int_reg_0
    );
\GradientValuesX_fu_72[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_109_p2(2),
      I1 => \GradientValuesX_fu_72_reg[11]\,
      I2 => \GradientValuesX_fu_72_reg[11]_0\,
      I3 => \GradientValuesX_fu_72_reg[10]\(2),
      O => ap_loop_init_int_reg_1
    );
\GradientValuesX_fu_72[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_109_p2(3),
      I1 => \GradientValuesX_fu_72_reg[11]\,
      I2 => \GradientValuesX_fu_72_reg[11]_0\,
      I3 => \GradientValuesX_fu_72_reg[10]\(3),
      O => ap_loop_init_int_reg_2
    );
\GradientValuesX_fu_72[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_109_p2(4),
      I1 => \GradientValuesX_fu_72_reg[11]\,
      I2 => \GradientValuesX_fu_72_reg[11]_0\,
      I3 => \GradientValuesX_fu_72_reg[10]\(4),
      O => ap_loop_init_int_reg_3
    );
\GradientValuesX_fu_72[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_109_p2(5),
      I1 => \GradientValuesX_fu_72_reg[11]\,
      I2 => \GradientValuesX_fu_72_reg[11]_0\,
      I3 => \GradientValuesX_fu_72_reg[10]\(5),
      O => ap_loop_init_int_reg_4
    );
\GradientValuesX_fu_72[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_109_p2(6),
      I1 => \GradientValuesX_fu_72_reg[11]\,
      I2 => \GradientValuesX_fu_72_reg[11]_0\,
      I3 => \GradientValuesX_fu_72_reg[10]\(6),
      O => ap_loop_init_int_reg_5
    );
\GradientValuesX_fu_72[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_109_p2(7),
      I1 => \GradientValuesX_fu_72_reg[11]\,
      I2 => \GradientValuesX_fu_72_reg[11]_0\,
      I3 => \GradientValuesX_fu_72_reg[10]\(7),
      O => ap_loop_init_int_reg_6
    );
\GradientValuesX_fu_72[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_109_p2(8),
      I1 => \GradientValuesX_fu_72_reg[11]\,
      I2 => \GradientValuesX_fu_72_reg[11]_0\,
      I3 => \GradientValuesX_fu_72_reg[10]\(8),
      O => ap_loop_init_int_reg_7
    );
\GradientValuesX_fu_72[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_109_p2(9),
      I1 => \GradientValuesX_fu_72_reg[11]\,
      I2 => \GradientValuesX_fu_72_reg[11]_0\,
      I3 => \GradientValuesX_fu_72_reg[10]\(9),
      O => ap_loop_init_int_reg_8
    );
\b0_val_read_reg_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(0),
      Q => b0_val_read_reg_120(0),
      R => '0'
    );
\b0_val_read_reg_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(1),
      Q => b0_val_read_reg_120(1),
      R => '0'
    );
\b0_val_read_reg_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(2),
      Q => b0_val_read_reg_120(2),
      R => '0'
    );
\b0_val_read_reg_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(3),
      Q => b0_val_read_reg_120(3),
      R => '0'
    );
\b0_val_read_reg_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(4),
      Q => b0_val_read_reg_120(4),
      R => '0'
    );
\b0_val_read_reg_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(5),
      Q => b0_val_read_reg_120(5),
      R => '0'
    );
\b0_val_read_reg_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(6),
      Q => b0_val_read_reg_120(6),
      R => '0'
    );
\b0_val_read_reg_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(7),
      Q => b0_val_read_reg_120(7),
      R => '0'
    );
out_pix_6_fu_96_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_pix_6_fu_96_p2_carry_n_9,
      CO(2) => out_pix_6_fu_96_p2_carry_n_10,
      CO(1) => out_pix_6_fu_96_p2_carry_n_11,
      CO(0) => out_pix_6_fu_96_p2_carry_n_12,
      CYINIT => out_pix_6_fu_96_p2_carry_i_1_n_9,
      DI(3) => out_pix_6_fu_96_p2_carry_i_2_n_9,
      DI(2) => out_pix_6_fu_96_p2_carry_i_3_n_9,
      DI(1) => out_pix_6_fu_96_p2_carry_i_4_n_9,
      DI(0) => Q(1),
      O(3 downto 0) => out_pix_6_fu_96_p2(4 downto 1),
      S(3) => out_pix_6_fu_96_p2_carry_i_5_n_9,
      S(2) => out_pix_6_fu_96_p2_carry_i_6_n_9,
      S(1) => out_pix_6_fu_96_p2_carry_i_7_n_9,
      S(0) => out_pix_6_fu_96_p2_carry_i_8_n_9
    );
\out_pix_6_fu_96_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_pix_6_fu_96_p2_carry_n_9,
      CO(3) => \out_pix_6_fu_96_p2_carry__0_n_9\,
      CO(2) => \out_pix_6_fu_96_p2_carry__0_n_10\,
      CO(1) => \out_pix_6_fu_96_p2_carry__0_n_11\,
      CO(0) => \out_pix_6_fu_96_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_6_reg_125_reg[8]_0\(7),
      DI(2) => \out_pix_6_fu_96_p2_carry__0_i_1_n_9\,
      DI(1) => \out_pix_6_fu_96_p2_carry__0_i_2_n_9\,
      DI(0) => \out_pix_6_fu_96_p2_carry__0_i_3_n_9\,
      O(3 downto 0) => out_pix_6_fu_96_p2(8 downto 5),
      S(3) => \out_pix_6_fu_96_p2_carry__0_i_4_n_9\,
      S(2) => \out_pix_6_fu_96_p2_carry__0_i_5_n_9\,
      S(1) => \out_pix_6_fu_96_p2_carry__0_i_6_n_9\,
      S(0) => \out_pix_6_fu_96_p2_carry__0_i_7_n_9\
    );
\out_pix_6_fu_96_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      I1 => \out_pix_6_reg_125_reg[8]_0\(5),
      O => \out_pix_6_fu_96_p2_carry__0_i_1_n_9\
    );
\out_pix_6_fu_96_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      I1 => \out_pix_6_reg_125_reg[8]_0\(4),
      O => \out_pix_6_fu_96_p2_carry__0_i_2_n_9\
    );
\out_pix_6_fu_96_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      I1 => \out_pix_6_reg_125_reg[8]_0\(3),
      O => \out_pix_6_fu_96_p2_carry__0_i_3_n_9\
    );
\out_pix_6_fu_96_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[8]_0\(6),
      I1 => Q(7),
      I2 => \out_pix_6_reg_125_reg[8]_0\(7),
      O => \out_pix_6_fu_96_p2_carry__0_i_4_n_9\
    );
\out_pix_6_fu_96_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[8]_0\(5),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \out_pix_6_reg_125_reg[8]_0\(6),
      O => \out_pix_6_fu_96_p2_carry__0_i_5_n_9\
    );
\out_pix_6_fu_96_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[8]_0\(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \out_pix_6_reg_125_reg[8]_0\(5),
      O => \out_pix_6_fu_96_p2_carry__0_i_6_n_9\
    );
\out_pix_6_fu_96_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[8]_0\(3),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \out_pix_6_reg_125_reg[8]_0\(4),
      O => \out_pix_6_fu_96_p2_carry__0_i_7_n_9\
    );
\out_pix_6_fu_96_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_6_fu_96_p2_carry__0_n_9\,
      CO(3 downto 1) => \NLW_out_pix_6_fu_96_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \out_pix_6_fu_96_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \out_pix_6_fu_96_p2_carry__1_i_1_n_9\,
      O(3 downto 2) => \NLW_out_pix_6_fu_96_p2_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => out_pix_6_fu_96_p2(14),
      O(0) => out_pix_6_fu_96_p2(9),
      S(3 downto 1) => B"001",
      S(0) => \out_pix_6_fu_96_p2_carry__1_i_2_n_9\
    );
\out_pix_6_fu_96_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[8]_0\(7),
      O => \out_pix_6_fu_96_p2_carry__1_i_1_n_9\
    );
\out_pix_6_fu_96_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[8]_0\(7),
      O => \out_pix_6_fu_96_p2_carry__1_i_2_n_9\
    );
out_pix_6_fu_96_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => out_pix_6_fu_96_p2_carry_i_1_n_9
    );
out_pix_6_fu_96_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      I1 => \out_pix_6_reg_125_reg[8]_0\(2),
      O => out_pix_6_fu_96_p2_carry_i_2_n_9
    );
out_pix_6_fu_96_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      I1 => \out_pix_6_reg_125_reg[8]_0\(1),
      O => out_pix_6_fu_96_p2_carry_i_3_n_9
    );
out_pix_6_fu_96_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => out_pix_6_fu_96_p2_carry_i_4_n_9
    );
out_pix_6_fu_96_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[8]_0\(2),
      I1 => Q(3),
      I2 => Q(4),
      I3 => \out_pix_6_reg_125_reg[8]_0\(3),
      O => out_pix_6_fu_96_p2_carry_i_5_n_9
    );
out_pix_6_fu_96_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[8]_0\(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \out_pix_6_reg_125_reg[8]_0\(2),
      O => out_pix_6_fu_96_p2_carry_i_6_n_9
    );
out_pix_6_fu_96_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \out_pix_6_reg_125_reg[8]_0\(1),
      O => out_pix_6_fu_96_p2_carry_i_7_n_9
    );
out_pix_6_fu_96_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \out_pix_6_reg_125_reg[8]_0\(0),
      O => out_pix_6_fu_96_p2_carry_i_8_n_9
    );
\out_pix_6_reg_125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => out_pix_6_reg_125(0),
      R => '0'
    );
\out_pix_6_reg_125_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(14),
      Q => out_pix_6_reg_125(14),
      R => '0'
    );
\out_pix_6_reg_125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(1),
      Q => out_pix_6_reg_125(1),
      R => '0'
    );
\out_pix_6_reg_125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(2),
      Q => out_pix_6_reg_125(2),
      R => '0'
    );
\out_pix_6_reg_125_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(3),
      Q => out_pix_6_reg_125(3),
      R => '0'
    );
\out_pix_6_reg_125_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(4),
      Q => out_pix_6_reg_125(4),
      R => '0'
    );
\out_pix_6_reg_125_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(5),
      Q => out_pix_6_reg_125(5),
      R => '0'
    );
\out_pix_6_reg_125_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(6),
      Q => out_pix_6_reg_125(6),
      R => '0'
    );
\out_pix_6_reg_125_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(7),
      Q => out_pix_6_reg_125(7),
      R => '0'
    );
\out_pix_6_reg_125_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(8),
      Q => out_pix_6_reg_125(8),
      R => '0'
    );
\out_pix_6_reg_125_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(9),
      Q => out_pix_6_reg_125(9),
      R => '0'
    );
out_pix_fu_109_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_pix_fu_109_p2_carry_n_9,
      CO(2) => out_pix_fu_109_p2_carry_n_10,
      CO(1) => out_pix_fu_109_p2_carry_n_11,
      CO(0) => out_pix_fu_109_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => out_pix_fu_109_p2_carry_i_1_n_9,
      DI(2) => out_pix_fu_109_p2_carry_i_2_n_9,
      DI(1) => out_pix_fu_109_p2_carry_i_3_n_9,
      DI(0) => b0_val_read_reg_120(0),
      O(3 downto 0) => out_pix_fu_109_p2(3 downto 0),
      S(3) => out_pix_fu_109_p2_carry_i_4_n_9,
      S(2) => out_pix_fu_109_p2_carry_i_5_n_9,
      S(1) => \out_pix_fu_109_p2_carry_i_6__0_n_9\,
      S(0) => out_pix_fu_109_p2_carry_i_7_n_9
    );
\out_pix_fu_109_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_pix_fu_109_p2_carry_n_9,
      CO(3) => \out_pix_fu_109_p2_carry__0_n_9\,
      CO(2) => \out_pix_fu_109_p2_carry__0_n_10\,
      CO(1) => \out_pix_fu_109_p2_carry__0_n_11\,
      CO(0) => \out_pix_fu_109_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_fu_109_p2_carry__0_i_1_n_9\,
      DI(2) => \out_pix_fu_109_p2_carry__0_i_2_n_9\,
      DI(1) => \out_pix_fu_109_p2_carry__0_i_3_n_9\,
      DI(0) => \out_pix_fu_109_p2_carry__0_i_4_n_9\,
      O(3 downto 0) => out_pix_fu_109_p2(7 downto 4),
      S(3) => \out_pix_fu_109_p2_carry__0_i_5__0_n_9\,
      S(2) => \out_pix_fu_109_p2_carry__0_i_6_n_9\,
      S(1) => \out_pix_fu_109_p2_carry__0_i_7_n_9\,
      S(0) => \out_pix_fu_109_p2_carry__0_i_8_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_pix_6_reg_125(6),
      I1 => b0_val_read_reg_120(6),
      O => \out_pix_fu_109_p2_carry__0_i_1_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_pix_6_reg_125(5),
      I1 => b0_val_read_reg_120(5),
      O => \out_pix_fu_109_p2_carry__0_i_2_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_pix_6_reg_125(4),
      I1 => b0_val_read_reg_120(4),
      O => \out_pix_fu_109_p2_carry__0_i_3_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_pix_6_reg_125(3),
      I1 => b0_val_read_reg_120(3),
      O => \out_pix_fu_109_p2_carry__0_i_4_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => b0_val_read_reg_120(6),
      I1 => out_pix_6_reg_125(6),
      I2 => b0_val_read_reg_120(7),
      I3 => out_pix_6_reg_125(7),
      O => \out_pix_fu_109_p2_carry__0_i_5__0_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => b0_val_read_reg_120(5),
      I1 => out_pix_6_reg_125(5),
      I2 => b0_val_read_reg_120(6),
      I3 => out_pix_6_reg_125(6),
      O => \out_pix_fu_109_p2_carry__0_i_6_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => b0_val_read_reg_120(4),
      I1 => out_pix_6_reg_125(4),
      I2 => b0_val_read_reg_120(5),
      I3 => out_pix_6_reg_125(5),
      O => \out_pix_fu_109_p2_carry__0_i_7_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => b0_val_read_reg_120(3),
      I1 => out_pix_6_reg_125(3),
      I2 => b0_val_read_reg_120(4),
      I3 => out_pix_6_reg_125(4),
      O => \out_pix_fu_109_p2_carry__0_i_8_n_9\
    );
\out_pix_fu_109_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_109_p2_carry__0_n_9\,
      CO(3) => \out_pix_fu_109_p2_carry__1_n_9\,
      CO(2) => \NLW_out_pix_fu_109_p2_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \out_pix_fu_109_p2_carry__1_n_11\,
      CO(0) => \out_pix_fu_109_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => out_pix_6_reg_125(9 downto 8),
      DI(0) => \out_pix_fu_109_p2_carry__1_i_1__0_n_9\,
      O(3) => \NLW_out_pix_fu_109_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => out_pix_fu_109_p2(10 downto 8),
      S(3) => '1',
      S(2) => \out_pix_fu_109_p2_carry__1_i_2__0_n_9\,
      S(1) => \out_pix_fu_109_p2_carry__1_i_3__0_n_9\,
      S(0) => \out_pix_fu_109_p2_carry__1_i_4__0_n_9\
    );
\out_pix_fu_109_p2_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_pix_6_reg_125(7),
      I1 => b0_val_read_reg_120(7),
      O => \out_pix_fu_109_p2_carry__1_i_1__0_n_9\
    );
\out_pix_fu_109_p2_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pix_6_reg_125(9),
      I1 => out_pix_6_reg_125(14),
      O => \out_pix_fu_109_p2_carry__1_i_2__0_n_9\
    );
\out_pix_fu_109_p2_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pix_6_reg_125(8),
      I1 => out_pix_6_reg_125(9),
      O => \out_pix_fu_109_p2_carry__1_i_3__0_n_9\
    );
\out_pix_fu_109_p2_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => b0_val_read_reg_120(7),
      I1 => out_pix_6_reg_125(7),
      I2 => out_pix_6_reg_125(8),
      O => \out_pix_fu_109_p2_carry__1_i_4__0_n_9\
    );
out_pix_fu_109_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_pix_6_reg_125(2),
      I1 => b0_val_read_reg_120(2),
      O => out_pix_fu_109_p2_carry_i_1_n_9
    );
out_pix_fu_109_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_pix_6_reg_125(1),
      I1 => b0_val_read_reg_120(1),
      O => out_pix_fu_109_p2_carry_i_2_n_9
    );
out_pix_fu_109_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b0_val_read_reg_120(0),
      O => out_pix_fu_109_p2_carry_i_3_n_9
    );
out_pix_fu_109_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => b0_val_read_reg_120(2),
      I1 => out_pix_6_reg_125(2),
      I2 => b0_val_read_reg_120(3),
      I3 => out_pix_6_reg_125(3),
      O => out_pix_fu_109_p2_carry_i_4_n_9
    );
out_pix_fu_109_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => b0_val_read_reg_120(1),
      I1 => out_pix_6_reg_125(1),
      I2 => b0_val_read_reg_120(2),
      I3 => out_pix_6_reg_125(2),
      O => out_pix_fu_109_p2_carry_i_5_n_9
    );
\out_pix_fu_109_p2_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => b0_val_read_reg_120(0),
      I1 => b0_val_read_reg_120(1),
      I2 => out_pix_6_reg_125(1),
      O => \out_pix_fu_109_p2_carry_i_6__0_n_9\
    );
out_pix_fu_109_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b0_val_read_reg_120(0),
      I1 => out_pix_6_reg_125(0),
      O => out_pix_fu_109_p2_carry_i_7_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \b2_val_read_reg_115_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_ce_reg_reg_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_ce_reg_reg_1 : out STD_LOGIC;
    ap_ce_reg_reg_2 : out STD_LOGIC;
    ap_ce_reg_reg_3 : out STD_LOGIC;
    ap_ce_reg_reg_4 : out STD_LOGIC;
    \P0_fu_118_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_loop_init_int : in STD_LOGIC;
    \P0_fu_118_reg[11]\ : in STD_LOGIC;
    \P0_fu_118_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out_pix_6_reg_125_reg[13]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_6_reg_125_reg[13]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_6_reg_125_reg[13]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_6_reg_125_reg[13]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \b0_val_read_reg_120_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \b2_val_read_reg_115_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s_25 : entity is "sobel_accel_xFGradientX3x3_16_4_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s_25;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s_25 is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal b0_val_read_reg_120 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^b2_val_read_reg_115_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_pix_6_fu_96_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \out_pix_6_fu_96_p2__1_carry__0_i_10_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__0_i_11_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__0_i_12_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__0_i_9_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__1_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__1_n_11\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry_i_9_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry_n_10\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry_n_11\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry_n_12\ : STD_LOGIC;
  signal \out_pix_6_fu_96_p2__1_carry_n_9\ : STD_LOGIC;
  signal out_pix_6_reg_125 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \out_pix_fu_109_p2_carry__0_i_1__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_i_2__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_i_3__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_i_4__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_i_6__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_i_7__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_i_8__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__1_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__1_n_11\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry__1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry_i_1__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry_i_2__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry_i_3__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry_i_4__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry_i_5__0_n_9\ : STD_LOGIC;
  signal out_pix_fu_109_p2_carry_i_6_n_9 : STD_LOGIC;
  signal \out_pix_fu_109_p2_carry_i_7__0_n_9\ : STD_LOGIC;
  signal out_pix_fu_109_p2_carry_n_10 : STD_LOGIC;
  signal out_pix_fu_109_p2_carry_n_11 : STD_LOGIC;
  signal out_pix_fu_109_p2_carry_n_12 : STD_LOGIC;
  signal out_pix_fu_109_p2_carry_n_9 : STD_LOGIC;
  signal \NLW_out_pix_6_fu_96_p2__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix_6_fu_96_p2__1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_pix_fu_109_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_out_pix_fu_109_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GradientValuesX_reg_735[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \GradientValuesX_reg_735[10]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \GradientValuesX_reg_735[14]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \GradientValuesX_reg_735[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \GradientValuesX_reg_735[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \GradientValuesX_reg_735[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \GradientValuesX_reg_735[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \GradientValuesX_reg_735[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \GradientValuesX_reg_735[6]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \GradientValuesX_reg_735[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \GradientValuesX_reg_735[8]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \GradientValuesX_reg_735[9]_i_1\ : label is "soft_lutpair74";
  attribute HLUTNM : string;
  attribute HLUTNM of \out_pix_fu_109_p2_carry__0_i_1__0\ : label is "lutpair5";
  attribute HLUTNM of \out_pix_fu_109_p2_carry__0_i_2__0\ : label is "lutpair4";
  attribute HLUTNM of \out_pix_fu_109_p2_carry__0_i_3__0\ : label is "lutpair3";
  attribute HLUTNM of \out_pix_fu_109_p2_carry__0_i_4__0\ : label is "lutpair2";
  attribute HLUTNM of \out_pix_fu_109_p2_carry__0_i_6__0\ : label is "lutpair5";
  attribute HLUTNM of \out_pix_fu_109_p2_carry__0_i_7__0\ : label is "lutpair4";
  attribute HLUTNM of \out_pix_fu_109_p2_carry__0_i_8__0\ : label is "lutpair3";
  attribute HLUTNM of \out_pix_fu_109_p2_carry_i_1__0\ : label is "lutpair1";
  attribute HLUTNM of \out_pix_fu_109_p2_carry_i_2__0\ : label is "lutpair0";
  attribute HLUTNM of \out_pix_fu_109_p2_carry_i_3__0\ : label is "lutpair18";
  attribute HLUTNM of \out_pix_fu_109_p2_carry_i_4__0\ : label is "lutpair2";
  attribute HLUTNM of \out_pix_fu_109_p2_carry_i_5__0\ : label is "lutpair1";
  attribute HLUTNM of out_pix_fu_109_p2_carry_i_6 : label is "lutpair0";
  attribute HLUTNM of \out_pix_fu_109_p2_carry_i_7__0\ : label is "lutpair18";
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  \b2_val_read_reg_115_reg[7]_0\(7 downto 0) <= \^b2_val_read_reg_115_reg[7]_0\(7 downto 0);
\GradientValuesX_reg_735[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \P0_fu_118_reg[0]\,
      I2 => Q(0),
      O => ap_ce_reg_reg_0(0)
    );
\GradientValuesX_reg_735[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(10),
      I1 => \P0_fu_118_reg[0]\,
      I2 => Q(10),
      O => ap_ce_reg_reg_0(10)
    );
\GradientValuesX_reg_735[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \out_pix_fu_109_p2_carry__1_n_9\,
      I1 => \P0_fu_118_reg[0]\,
      I2 => Q(11),
      O => ap_ce_reg_reg_0(11)
    );
\GradientValuesX_reg_735[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \P0_fu_118_reg[0]\,
      I2 => Q(1),
      O => ap_ce_reg_reg_0(1)
    );
\GradientValuesX_reg_735[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \P0_fu_118_reg[0]\,
      I2 => Q(2),
      O => ap_ce_reg_reg_0(2)
    );
\GradientValuesX_reg_735[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(3),
      I1 => \P0_fu_118_reg[0]\,
      I2 => Q(3),
      O => ap_ce_reg_reg_0(3)
    );
\GradientValuesX_reg_735[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \P0_fu_118_reg[0]\,
      I2 => Q(4),
      O => ap_ce_reg_reg_0(4)
    );
\GradientValuesX_reg_735[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \P0_fu_118_reg[0]\,
      I2 => Q(5),
      O => ap_ce_reg_reg_0(5)
    );
\GradientValuesX_reg_735[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(6),
      I1 => \P0_fu_118_reg[0]\,
      I2 => Q(6),
      O => ap_ce_reg_reg_0(6)
    );
\GradientValuesX_reg_735[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(7),
      I1 => \P0_fu_118_reg[0]\,
      I2 => Q(7),
      O => ap_ce_reg_reg_0(7)
    );
\GradientValuesX_reg_735[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(8),
      I1 => \P0_fu_118_reg[0]\,
      I2 => Q(8),
      O => ap_ce_reg_reg_0(8)
    );
\GradientValuesX_reg_735[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(9),
      I1 => \P0_fu_118_reg[0]\,
      I2 => Q(9),
      O => ap_ce_reg_reg_0(9)
    );
\P0_fu_118[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P0_fu_118_reg[0]\,
      I1 => Q(0),
      I2 => \^d\(0),
      I3 => ap_loop_init_int,
      I4 => \P0_fu_118_reg[11]\,
      I5 => \P0_fu_118_reg[14]\(0),
      O => ap_ce_reg_reg(0)
    );
\P0_fu_118[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P0_fu_118_reg[0]\,
      I1 => Q(10),
      I2 => \^d\(10),
      I3 => ap_loop_init_int,
      I4 => \P0_fu_118_reg[11]\,
      I5 => \P0_fu_118_reg[14]\(10),
      O => ap_ce_reg_reg(10)
    );
\P0_fu_118[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFC0EA153F002A"
    )
        port map (
      I0 => \P0_fu_118_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \P0_fu_118_reg[11]\,
      I3 => \out_pix_fu_109_p2_carry__1_n_9\,
      I4 => Q(11),
      I5 => \P0_fu_118_reg[14]\(11),
      O => ap_ce_reg_reg_4
    );
\P0_fu_118[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFC0EA153F002A"
    )
        port map (
      I0 => \P0_fu_118_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \P0_fu_118_reg[11]\,
      I3 => \out_pix_fu_109_p2_carry__1_n_9\,
      I4 => Q(11),
      I5 => \P0_fu_118_reg[14]\(12),
      O => ap_ce_reg_reg_3
    );
\P0_fu_118[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFC0EA153F002A"
    )
        port map (
      I0 => \P0_fu_118_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \P0_fu_118_reg[11]\,
      I3 => \out_pix_fu_109_p2_carry__1_n_9\,
      I4 => Q(11),
      I5 => \P0_fu_118_reg[14]\(13),
      O => ap_ce_reg_reg_2
    );
\P0_fu_118[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFC0EA153F002A"
    )
        port map (
      I0 => \P0_fu_118_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \P0_fu_118_reg[11]\,
      I3 => \out_pix_fu_109_p2_carry__1_n_9\,
      I4 => Q(11),
      I5 => \P0_fu_118_reg[14]\(14),
      O => ap_ce_reg_reg_1
    );
\P0_fu_118[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P0_fu_118_reg[0]\,
      I1 => Q(1),
      I2 => \^d\(1),
      I3 => ap_loop_init_int,
      I4 => \P0_fu_118_reg[11]\,
      I5 => \P0_fu_118_reg[14]\(1),
      O => ap_ce_reg_reg(1)
    );
\P0_fu_118[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P0_fu_118_reg[0]\,
      I1 => Q(2),
      I2 => \^d\(2),
      I3 => ap_loop_init_int,
      I4 => \P0_fu_118_reg[11]\,
      I5 => \P0_fu_118_reg[14]\(2),
      O => ap_ce_reg_reg(2)
    );
\P0_fu_118[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P0_fu_118_reg[0]\,
      I1 => Q(3),
      I2 => \^d\(3),
      I3 => ap_loop_init_int,
      I4 => \P0_fu_118_reg[11]\,
      I5 => \P0_fu_118_reg[14]\(3),
      O => ap_ce_reg_reg(3)
    );
\P0_fu_118[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P0_fu_118_reg[0]\,
      I1 => Q(4),
      I2 => \^d\(4),
      I3 => ap_loop_init_int,
      I4 => \P0_fu_118_reg[11]\,
      I5 => \P0_fu_118_reg[14]\(4),
      O => ap_ce_reg_reg(4)
    );
\P0_fu_118[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P0_fu_118_reg[0]\,
      I1 => Q(5),
      I2 => \^d\(5),
      I3 => ap_loop_init_int,
      I4 => \P0_fu_118_reg[11]\,
      I5 => \P0_fu_118_reg[14]\(5),
      O => ap_ce_reg_reg(5)
    );
\P0_fu_118[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P0_fu_118_reg[0]\,
      I1 => Q(6),
      I2 => \^d\(6),
      I3 => ap_loop_init_int,
      I4 => \P0_fu_118_reg[11]\,
      I5 => \P0_fu_118_reg[14]\(6),
      O => ap_ce_reg_reg(6)
    );
\P0_fu_118[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P0_fu_118_reg[0]\,
      I1 => Q(7),
      I2 => \^d\(7),
      I3 => ap_loop_init_int,
      I4 => \P0_fu_118_reg[11]\,
      I5 => \P0_fu_118_reg[14]\(7),
      O => ap_ce_reg_reg(7)
    );
\P0_fu_118[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P0_fu_118_reg[0]\,
      I1 => Q(8),
      I2 => \^d\(8),
      I3 => ap_loop_init_int,
      I4 => \P0_fu_118_reg[11]\,
      I5 => \P0_fu_118_reg[14]\(8),
      O => ap_ce_reg_reg(8)
    );
\P0_fu_118[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P0_fu_118_reg[0]\,
      I1 => Q(9),
      I2 => \^d\(9),
      I3 => ap_loop_init_int,
      I4 => \P0_fu_118_reg[11]\,
      I5 => \P0_fu_118_reg[14]\(9),
      O => ap_ce_reg_reg(9)
    );
\ap_return_0_int_reg[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_pix_fu_109_p2_carry__1_n_9\,
      O => \^d\(11)
    );
\b0_val_read_reg_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(0),
      Q => b0_val_read_reg_120(0),
      R => '0'
    );
\b0_val_read_reg_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(1),
      Q => b0_val_read_reg_120(1),
      R => '0'
    );
\b0_val_read_reg_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(2),
      Q => b0_val_read_reg_120(2),
      R => '0'
    );
\b0_val_read_reg_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(3),
      Q => b0_val_read_reg_120(3),
      R => '0'
    );
\b0_val_read_reg_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(4),
      Q => b0_val_read_reg_120(4),
      R => '0'
    );
\b0_val_read_reg_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(5),
      Q => b0_val_read_reg_120(5),
      R => '0'
    );
\b0_val_read_reg_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(6),
      Q => b0_val_read_reg_120(6),
      R => '0'
    );
\b0_val_read_reg_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b0_val_read_reg_120_reg[7]_0\(7),
      Q => b0_val_read_reg_120(7),
      R => '0'
    );
\b2_val_read_reg_115_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_115_reg[7]_1\(0),
      Q => \^b2_val_read_reg_115_reg[7]_0\(0),
      R => '0'
    );
\b2_val_read_reg_115_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_115_reg[7]_1\(1),
      Q => \^b2_val_read_reg_115_reg[7]_0\(1),
      R => '0'
    );
\b2_val_read_reg_115_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_115_reg[7]_1\(2),
      Q => \^b2_val_read_reg_115_reg[7]_0\(2),
      R => '0'
    );
\b2_val_read_reg_115_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_115_reg[7]_1\(3),
      Q => \^b2_val_read_reg_115_reg[7]_0\(3),
      R => '0'
    );
\b2_val_read_reg_115_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_115_reg[7]_1\(4),
      Q => \^b2_val_read_reg_115_reg[7]_0\(4),
      R => '0'
    );
\b2_val_read_reg_115_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_115_reg[7]_1\(5),
      Q => \^b2_val_read_reg_115_reg[7]_0\(5),
      R => '0'
    );
\b2_val_read_reg_115_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_115_reg[7]_1\(6),
      Q => \^b2_val_read_reg_115_reg[7]_0\(6),
      R => '0'
    );
\b2_val_read_reg_115_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_115_reg[7]_1\(7),
      Q => \^b2_val_read_reg_115_reg[7]_0\(7),
      R => '0'
    );
\out_pix_6_fu_96_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_6_fu_96_p2__1_carry_n_9\,
      CO(2) => \out_pix_6_fu_96_p2__1_carry_n_10\,
      CO(1) => \out_pix_6_fu_96_p2__1_carry_n_11\,
      CO(0) => \out_pix_6_fu_96_p2__1_carry_n_12\,
      CYINIT => '1',
      DI(3) => \out_pix_6_fu_96_p2__1_carry_i_1_n_9\,
      DI(2) => \out_pix_6_fu_96_p2__1_carry_i_2_n_9\,
      DI(1) => '0',
      DI(0) => \out_pix_6_fu_96_p2__1_carry_i_3_n_9\,
      O(3 downto 0) => out_pix_6_fu_96_p2(3 downto 0),
      S(3) => \out_pix_6_fu_96_p2__1_carry_i_4_n_9\,
      S(2) => \out_pix_6_fu_96_p2__1_carry_i_5_n_9\,
      S(1) => \out_pix_6_fu_96_p2__1_carry_i_6_n_9\,
      S(0) => \out_pix_6_fu_96_p2__1_carry_i_7_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_6_fu_96_p2__1_carry_n_9\,
      CO(3) => \out_pix_6_fu_96_p2__1_carry__0_n_9\,
      CO(2) => \out_pix_6_fu_96_p2__1_carry__0_n_10\,
      CO(1) => \out_pix_6_fu_96_p2__1_carry__0_n_11\,
      CO(0) => \out_pix_6_fu_96_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_6_fu_96_p2__1_carry__0_i_1_n_9\,
      DI(2) => \out_pix_6_fu_96_p2__1_carry__0_i_2_n_9\,
      DI(1) => \out_pix_6_fu_96_p2__1_carry__0_i_3_n_9\,
      DI(0) => \out_pix_6_fu_96_p2__1_carry__0_i_4_n_9\,
      O(3 downto 0) => out_pix_6_fu_96_p2(7 downto 4),
      S(3) => \out_pix_6_fu_96_p2__1_carry__0_i_5_n_9\,
      S(2) => \out_pix_6_fu_96_p2__1_carry__0_i_6_n_9\,
      S(1) => \out_pix_6_fu_96_p2__1_carry__0_i_7_n_9\,
      S(0) => \out_pix_6_fu_96_p2__1_carry__0_i_8_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8EEE888E"
    )
        port map (
      I0 => \out_pix_6_fu_96_p2__1_carry__0_i_9_n_9\,
      I1 => \out_pix_6_reg_125_reg[13]_0\(6),
      I2 => \out_pix_6_reg_125_reg[13]_3\(4),
      I3 => \out_pix_6_reg_125_reg[13]_2\(5),
      I4 => \out_pix_6_reg_125_reg[13]_1\(4),
      O => \out_pix_6_fu_96_p2__1_carry__0_i_1_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[13]_1\(4),
      I1 => \out_pix_6_reg_125_reg[13]_2\(5),
      I2 => \out_pix_6_reg_125_reg[13]_3\(4),
      O => \out_pix_6_fu_96_p2__1_carry__0_i_10_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[13]_1\(3),
      I1 => \out_pix_6_reg_125_reg[13]_2\(4),
      I2 => \out_pix_6_reg_125_reg[13]_3\(3),
      O => \out_pix_6_fu_96_p2__1_carry__0_i_11_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[13]_1\(6),
      I1 => \out_pix_6_reg_125_reg[13]_2\(7),
      I2 => \out_pix_6_reg_125_reg[13]_3\(6),
      O => \out_pix_6_fu_96_p2__1_carry__0_i_12_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8EEE888E"
    )
        port map (
      I0 => \out_pix_6_fu_96_p2__1_carry__0_i_10_n_9\,
      I1 => \out_pix_6_reg_125_reg[13]_0\(5),
      I2 => \out_pix_6_reg_125_reg[13]_3\(3),
      I3 => \out_pix_6_reg_125_reg[13]_2\(4),
      I4 => \out_pix_6_reg_125_reg[13]_1\(3),
      O => \out_pix_6_fu_96_p2__1_carry__0_i_2_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8EEE888E"
    )
        port map (
      I0 => \out_pix_6_fu_96_p2__1_carry__0_i_11_n_9\,
      I1 => \out_pix_6_reg_125_reg[13]_0\(4),
      I2 => \out_pix_6_reg_125_reg[13]_3\(2),
      I3 => \out_pix_6_reg_125_reg[13]_2\(3),
      I4 => \out_pix_6_reg_125_reg[13]_1\(2),
      O => \out_pix_6_fu_96_p2__1_carry__0_i_3_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8EEE888E"
    )
        port map (
      I0 => \out_pix_6_fu_96_p2__1_carry_i_9_n_9\,
      I1 => \out_pix_6_reg_125_reg[13]_0\(3),
      I2 => \out_pix_6_reg_125_reg[13]_3\(1),
      I3 => \out_pix_6_reg_125_reg[13]_2\(2),
      I4 => \out_pix_6_reg_125_reg[13]_1\(1),
      O => \out_pix_6_fu_96_p2__1_carry__0_i_4_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \out_pix_6_fu_96_p2__1_carry__0_i_1_n_9\,
      I1 => \out_pix_6_fu_96_p2__1_carry__0_i_12_n_9\,
      I2 => \out_pix_6_reg_125_reg[13]_0\(7),
      I3 => \out_pix_6_reg_125_reg[13]_3\(5),
      I4 => \out_pix_6_reg_125_reg[13]_2\(6),
      I5 => \out_pix_6_reg_125_reg[13]_1\(5),
      O => \out_pix_6_fu_96_p2__1_carry__0_i_5_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \out_pix_6_fu_96_p2__1_carry__0_i_2_n_9\,
      I1 => \out_pix_6_fu_96_p2__1_carry__0_i_9_n_9\,
      I2 => \out_pix_6_reg_125_reg[13]_0\(6),
      I3 => \out_pix_6_reg_125_reg[13]_3\(4),
      I4 => \out_pix_6_reg_125_reg[13]_2\(5),
      I5 => \out_pix_6_reg_125_reg[13]_1\(4),
      O => \out_pix_6_fu_96_p2__1_carry__0_i_6_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \out_pix_6_fu_96_p2__1_carry__0_i_3_n_9\,
      I1 => \out_pix_6_fu_96_p2__1_carry__0_i_10_n_9\,
      I2 => \out_pix_6_reg_125_reg[13]_0\(5),
      I3 => \out_pix_6_reg_125_reg[13]_3\(3),
      I4 => \out_pix_6_reg_125_reg[13]_2\(4),
      I5 => \out_pix_6_reg_125_reg[13]_1\(3),
      O => \out_pix_6_fu_96_p2__1_carry__0_i_7_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \out_pix_6_fu_96_p2__1_carry__0_i_4_n_9\,
      I1 => \out_pix_6_fu_96_p2__1_carry__0_i_11_n_9\,
      I2 => \out_pix_6_reg_125_reg[13]_0\(4),
      I3 => \out_pix_6_reg_125_reg[13]_3\(2),
      I4 => \out_pix_6_reg_125_reg[13]_2\(3),
      I5 => \out_pix_6_reg_125_reg[13]_1\(2),
      O => \out_pix_6_fu_96_p2__1_carry__0_i_8_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[13]_1\(5),
      I1 => \out_pix_6_reg_125_reg[13]_2\(6),
      I2 => \out_pix_6_reg_125_reg[13]_3\(5),
      O => \out_pix_6_fu_96_p2__1_carry__0_i_9_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_6_fu_96_p2__1_carry__0_n_9\,
      CO(3 downto 2) => \NLW_out_pix_6_fu_96_p2__1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \out_pix_6_fu_96_p2__1_carry__1_n_11\,
      CO(0) => \out_pix_6_fu_96_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \out_pix_6_fu_96_p2__1_carry__1_i_1_n_9\,
      DI(0) => \out_pix_6_fu_96_p2__1_carry__1_i_2_n_9\,
      O(3) => \NLW_out_pix_6_fu_96_p2__1_carry__1_O_UNCONNECTED\(3),
      O(2) => out_pix_6_fu_96_p2(13),
      O(1 downto 0) => out_pix_6_fu_96_p2(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \out_pix_6_fu_96_p2__1_carry__1_i_3_n_9\,
      S(0) => \out_pix_6_fu_96_p2__1_carry__1_i_4_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002B2B00"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[13]_1\(6),
      I1 => \out_pix_6_reg_125_reg[13]_2\(7),
      I2 => \out_pix_6_reg_125_reg[13]_3\(6),
      I3 => \out_pix_6_reg_125_reg[13]_3\(7),
      I4 => \out_pix_6_reg_125_reg[13]_1\(7),
      O => \out_pix_6_fu_96_p2__1_carry__1_i_1_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8EEE888E"
    )
        port map (
      I0 => \out_pix_6_fu_96_p2__1_carry__0_i_12_n_9\,
      I1 => \out_pix_6_reg_125_reg[13]_0\(7),
      I2 => \out_pix_6_reg_125_reg[13]_3\(5),
      I3 => \out_pix_6_reg_125_reg[13]_2\(6),
      I4 => \out_pix_6_reg_125_reg[13]_1\(5),
      O => \out_pix_6_fu_96_p2__1_carry__1_i_2_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8E71FF"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[13]_3\(6),
      I1 => \out_pix_6_reg_125_reg[13]_2\(7),
      I2 => \out_pix_6_reg_125_reg[13]_1\(6),
      I3 => \out_pix_6_reg_125_reg[13]_3\(7),
      I4 => \out_pix_6_reg_125_reg[13]_1\(7),
      O => \out_pix_6_fu_96_p2__1_carry__1_i_3_n_9\
    );
\out_pix_6_fu_96_p2__1_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \out_pix_6_fu_96_p2__1_carry__1_i_2_n_9\,
      I1 => \out_pix_6_reg_125_reg[13]_1\(7),
      I2 => \out_pix_6_reg_125_reg[13]_3\(7),
      I3 => \out_pix_6_reg_125_reg[13]_3\(6),
      I4 => \out_pix_6_reg_125_reg[13]_2\(7),
      I5 => \out_pix_6_reg_125_reg[13]_1\(6),
      O => \out_pix_6_fu_96_p2__1_carry__1_i_4_n_9\
    );
\out_pix_6_fu_96_p2__1_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8EEE888E"
    )
        port map (
      I0 => \out_pix_6_fu_96_p2__1_carry_i_8_n_9\,
      I1 => \out_pix_6_reg_125_reg[13]_0\(2),
      I2 => \out_pix_6_reg_125_reg[13]_3\(0),
      I3 => \out_pix_6_reg_125_reg[13]_2\(1),
      I4 => \out_pix_6_reg_125_reg[13]_1\(0),
      O => \out_pix_6_fu_96_p2__1_carry_i_1_n_9\
    );
\out_pix_6_fu_96_p2__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBE8228EBBEEBBE"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[13]_0\(1),
      I1 => \out_pix_6_reg_125_reg[13]_1\(0),
      I2 => \out_pix_6_reg_125_reg[13]_2\(1),
      I3 => \out_pix_6_reg_125_reg[13]_3\(0),
      I4 => \out_pix_6_reg_125_reg[13]_0\(0),
      I5 => \out_pix_6_reg_125_reg[13]_2\(0),
      O => \out_pix_6_fu_96_p2__1_carry_i_2_n_9\
    );
\out_pix_6_fu_96_p2__1_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[13]_0\(0),
      I1 => \out_pix_6_reg_125_reg[13]_2\(0),
      O => \out_pix_6_fu_96_p2__1_carry_i_3_n_9\
    );
\out_pix_6_fu_96_p2__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \out_pix_6_fu_96_p2__1_carry_i_1_n_9\,
      I1 => \out_pix_6_fu_96_p2__1_carry_i_9_n_9\,
      I2 => \out_pix_6_reg_125_reg[13]_0\(3),
      I3 => \out_pix_6_reg_125_reg[13]_3\(1),
      I4 => \out_pix_6_reg_125_reg[13]_2\(2),
      I5 => \out_pix_6_reg_125_reg[13]_1\(1),
      O => \out_pix_6_fu_96_p2__1_carry_i_4_n_9\
    );
\out_pix_6_fu_96_p2__1_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \out_pix_6_fu_96_p2__1_carry_i_2_n_9\,
      I1 => \out_pix_6_fu_96_p2__1_carry_i_8_n_9\,
      I2 => \out_pix_6_reg_125_reg[13]_0\(2),
      I3 => \out_pix_6_reg_125_reg[13]_3\(0),
      I4 => \out_pix_6_reg_125_reg[13]_2\(1),
      I5 => \out_pix_6_reg_125_reg[13]_1\(0),
      O => \out_pix_6_fu_96_p2__1_carry_i_5_n_9\
    );
\out_pix_6_fu_96_p2__1_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D22D2DD22DD2D22D"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[13]_2\(0),
      I1 => \out_pix_6_reg_125_reg[13]_0\(0),
      I2 => \out_pix_6_reg_125_reg[13]_0\(1),
      I3 => \out_pix_6_reg_125_reg[13]_1\(0),
      I4 => \out_pix_6_reg_125_reg[13]_2\(1),
      I5 => \out_pix_6_reg_125_reg[13]_3\(0),
      O => \out_pix_6_fu_96_p2__1_carry_i_6_n_9\
    );
\out_pix_6_fu_96_p2__1_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[13]_2\(0),
      I1 => \out_pix_6_reg_125_reg[13]_0\(0),
      O => \out_pix_6_fu_96_p2__1_carry_i_7_n_9\
    );
\out_pix_6_fu_96_p2__1_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[13]_1\(1),
      I1 => \out_pix_6_reg_125_reg[13]_2\(2),
      I2 => \out_pix_6_reg_125_reg[13]_3\(1),
      O => \out_pix_6_fu_96_p2__1_carry_i_8_n_9\
    );
\out_pix_6_fu_96_p2__1_carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[13]_1\(2),
      I1 => \out_pix_6_reg_125_reg[13]_2\(3),
      I2 => \out_pix_6_reg_125_reg[13]_3\(2),
      O => \out_pix_6_fu_96_p2__1_carry_i_9_n_9\
    );
\out_pix_6_reg_125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(0),
      Q => out_pix_6_reg_125(0),
      R => '0'
    );
\out_pix_6_reg_125_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(13),
      Q => out_pix_6_reg_125(13),
      R => '0'
    );
\out_pix_6_reg_125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(1),
      Q => out_pix_6_reg_125(1),
      R => '0'
    );
\out_pix_6_reg_125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(2),
      Q => out_pix_6_reg_125(2),
      R => '0'
    );
\out_pix_6_reg_125_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(3),
      Q => out_pix_6_reg_125(3),
      R => '0'
    );
\out_pix_6_reg_125_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(4),
      Q => out_pix_6_reg_125(4),
      R => '0'
    );
\out_pix_6_reg_125_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(5),
      Q => out_pix_6_reg_125(5),
      R => '0'
    );
\out_pix_6_reg_125_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(6),
      Q => out_pix_6_reg_125(6),
      R => '0'
    );
\out_pix_6_reg_125_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(7),
      Q => out_pix_6_reg_125(7),
      R => '0'
    );
\out_pix_6_reg_125_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(8),
      Q => out_pix_6_reg_125(8),
      R => '0'
    );
\out_pix_6_reg_125_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_6_fu_96_p2(9),
      Q => out_pix_6_reg_125(9),
      R => '0'
    );
out_pix_fu_109_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_pix_fu_109_p2_carry_n_9,
      CO(2) => out_pix_fu_109_p2_carry_n_10,
      CO(1) => out_pix_fu_109_p2_carry_n_11,
      CO(0) => out_pix_fu_109_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => \out_pix_fu_109_p2_carry_i_1__0_n_9\,
      DI(2) => \out_pix_fu_109_p2_carry_i_2__0_n_9\,
      DI(1) => \out_pix_fu_109_p2_carry_i_3__0_n_9\,
      DI(0) => out_pix_6_reg_125(0),
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \out_pix_fu_109_p2_carry_i_4__0_n_9\,
      S(2) => \out_pix_fu_109_p2_carry_i_5__0_n_9\,
      S(1) => out_pix_fu_109_p2_carry_i_6_n_9,
      S(0) => \out_pix_fu_109_p2_carry_i_7__0_n_9\
    );
\out_pix_fu_109_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_pix_fu_109_p2_carry_n_9,
      CO(3) => \out_pix_fu_109_p2_carry__0_n_9\,
      CO(2) => \out_pix_fu_109_p2_carry__0_n_10\,
      CO(1) => \out_pix_fu_109_p2_carry__0_n_11\,
      CO(0) => \out_pix_fu_109_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_fu_109_p2_carry__0_i_1__0_n_9\,
      DI(2) => \out_pix_fu_109_p2_carry__0_i_2__0_n_9\,
      DI(1) => \out_pix_fu_109_p2_carry__0_i_3__0_n_9\,
      DI(0) => \out_pix_fu_109_p2_carry__0_i_4__0_n_9\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \out_pix_fu_109_p2_carry__0_i_5_n_9\,
      S(2) => \out_pix_fu_109_p2_carry__0_i_6__0_n_9\,
      S(1) => \out_pix_fu_109_p2_carry__0_i_7__0_n_9\,
      S(0) => \out_pix_fu_109_p2_carry__0_i_8__0_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^b2_val_read_reg_115_reg[7]_0\(6),
      I1 => out_pix_6_reg_125(6),
      I2 => b0_val_read_reg_120(6),
      O => \out_pix_fu_109_p2_carry__0_i_1__0_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^b2_val_read_reg_115_reg[7]_0\(5),
      I1 => out_pix_6_reg_125(5),
      I2 => b0_val_read_reg_120(5),
      O => \out_pix_fu_109_p2_carry__0_i_2__0_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^b2_val_read_reg_115_reg[7]_0\(4),
      I1 => out_pix_6_reg_125(4),
      I2 => b0_val_read_reg_120(4),
      O => \out_pix_fu_109_p2_carry__0_i_3__0_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^b2_val_read_reg_115_reg[7]_0\(3),
      I1 => out_pix_6_reg_125(3),
      I2 => b0_val_read_reg_120(3),
      O => \out_pix_fu_109_p2_carry__0_i_4__0_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \out_pix_fu_109_p2_carry__0_i_1__0_n_9\,
      I1 => \^b2_val_read_reg_115_reg[7]_0\(7),
      I2 => b0_val_read_reg_120(7),
      I3 => out_pix_6_reg_125(7),
      O => \out_pix_fu_109_p2_carry__0_i_5_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^b2_val_read_reg_115_reg[7]_0\(6),
      I1 => out_pix_6_reg_125(6),
      I2 => b0_val_read_reg_120(6),
      I3 => \out_pix_fu_109_p2_carry__0_i_2__0_n_9\,
      O => \out_pix_fu_109_p2_carry__0_i_6__0_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^b2_val_read_reg_115_reg[7]_0\(5),
      I1 => out_pix_6_reg_125(5),
      I2 => b0_val_read_reg_120(5),
      I3 => \out_pix_fu_109_p2_carry__0_i_3__0_n_9\,
      O => \out_pix_fu_109_p2_carry__0_i_7__0_n_9\
    );
\out_pix_fu_109_p2_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^b2_val_read_reg_115_reg[7]_0\(4),
      I1 => out_pix_6_reg_125(4),
      I2 => b0_val_read_reg_120(4),
      I3 => \out_pix_fu_109_p2_carry__0_i_4__0_n_9\,
      O => \out_pix_fu_109_p2_carry__0_i_8__0_n_9\
    );
\out_pix_fu_109_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_109_p2_carry__0_n_9\,
      CO(3) => \out_pix_fu_109_p2_carry__1_n_9\,
      CO(2) => \NLW_out_pix_fu_109_p2_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \out_pix_fu_109_p2_carry__1_n_11\,
      CO(0) => \out_pix_fu_109_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => out_pix_6_reg_125(9 downto 8),
      DI(0) => \out_pix_fu_109_p2_carry__1_i_1_n_9\,
      O(3) => \NLW_out_pix_fu_109_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(10 downto 8),
      S(3) => '1',
      S(2) => \out_pix_fu_109_p2_carry__1_i_2_n_9\,
      S(1) => \out_pix_fu_109_p2_carry__1_i_3_n_9\,
      S(0) => \out_pix_fu_109_p2_carry__1_i_4_n_9\
    );
\out_pix_fu_109_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^b2_val_read_reg_115_reg[7]_0\(7),
      I1 => out_pix_6_reg_125(7),
      I2 => b0_val_read_reg_120(7),
      O => \out_pix_fu_109_p2_carry__1_i_1_n_9\
    );
\out_pix_fu_109_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pix_6_reg_125(9),
      I1 => out_pix_6_reg_125(13),
      O => \out_pix_fu_109_p2_carry__1_i_2_n_9\
    );
\out_pix_fu_109_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pix_6_reg_125(8),
      I1 => out_pix_6_reg_125(9),
      O => \out_pix_fu_109_p2_carry__1_i_3_n_9\
    );
\out_pix_fu_109_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => b0_val_read_reg_120(7),
      I1 => out_pix_6_reg_125(7),
      I2 => \^b2_val_read_reg_115_reg[7]_0\(7),
      I3 => out_pix_6_reg_125(8),
      O => \out_pix_fu_109_p2_carry__1_i_4_n_9\
    );
\out_pix_fu_109_p2_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^b2_val_read_reg_115_reg[7]_0\(2),
      I1 => out_pix_6_reg_125(2),
      I2 => b0_val_read_reg_120(2),
      O => \out_pix_fu_109_p2_carry_i_1__0_n_9\
    );
\out_pix_fu_109_p2_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^b2_val_read_reg_115_reg[7]_0\(1),
      I1 => out_pix_6_reg_125(1),
      I2 => b0_val_read_reg_120(1),
      O => \out_pix_fu_109_p2_carry_i_2__0_n_9\
    );
\out_pix_fu_109_p2_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^b2_val_read_reg_115_reg[7]_0\(0),
      I1 => b0_val_read_reg_120(0),
      O => \out_pix_fu_109_p2_carry_i_3__0_n_9\
    );
\out_pix_fu_109_p2_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^b2_val_read_reg_115_reg[7]_0\(3),
      I1 => out_pix_6_reg_125(3),
      I2 => b0_val_read_reg_120(3),
      I3 => \out_pix_fu_109_p2_carry_i_1__0_n_9\,
      O => \out_pix_fu_109_p2_carry_i_4__0_n_9\
    );
\out_pix_fu_109_p2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^b2_val_read_reg_115_reg[7]_0\(2),
      I1 => out_pix_6_reg_125(2),
      I2 => b0_val_read_reg_120(2),
      I3 => \out_pix_fu_109_p2_carry_i_2__0_n_9\,
      O => \out_pix_fu_109_p2_carry_i_5__0_n_9\
    );
out_pix_fu_109_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^b2_val_read_reg_115_reg[7]_0\(1),
      I1 => out_pix_6_reg_125(1),
      I2 => b0_val_read_reg_120(1),
      I3 => \out_pix_fu_109_p2_carry_i_3__0_n_9\,
      O => out_pix_fu_109_p2_carry_i_6_n_9
    );
\out_pix_fu_109_p2_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^b2_val_read_reg_115_reg[7]_0\(0),
      I1 => b0_val_read_reg_120(0),
      I2 => out_pix_6_reg_125(0),
      O => \out_pix_fu_109_p2_carry_i_7__0_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s_26 is
  port (
    \b2_val_read_reg_115_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b0_val_read_reg_120_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b0_val_read_reg_120_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \b2_val_read_reg_115_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \P0_fu_118_reg[15]\ : in STD_LOGIC;
    \P0_fu_118_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int : in STD_LOGIC;
    \P0_fu_118_reg[15]_1\ : in STD_LOGIC;
    \P0_fu_118_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \P1_fu_122_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \P1_fu_122_reg[15]_0\ : in STD_LOGIC;
    \P1_fu_122_reg[15]_1\ : in STD_LOGIC;
    \P1_fu_122_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_pix_6_reg_125_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_pix_6_reg_125_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s_26 : entity is "sobel_accel_xFGradientX3x3_16_4_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s_26;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s_26 is
  signal \^b0_val_read_reg_120_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \b0_val_read_reg_120_reg_n_9_[0]\ : STD_LOGIC;
  signal \^b2_val_read_reg_115_reg[0]_0\ : STD_LOGIC;
  signal \out_pix_6_reg_125[0]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_6_reg_125_reg_n_9_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GradientValuesX_reg_735[15]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ap_return_0_int_reg[15]_i_1\ : label is "soft_lutpair80";
begin
  \b0_val_read_reg_120_reg[0]_0\(0) <= \^b0_val_read_reg_120_reg[0]_0\(0);
  \b2_val_read_reg_115_reg[0]_0\ <= \^b2_val_read_reg_115_reg[0]_0\;
\GradientValuesX_reg_735[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => \b0_val_read_reg_120_reg_n_9_[0]\,
      I1 => \^b2_val_read_reg_115_reg[0]_0\,
      I2 => \out_pix_6_reg_125_reg_n_9_[0]\,
      I3 => \P0_fu_118_reg[15]\,
      I4 => \P0_fu_118_reg[15]_0\(0),
      O => \b0_val_read_reg_120_reg[0]_1\(0)
    );
\P0_fu_118[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P0_fu_118_reg[15]\,
      I1 => \P0_fu_118_reg[15]_0\(0),
      I2 => \^b0_val_read_reg_120_reg[0]_0\(0),
      I3 => ap_loop_init_int,
      I4 => \P0_fu_118_reg[15]_1\,
      I5 => \P0_fu_118_reg[15]_2\(0),
      O => D(0)
    );
\P1_fu_122[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4EE4FFFF4EE40000"
    )
        port map (
      I0 => \P0_fu_118_reg[15]\,
      I1 => \P1_fu_122_reg[15]\(0),
      I2 => \^b2_val_read_reg_115_reg[0]_0\,
      I3 => \P1_fu_122_reg[15]_0\,
      I4 => \P1_fu_122_reg[15]_1\,
      I5 => \P1_fu_122_reg[15]_2\(0),
      O => ap_ce_reg_reg(0)
    );
\ap_return_0_int_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \b0_val_read_reg_120_reg_n_9_[0]\,
      I1 => \^b2_val_read_reg_115_reg[0]_0\,
      I2 => \out_pix_6_reg_125_reg_n_9_[0]\,
      O => \^b0_val_read_reg_120_reg[0]_0\(0)
    );
\b0_val_read_reg_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \b0_val_read_reg_120_reg_n_9_[0]\,
      R => '0'
    );
\b2_val_read_reg_115_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_115_reg[0]_1\(0),
      Q => \^b2_val_read_reg_115_reg[0]_0\,
      R => '0'
    );
\out_pix_6_reg_125[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_pix_6_reg_125_reg[0]_0\(0),
      I1 => \out_pix_6_reg_125_reg[0]_1\(0),
      O => \out_pix_6_reg_125[0]_i_1_n_9\
    );
\out_pix_6_reg_125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_reg_125[0]_i_1_n_9\,
      Q => \out_pix_6_reg_125_reg_n_9_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_fu_68_reg[0]\ : in STD_LOGIC;
    \GradientValuesY_fu_68_reg[0]_0\ : in STD_LOGIC;
    \GradientValuesY_fu_68_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out_pix_2_reg_119_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_2_reg_119_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \b1_val_read_reg_114_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s : entity is "sobel_accel_xFGradientY3x3_16_4_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s is
  signal M01_fu_88_p3 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal out_pix_2_fu_82_p2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \out_pix_2_fu_82_p2__0_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__1_n_11\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry_n_10\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry_n_11\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__0_carry_n_9\ : STD_LOGIC;
  signal out_pix_2_reg_119 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal out_pix_fu_104_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \out_pix_fu_104_p2__0_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__1_n_10\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__1_n_11\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__2_n_11\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry__2_n_12\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry_n_10\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry_n_11\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry_n_12\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__0_carry_n_9\ : STD_LOGIC;
  signal \NLW_out_pix_2_fu_82_p2__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix_2_fu_82_p2__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_pix_fu_104_p2__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix_fu_104_p2__0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \out_pix_2_fu_82_p2__0_carry__0_i_1\ : label is "lutpair17";
  attribute HLUTNM of \out_pix_2_fu_82_p2__0_carry__0_i_2\ : label is "lutpair16";
  attribute HLUTNM of \out_pix_2_fu_82_p2__0_carry__0_i_3\ : label is "lutpair15";
  attribute HLUTNM of \out_pix_2_fu_82_p2__0_carry__0_i_4\ : label is "lutpair14";
  attribute HLUTNM of \out_pix_2_fu_82_p2__0_carry__0_i_6\ : label is "lutpair17";
  attribute HLUTNM of \out_pix_2_fu_82_p2__0_carry__0_i_7\ : label is "lutpair16";
  attribute HLUTNM of \out_pix_2_fu_82_p2__0_carry__0_i_8\ : label is "lutpair15";
  attribute HLUTNM of \out_pix_2_fu_82_p2__0_carry_i_1\ : label is "lutpair13";
  attribute HLUTNM of \out_pix_2_fu_82_p2__0_carry_i_2\ : label is "lutpair12";
  attribute HLUTNM of \out_pix_2_fu_82_p2__0_carry_i_3\ : label is "lutpair19";
  attribute HLUTNM of \out_pix_2_fu_82_p2__0_carry_i_5\ : label is "lutpair14";
  attribute HLUTNM of \out_pix_2_fu_82_p2__0_carry_i_6\ : label is "lutpair13";
  attribute HLUTNM of \out_pix_2_fu_82_p2__0_carry_i_7\ : label is "lutpair12";
  attribute HLUTNM of \out_pix_2_fu_82_p2__0_carry_i_8\ : label is "lutpair19";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \out_pix_fu_104_p2__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_104_p2__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_104_p2__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_104_p2__0_carry__2\ : label is 35;
begin
\GradientValuesY_fu_68[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_2_reg_119(0),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(0),
      O => D(0)
    );
\GradientValuesY_fu_68[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_104_p2(10),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(10),
      O => D(10)
    );
\GradientValuesY_fu_68[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_104_p2(11),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(11),
      O => D(11)
    );
\GradientValuesY_fu_68[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_104_p2(12),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(12),
      O => D(12)
    );
\GradientValuesY_fu_68[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_104_p2(13),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(13),
      O => D(13)
    );
\GradientValuesY_fu_68[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_104_p2(14),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(14),
      O => D(14)
    );
\GradientValuesY_fu_68[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_104_p2(15),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(15),
      O => D(15)
    );
\GradientValuesY_fu_68[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_104_p2(1),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(1),
      O => D(1)
    );
\GradientValuesY_fu_68[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_104_p2(2),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(2),
      O => D(2)
    );
\GradientValuesY_fu_68[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_104_p2(3),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(3),
      O => D(3)
    );
\GradientValuesY_fu_68[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_104_p2(4),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(4),
      O => D(4)
    );
\GradientValuesY_fu_68[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_104_p2(5),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(5),
      O => D(5)
    );
\GradientValuesY_fu_68[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_104_p2(6),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(6),
      O => D(6)
    );
\GradientValuesY_fu_68[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_104_p2(7),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(7),
      O => D(7)
    );
\GradientValuesY_fu_68[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_104_p2(8),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(8),
      O => D(8)
    );
\GradientValuesY_fu_68[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => out_pix_fu_104_p2(9),
      I1 => \GradientValuesY_fu_68_reg[0]\,
      I2 => \GradientValuesY_fu_68_reg[0]_0\,
      I3 => \GradientValuesY_fu_68_reg[15]\(9),
      O => D(9)
    );
\b1_val_read_reg_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(0),
      Q => M01_fu_88_p3(1),
      R => '0'
    );
\b1_val_read_reg_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(1),
      Q => M01_fu_88_p3(2),
      R => '0'
    );
\b1_val_read_reg_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(2),
      Q => M01_fu_88_p3(3),
      R => '0'
    );
\b1_val_read_reg_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(3),
      Q => M01_fu_88_p3(4),
      R => '0'
    );
\b1_val_read_reg_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(4),
      Q => M01_fu_88_p3(5),
      R => '0'
    );
\b1_val_read_reg_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(5),
      Q => M01_fu_88_p3(6),
      R => '0'
    );
\b1_val_read_reg_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(6),
      Q => M01_fu_88_p3(7),
      R => '0'
    );
\b1_val_read_reg_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(7),
      Q => M01_fu_88_p3(8),
      R => '0'
    );
\out_pix_2_fu_82_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_2_fu_82_p2__0_carry_n_9\,
      CO(2) => \out_pix_2_fu_82_p2__0_carry_n_10\,
      CO(1) => \out_pix_2_fu_82_p2__0_carry_n_11\,
      CO(0) => \out_pix_2_fu_82_p2__0_carry_n_12\,
      CYINIT => '1',
      DI(3) => \out_pix_2_fu_82_p2__0_carry_i_1_n_9\,
      DI(2) => \out_pix_2_fu_82_p2__0_carry_i_2_n_9\,
      DI(1) => \out_pix_2_fu_82_p2__0_carry_i_3_n_9\,
      DI(0) => \out_pix_2_fu_82_p2__0_carry_i_4_n_9\,
      O(3 downto 0) => out_pix_2_fu_82_p2(3 downto 0),
      S(3) => \out_pix_2_fu_82_p2__0_carry_i_5_n_9\,
      S(2) => \out_pix_2_fu_82_p2__0_carry_i_6_n_9\,
      S(1) => \out_pix_2_fu_82_p2__0_carry_i_7_n_9\,
      S(0) => \out_pix_2_fu_82_p2__0_carry_i_8_n_9\
    );
\out_pix_2_fu_82_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_2_fu_82_p2__0_carry_n_9\,
      CO(3) => \out_pix_2_fu_82_p2__0_carry__0_n_9\,
      CO(2) => \out_pix_2_fu_82_p2__0_carry__0_n_10\,
      CO(1) => \out_pix_2_fu_82_p2__0_carry__0_n_11\,
      CO(0) => \out_pix_2_fu_82_p2__0_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_2_fu_82_p2__0_carry__0_i_1_n_9\,
      DI(2) => \out_pix_2_fu_82_p2__0_carry__0_i_2_n_9\,
      DI(1) => \out_pix_2_fu_82_p2__0_carry__0_i_3_n_9\,
      DI(0) => \out_pix_2_fu_82_p2__0_carry__0_i_4_n_9\,
      O(3 downto 0) => out_pix_2_fu_82_p2(7 downto 4),
      S(3) => \out_pix_2_fu_82_p2__0_carry__0_i_5_n_9\,
      S(2) => \out_pix_2_fu_82_p2__0_carry__0_i_6_n_9\,
      S(1) => \out_pix_2_fu_82_p2__0_carry__0_i_7_n_9\,
      S(0) => \out_pix_2_fu_82_p2__0_carry__0_i_8_n_9\
    );
\out_pix_2_fu_82_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_1\(6),
      I1 => Q(5),
      I2 => \out_pix_2_reg_119_reg[7]_0\(6),
      O => \out_pix_2_fu_82_p2__0_carry__0_i_1_n_9\
    );
\out_pix_2_fu_82_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_1\(5),
      I1 => Q(4),
      I2 => \out_pix_2_reg_119_reg[7]_0\(5),
      O => \out_pix_2_fu_82_p2__0_carry__0_i_2_n_9\
    );
\out_pix_2_fu_82_p2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_1\(4),
      I1 => Q(3),
      I2 => \out_pix_2_reg_119_reg[7]_0\(4),
      O => \out_pix_2_fu_82_p2__0_carry__0_i_3_n_9\
    );
\out_pix_2_fu_82_p2__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_1\(3),
      I1 => Q(2),
      I2 => \out_pix_2_reg_119_reg[7]_0\(3),
      O => \out_pix_2_fu_82_p2__0_carry__0_i_4_n_9\
    );
\out_pix_2_fu_82_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__0_carry__0_i_1_n_9\,
      I1 => Q(6),
      I2 => \out_pix_2_reg_119_reg[7]_1\(7),
      I3 => \out_pix_2_reg_119_reg[7]_0\(7),
      O => \out_pix_2_fu_82_p2__0_carry__0_i_5_n_9\
    );
\out_pix_2_fu_82_p2__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_1\(6),
      I1 => Q(5),
      I2 => \out_pix_2_reg_119_reg[7]_0\(6),
      I3 => \out_pix_2_fu_82_p2__0_carry__0_i_2_n_9\,
      O => \out_pix_2_fu_82_p2__0_carry__0_i_6_n_9\
    );
\out_pix_2_fu_82_p2__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_1\(5),
      I1 => Q(4),
      I2 => \out_pix_2_reg_119_reg[7]_0\(5),
      I3 => \out_pix_2_fu_82_p2__0_carry__0_i_3_n_9\,
      O => \out_pix_2_fu_82_p2__0_carry__0_i_7_n_9\
    );
\out_pix_2_fu_82_p2__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_1\(4),
      I1 => Q(3),
      I2 => \out_pix_2_reg_119_reg[7]_0\(4),
      I3 => \out_pix_2_fu_82_p2__0_carry__0_i_4_n_9\,
      O => \out_pix_2_fu_82_p2__0_carry__0_i_8_n_9\
    );
\out_pix_2_fu_82_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_2_fu_82_p2__0_carry__0_n_9\,
      CO(3 downto 2) => \NLW_out_pix_2_fu_82_p2__0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \out_pix_2_fu_82_p2__0_carry__1_n_11\,
      CO(0) => \out_pix_2_fu_82_p2__0_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \out_pix_2_fu_82_p2__0_carry__1_i_1_n_9\,
      DI(0) => Q(7),
      O(3) => \NLW_out_pix_2_fu_82_p2__0_carry__1_O_UNCONNECTED\(3),
      O(2) => out_pix_2_fu_82_p2(14),
      O(1 downto 0) => out_pix_2_fu_82_p2(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \out_pix_2_fu_82_p2__0_carry__1_i_2_n_9\,
      S(0) => \out_pix_2_fu_82_p2__0_carry__1_i_3_n_9\
    );
\out_pix_2_fu_82_p2__0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \out_pix_2_fu_82_p2__0_carry__1_i_1_n_9\
    );
\out_pix_2_fu_82_p2__0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \out_pix_2_fu_82_p2__0_carry__1_i_2_n_9\
    );
\out_pix_2_fu_82_p2__0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_0\(7),
      I1 => Q(6),
      I2 => \out_pix_2_reg_119_reg[7]_1\(7),
      I3 => Q(7),
      O => \out_pix_2_fu_82_p2__0_carry__1_i_3_n_9\
    );
\out_pix_2_fu_82_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_1\(2),
      I1 => Q(1),
      I2 => \out_pix_2_reg_119_reg[7]_0\(2),
      O => \out_pix_2_fu_82_p2__0_carry_i_1_n_9\
    );
\out_pix_2_fu_82_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_1\(1),
      I1 => Q(0),
      I2 => \out_pix_2_reg_119_reg[7]_0\(1),
      O => \out_pix_2_fu_82_p2__0_carry_i_2_n_9\
    );
\out_pix_2_fu_82_p2__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_0\(0),
      I1 => \out_pix_2_reg_119_reg[7]_1\(0),
      O => \out_pix_2_fu_82_p2__0_carry_i_3_n_9\
    );
\out_pix_2_fu_82_p2__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_1\(0),
      I1 => \out_pix_2_reg_119_reg[7]_0\(0),
      O => \out_pix_2_fu_82_p2__0_carry_i_4_n_9\
    );
\out_pix_2_fu_82_p2__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_1\(3),
      I1 => Q(2),
      I2 => \out_pix_2_reg_119_reg[7]_0\(3),
      I3 => \out_pix_2_fu_82_p2__0_carry_i_1_n_9\,
      O => \out_pix_2_fu_82_p2__0_carry_i_5_n_9\
    );
\out_pix_2_fu_82_p2__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_1\(2),
      I1 => Q(1),
      I2 => \out_pix_2_reg_119_reg[7]_0\(2),
      I3 => \out_pix_2_fu_82_p2__0_carry_i_2_n_9\,
      O => \out_pix_2_fu_82_p2__0_carry_i_6_n_9\
    );
\out_pix_2_fu_82_p2__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_1\(1),
      I1 => Q(0),
      I2 => \out_pix_2_reg_119_reg[7]_0\(1),
      I3 => \out_pix_2_fu_82_p2__0_carry_i_3_n_9\,
      O => \out_pix_2_fu_82_p2__0_carry_i_7_n_9\
    );
\out_pix_2_fu_82_p2__0_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[7]_0\(0),
      I1 => \out_pix_2_reg_119_reg[7]_1\(0),
      O => \out_pix_2_fu_82_p2__0_carry_i_8_n_9\
    );
\out_pix_2_reg_119_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(0),
      Q => out_pix_2_reg_119(0),
      R => '0'
    );
\out_pix_2_reg_119_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(14),
      Q => out_pix_2_reg_119(14),
      R => '0'
    );
\out_pix_2_reg_119_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(1),
      Q => out_pix_2_reg_119(1),
      R => '0'
    );
\out_pix_2_reg_119_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(2),
      Q => out_pix_2_reg_119(2),
      R => '0'
    );
\out_pix_2_reg_119_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(3),
      Q => out_pix_2_reg_119(3),
      R => '0'
    );
\out_pix_2_reg_119_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(4),
      Q => out_pix_2_reg_119(4),
      R => '0'
    );
\out_pix_2_reg_119_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(5),
      Q => out_pix_2_reg_119(5),
      R => '0'
    );
\out_pix_2_reg_119_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(6),
      Q => out_pix_2_reg_119(6),
      R => '0'
    );
\out_pix_2_reg_119_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(7),
      Q => out_pix_2_reg_119(7),
      R => '0'
    );
\out_pix_2_reg_119_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(8),
      Q => out_pix_2_reg_119(8),
      R => '0'
    );
\out_pix_2_reg_119_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(9),
      Q => out_pix_2_reg_119(9),
      R => '0'
    );
\out_pix_fu_104_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_fu_104_p2__0_carry_n_9\,
      CO(2) => \out_pix_fu_104_p2__0_carry_n_10\,
      CO(1) => \out_pix_fu_104_p2__0_carry_n_11\,
      CO(0) => \out_pix_fu_104_p2__0_carry_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_fu_104_p2__0_carry_i_1_n_9\,
      DI(2) => \out_pix_fu_104_p2__0_carry_i_2_n_9\,
      DI(1) => \out_pix_fu_104_p2__0_carry_i_3_n_9\,
      DI(0) => out_pix_2_reg_119(1),
      O(3 downto 0) => out_pix_fu_104_p2(4 downto 1),
      S(3) => \out_pix_fu_104_p2__0_carry_i_4_n_9\,
      S(2) => \out_pix_fu_104_p2__0_carry_i_5_n_9\,
      S(1) => \out_pix_fu_104_p2__0_carry_i_6_n_9\,
      S(0) => \out_pix_fu_104_p2__0_carry_i_7_n_9\
    );
\out_pix_fu_104_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_104_p2__0_carry_n_9\,
      CO(3) => \out_pix_fu_104_p2__0_carry__0_n_9\,
      CO(2) => \out_pix_fu_104_p2__0_carry__0_n_10\,
      CO(1) => \out_pix_fu_104_p2__0_carry__0_n_11\,
      CO(0) => \out_pix_fu_104_p2__0_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_fu_104_p2__0_carry__0_i_1_n_9\,
      DI(2) => \out_pix_fu_104_p2__0_carry__0_i_2_n_9\,
      DI(1) => \out_pix_fu_104_p2__0_carry__0_i_3_n_9\,
      DI(0) => \out_pix_fu_104_p2__0_carry__0_i_4_n_9\,
      O(3 downto 0) => out_pix_fu_104_p2(8 downto 5),
      S(3) => \out_pix_fu_104_p2__0_carry__0_i_5_n_9\,
      S(2) => \out_pix_fu_104_p2__0_carry__0_i_6_n_9\,
      S(1) => \out_pix_fu_104_p2__0_carry__0_i_7_n_9\,
      S(0) => \out_pix_fu_104_p2__0_carry__0_i_8_n_9\
    );
\out_pix_fu_104_p2__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_pix_2_reg_119(7),
      I1 => M01_fu_88_p3(7),
      O => \out_pix_fu_104_p2__0_carry__0_i_1_n_9\
    );
\out_pix_fu_104_p2__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_pix_2_reg_119(6),
      I1 => M01_fu_88_p3(6),
      O => \out_pix_fu_104_p2__0_carry__0_i_2_n_9\
    );
\out_pix_fu_104_p2__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_pix_2_reg_119(5),
      I1 => M01_fu_88_p3(5),
      O => \out_pix_fu_104_p2__0_carry__0_i_3_n_9\
    );
\out_pix_fu_104_p2__0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_pix_2_reg_119(4),
      I1 => M01_fu_88_p3(4),
      O => \out_pix_fu_104_p2__0_carry__0_i_4_n_9\
    );
\out_pix_fu_104_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => M01_fu_88_p3(7),
      I1 => out_pix_2_reg_119(7),
      I2 => out_pix_2_reg_119(8),
      I3 => M01_fu_88_p3(8),
      O => \out_pix_fu_104_p2__0_carry__0_i_5_n_9\
    );
\out_pix_fu_104_p2__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => M01_fu_88_p3(6),
      I1 => out_pix_2_reg_119(6),
      I2 => out_pix_2_reg_119(7),
      I3 => M01_fu_88_p3(7),
      O => \out_pix_fu_104_p2__0_carry__0_i_6_n_9\
    );
\out_pix_fu_104_p2__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => M01_fu_88_p3(5),
      I1 => out_pix_2_reg_119(5),
      I2 => out_pix_2_reg_119(6),
      I3 => M01_fu_88_p3(6),
      O => \out_pix_fu_104_p2__0_carry__0_i_7_n_9\
    );
\out_pix_fu_104_p2__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => M01_fu_88_p3(4),
      I1 => out_pix_2_reg_119(4),
      I2 => out_pix_2_reg_119(5),
      I3 => M01_fu_88_p3(5),
      O => \out_pix_fu_104_p2__0_carry__0_i_8_n_9\
    );
\out_pix_fu_104_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_104_p2__0_carry__0_n_9\,
      CO(3) => \out_pix_fu_104_p2__0_carry__1_n_9\,
      CO(2) => \out_pix_fu_104_p2__0_carry__1_n_10\,
      CO(1) => \out_pix_fu_104_p2__0_carry__1_n_11\,
      CO(0) => \out_pix_fu_104_p2__0_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => out_pix_2_reg_119(9),
      O(3 downto 0) => out_pix_fu_104_p2(12 downto 9),
      S(3) => out_pix_2_reg_119(14),
      S(2) => out_pix_2_reg_119(14),
      S(1) => out_pix_2_reg_119(14),
      S(0) => \out_pix_fu_104_p2__0_carry__1_i_1_n_9\
    );
\out_pix_fu_104_p2__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => M01_fu_88_p3(8),
      I1 => out_pix_2_reg_119(8),
      I2 => out_pix_2_reg_119(9),
      O => \out_pix_fu_104_p2__0_carry__1_i_1_n_9\
    );
\out_pix_fu_104_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_104_p2__0_carry__1_n_9\,
      CO(3 downto 2) => \NLW_out_pix_fu_104_p2__0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \out_pix_fu_104_p2__0_carry__2_n_11\,
      CO(0) => \out_pix_fu_104_p2__0_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_out_pix_fu_104_p2__0_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => out_pix_fu_104_p2(15 downto 13),
      S(3) => '0',
      S(2) => out_pix_2_reg_119(14),
      S(1) => out_pix_2_reg_119(14),
      S(0) => out_pix_2_reg_119(14)
    );
\out_pix_fu_104_p2__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_pix_2_reg_119(3),
      I1 => M01_fu_88_p3(3),
      O => \out_pix_fu_104_p2__0_carry_i_1_n_9\
    );
\out_pix_fu_104_p2__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_pix_2_reg_119(2),
      I1 => M01_fu_88_p3(2),
      O => \out_pix_fu_104_p2__0_carry_i_2_n_9\
    );
\out_pix_fu_104_p2__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => M01_fu_88_p3(2),
      I1 => out_pix_2_reg_119(2),
      O => \out_pix_fu_104_p2__0_carry_i_3_n_9\
    );
\out_pix_fu_104_p2__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => M01_fu_88_p3(3),
      I1 => out_pix_2_reg_119(3),
      I2 => out_pix_2_reg_119(4),
      I3 => M01_fu_88_p3(4),
      O => \out_pix_fu_104_p2__0_carry_i_4_n_9\
    );
\out_pix_fu_104_p2__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => M01_fu_88_p3(2),
      I1 => out_pix_2_reg_119(2),
      I2 => out_pix_2_reg_119(3),
      I3 => M01_fu_88_p3(3),
      O => \out_pix_fu_104_p2__0_carry_i_5_n_9\
    );
\out_pix_fu_104_p2__0_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => M01_fu_88_p3(2),
      I1 => out_pix_2_reg_119(2),
      O => \out_pix_fu_104_p2__0_carry_i_6_n_9\
    );
\out_pix_fu_104_p2__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_pix_2_reg_119(1),
      I1 => M01_fu_88_p3(1),
      O => \out_pix_fu_104_p2__0_carry_i_7_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_ce_reg_reg_0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \P1_fu_122_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_loop_init_int : in STD_LOGIC;
    \P1_fu_122_reg[14]\ : in STD_LOGIC;
    \P1_fu_122_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out_pix_2_reg_119_reg[10]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_2_reg_119_reg[10]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_2_reg_119_reg[10]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_2_reg_119_reg[10]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_1_int_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \b1_val_read_reg_114_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s_27 : entity is "sobel_accel_xFGradientY3x3_16_4_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s_27;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s_27 is
  signal \^d\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal M01_fu_88_p3 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal out_pix_2_fu_82_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \out_pix_2_fu_82_p2__1_carry__0_i_10_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_11_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_12_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_13_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_14_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_15_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_16_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_17_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_18_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_19_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_i_9_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_i_10_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_i_11_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_i_12_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_i_13_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_i_14_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_i_9_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_n_10\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_n_11\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_82_p2__1_carry_n_9\ : STD_LOGIC;
  signal out_pix_2_reg_119 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \out_pix_fu_104_p2__1_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__1_n_10\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__1_n_11\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__2_n_11\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry__2_n_12\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry_n_10\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry_n_11\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry_n_12\ : STD_LOGIC;
  signal \out_pix_fu_104_p2__1_carry_n_9\ : STD_LOGIC;
  signal \NLW_out_pix_2_fu_82_p2__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_2_fu_82_p2__1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix_fu_104_p2__1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix_fu_104_p2__1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GradientValuesY_reg_740[10]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \GradientValuesY_reg_740[11]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \GradientValuesY_reg_740[12]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \GradientValuesY_reg_740[13]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \GradientValuesY_reg_740[14]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \GradientValuesY_reg_740[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \GradientValuesY_reg_740[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \GradientValuesY_reg_740[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \GradientValuesY_reg_740[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \GradientValuesY_reg_740[5]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \GradientValuesY_reg_740[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \GradientValuesY_reg_740[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \GradientValuesY_reg_740[8]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \GradientValuesY_reg_740[9]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \out_pix_2_fu_82_p2__1_carry__0_i_10\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \out_pix_2_fu_82_p2__1_carry__0_i_12\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \out_pix_2_fu_82_p2__1_carry__0_i_14\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \out_pix_2_fu_82_p2__1_carry__0_i_15\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \out_pix_2_fu_82_p2__1_carry__0_i_16\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \out_pix_2_fu_82_p2__1_carry__0_i_17\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \out_pix_2_fu_82_p2__1_carry__0_i_18\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \out_pix_2_fu_82_p2__1_carry__0_i_9\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \out_pix_2_fu_82_p2__1_carry__1_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \out_pix_2_fu_82_p2__1_carry_i_10\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \out_pix_2_fu_82_p2__1_carry_i_11\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \out_pix_2_fu_82_p2__1_carry_i_12\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \out_pix_2_fu_82_p2__1_carry_i_14\ : label is "soft_lutpair90";
  attribute HLUTNM : string;
  attribute HLUTNM of \out_pix_2_fu_82_p2__1_carry_i_3\ : label is "lutpair6";
  attribute HLUTNM of \out_pix_2_fu_82_p2__1_carry_i_7\ : label is "lutpair6";
  attribute SOFT_HLUTNM of \out_pix_2_fu_82_p2__1_carry_i_9\ : label is "soft_lutpair82";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \out_pix_fu_104_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_104_p2__1_carry__0\ : label is 35;
  attribute HLUTNM of \out_pix_fu_104_p2__1_carry__0_i_1\ : label is "lutpair11";
  attribute HLUTNM of \out_pix_fu_104_p2__1_carry__0_i_2\ : label is "lutpair10";
  attribute HLUTNM of \out_pix_fu_104_p2__1_carry__0_i_3\ : label is "lutpair9";
  attribute HLUTNM of \out_pix_fu_104_p2__1_carry__0_i_4\ : label is "lutpair8";
  attribute HLUTNM of \out_pix_fu_104_p2__1_carry__0_i_6\ : label is "lutpair11";
  attribute HLUTNM of \out_pix_fu_104_p2__1_carry__0_i_7\ : label is "lutpair10";
  attribute HLUTNM of \out_pix_fu_104_p2__1_carry__0_i_8\ : label is "lutpair9";
  attribute ADDER_THRESHOLD of \out_pix_fu_104_p2__1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_104_p2__1_carry__2\ : label is 35;
  attribute HLUTNM of \out_pix_fu_104_p2__1_carry_i_1\ : label is "lutpair7";
  attribute HLUTNM of \out_pix_fu_104_p2__1_carry_i_3\ : label is "lutpair8";
  attribute HLUTNM of \out_pix_fu_104_p2__1_carry_i_4\ : label is "lutpair7";
begin
  D(14 downto 0) <= \^d\(14 downto 0);
\GradientValuesY_reg_740[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \P1_fu_122_reg[0]\,
      I2 => Q(0),
      O => ap_ce_reg_reg_0(0)
    );
\GradientValuesY_reg_740[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(10),
      I1 => \P1_fu_122_reg[0]\,
      I2 => Q(10),
      O => ap_ce_reg_reg_0(10)
    );
\GradientValuesY_reg_740[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(11),
      I1 => \P1_fu_122_reg[0]\,
      I2 => Q(11),
      O => ap_ce_reg_reg_0(11)
    );
\GradientValuesY_reg_740[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(12),
      I1 => \P1_fu_122_reg[0]\,
      I2 => Q(12),
      O => ap_ce_reg_reg_0(12)
    );
\GradientValuesY_reg_740[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(13),
      I1 => \P1_fu_122_reg[0]\,
      I2 => Q(13),
      O => ap_ce_reg_reg_0(13)
    );
\GradientValuesY_reg_740[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(14),
      I1 => \P1_fu_122_reg[0]\,
      I2 => Q(14),
      O => ap_ce_reg_reg_0(14)
    );
\GradientValuesY_reg_740[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \P1_fu_122_reg[0]\,
      I2 => Q(1),
      O => ap_ce_reg_reg_0(1)
    );
\GradientValuesY_reg_740[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \P1_fu_122_reg[0]\,
      I2 => Q(2),
      O => ap_ce_reg_reg_0(2)
    );
\GradientValuesY_reg_740[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(3),
      I1 => \P1_fu_122_reg[0]\,
      I2 => Q(3),
      O => ap_ce_reg_reg_0(3)
    );
\GradientValuesY_reg_740[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \P1_fu_122_reg[0]\,
      I2 => Q(4),
      O => ap_ce_reg_reg_0(4)
    );
\GradientValuesY_reg_740[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \P1_fu_122_reg[0]\,
      I2 => Q(5),
      O => ap_ce_reg_reg_0(5)
    );
\GradientValuesY_reg_740[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(6),
      I1 => \P1_fu_122_reg[0]\,
      I2 => Q(6),
      O => ap_ce_reg_reg_0(6)
    );
\GradientValuesY_reg_740[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(7),
      I1 => \P1_fu_122_reg[0]\,
      I2 => Q(7),
      O => ap_ce_reg_reg_0(7)
    );
\GradientValuesY_reg_740[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(8),
      I1 => \P1_fu_122_reg[0]\,
      I2 => Q(8),
      O => ap_ce_reg_reg_0(8)
    );
\GradientValuesY_reg_740[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(9),
      I1 => \P1_fu_122_reg[0]\,
      I2 => Q(9),
      O => ap_ce_reg_reg_0(9)
    );
\P1_fu_122[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P1_fu_122_reg[0]\,
      I1 => Q(0),
      I2 => \^d\(0),
      I3 => ap_loop_init_int,
      I4 => \P1_fu_122_reg[14]\,
      I5 => \P1_fu_122_reg[14]_0\(0),
      O => ap_ce_reg_reg(0)
    );
\P1_fu_122[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P1_fu_122_reg[0]\,
      I1 => Q(10),
      I2 => \^d\(10),
      I3 => ap_loop_init_int,
      I4 => \P1_fu_122_reg[14]\,
      I5 => \P1_fu_122_reg[14]_0\(10),
      O => ap_ce_reg_reg(10)
    );
\P1_fu_122[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P1_fu_122_reg[0]\,
      I1 => Q(11),
      I2 => \^d\(11),
      I3 => ap_loop_init_int,
      I4 => \P1_fu_122_reg[14]\,
      I5 => \P1_fu_122_reg[14]_0\(11),
      O => ap_ce_reg_reg(11)
    );
\P1_fu_122[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P1_fu_122_reg[0]\,
      I1 => Q(12),
      I2 => \^d\(12),
      I3 => ap_loop_init_int,
      I4 => \P1_fu_122_reg[14]\,
      I5 => \P1_fu_122_reg[14]_0\(12),
      O => ap_ce_reg_reg(12)
    );
\P1_fu_122[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P1_fu_122_reg[0]\,
      I1 => Q(13),
      I2 => \^d\(13),
      I3 => ap_loop_init_int,
      I4 => \P1_fu_122_reg[14]\,
      I5 => \P1_fu_122_reg[14]_0\(13),
      O => ap_ce_reg_reg(13)
    );
\P1_fu_122[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P1_fu_122_reg[0]\,
      I1 => Q(14),
      I2 => \^d\(14),
      I3 => ap_loop_init_int,
      I4 => \P1_fu_122_reg[14]\,
      I5 => \P1_fu_122_reg[14]_0\(14),
      O => ap_ce_reg_reg(14)
    );
\P1_fu_122[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P1_fu_122_reg[0]\,
      I1 => Q(1),
      I2 => \^d\(1),
      I3 => ap_loop_init_int,
      I4 => \P1_fu_122_reg[14]\,
      I5 => \P1_fu_122_reg[14]_0\(1),
      O => ap_ce_reg_reg(1)
    );
\P1_fu_122[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P1_fu_122_reg[0]\,
      I1 => Q(2),
      I2 => \^d\(2),
      I3 => ap_loop_init_int,
      I4 => \P1_fu_122_reg[14]\,
      I5 => \P1_fu_122_reg[14]_0\(2),
      O => ap_ce_reg_reg(2)
    );
\P1_fu_122[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P1_fu_122_reg[0]\,
      I1 => Q(3),
      I2 => \^d\(3),
      I3 => ap_loop_init_int,
      I4 => \P1_fu_122_reg[14]\,
      I5 => \P1_fu_122_reg[14]_0\(3),
      O => ap_ce_reg_reg(3)
    );
\P1_fu_122[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P1_fu_122_reg[0]\,
      I1 => Q(4),
      I2 => \^d\(4),
      I3 => ap_loop_init_int,
      I4 => \P1_fu_122_reg[14]\,
      I5 => \P1_fu_122_reg[14]_0\(4),
      O => ap_ce_reg_reg(4)
    );
\P1_fu_122[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P1_fu_122_reg[0]\,
      I1 => Q(5),
      I2 => \^d\(5),
      I3 => ap_loop_init_int,
      I4 => \P1_fu_122_reg[14]\,
      I5 => \P1_fu_122_reg[14]_0\(5),
      O => ap_ce_reg_reg(5)
    );
\P1_fu_122[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P1_fu_122_reg[0]\,
      I1 => Q(6),
      I2 => \^d\(6),
      I3 => ap_loop_init_int,
      I4 => \P1_fu_122_reg[14]\,
      I5 => \P1_fu_122_reg[14]_0\(6),
      O => ap_ce_reg_reg(6)
    );
\P1_fu_122[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P1_fu_122_reg[0]\,
      I1 => Q(7),
      I2 => \^d\(7),
      I3 => ap_loop_init_int,
      I4 => \P1_fu_122_reg[14]\,
      I5 => \P1_fu_122_reg[14]_0\(7),
      O => ap_ce_reg_reg(7)
    );
\P1_fu_122[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P1_fu_122_reg[0]\,
      I1 => Q(8),
      I2 => \^d\(8),
      I3 => ap_loop_init_int,
      I4 => \P1_fu_122_reg[14]\,
      I5 => \P1_fu_122_reg[14]_0\(8),
      O => ap_ce_reg_reg(8)
    );
\P1_fu_122[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \P1_fu_122_reg[0]\,
      I1 => Q(9),
      I2 => \^d\(9),
      I3 => ap_loop_init_int,
      I4 => \P1_fu_122_reg[14]\,
      I5 => \P1_fu_122_reg[14]_0\(9),
      O => ap_ce_reg_reg(9)
    );
\b1_val_read_reg_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(0),
      Q => M01_fu_88_p3(1),
      R => '0'
    );
\b1_val_read_reg_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(1),
      Q => M01_fu_88_p3(2),
      R => '0'
    );
\b1_val_read_reg_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(2),
      Q => M01_fu_88_p3(3),
      R => '0'
    );
\b1_val_read_reg_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(3),
      Q => M01_fu_88_p3(4),
      R => '0'
    );
\b1_val_read_reg_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(4),
      Q => M01_fu_88_p3(5),
      R => '0'
    );
\b1_val_read_reg_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(5),
      Q => M01_fu_88_p3(6),
      R => '0'
    );
\b1_val_read_reg_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(6),
      Q => M01_fu_88_p3(7),
      R => '0'
    );
\b1_val_read_reg_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_114_reg[7]_0\(7),
      Q => M01_fu_88_p3(8),
      R => '0'
    );
\out_pix_2_fu_82_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_2_fu_82_p2__1_carry_n_9\,
      CO(2) => \out_pix_2_fu_82_p2__1_carry_n_10\,
      CO(1) => \out_pix_2_fu_82_p2__1_carry_n_11\,
      CO(0) => \out_pix_2_fu_82_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_2_fu_82_p2__1_carry_i_1_n_9\,
      DI(2) => \out_pix_2_fu_82_p2__1_carry_i_2_n_9\,
      DI(1) => \out_pix_2_fu_82_p2__1_carry_i_3_n_9\,
      DI(0) => '0',
      O(3 downto 0) => out_pix_2_fu_82_p2(4 downto 1),
      S(3) => \out_pix_2_fu_82_p2__1_carry_i_4_n_9\,
      S(2) => \out_pix_2_fu_82_p2__1_carry_i_5_n_9\,
      S(1) => \out_pix_2_fu_82_p2__1_carry_i_6_n_9\,
      S(0) => \out_pix_2_fu_82_p2__1_carry_i_7_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_2_fu_82_p2__1_carry_n_9\,
      CO(3) => \out_pix_2_fu_82_p2__1_carry__0_n_9\,
      CO(2) => \out_pix_2_fu_82_p2__1_carry__0_n_10\,
      CO(1) => \out_pix_2_fu_82_p2__1_carry__0_n_11\,
      CO(0) => \out_pix_2_fu_82_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_2_fu_82_p2__1_carry__0_i_1_n_9\,
      DI(2) => \out_pix_2_fu_82_p2__1_carry__0_i_2_n_9\,
      DI(1) => \out_pix_2_fu_82_p2__1_carry__0_i_3_n_9\,
      DI(0) => \out_pix_2_fu_82_p2__1_carry__0_i_4_n_9\,
      O(3 downto 0) => out_pix_2_fu_82_p2(8 downto 5),
      S(3) => \out_pix_2_fu_82_p2__1_carry__0_i_5_n_9\,
      S(2) => \out_pix_2_fu_82_p2__1_carry__0_i_6_n_9\,
      S(1) => \out_pix_2_fu_82_p2__1_carry__0_i_7_n_9\,
      S(0) => \out_pix_2_fu_82_p2__1_carry__0_i_8_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE00000000"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__1_carry__0_i_9_n_9\,
      I1 => \out_pix_2_reg_119_reg[10]_0\(6),
      I2 => \out_pix_2_reg_119_reg[10]_1\(5),
      I3 => \out_pix_2_reg_119_reg[10]_2\(5),
      I4 => \out_pix_2_reg_119_reg[10]_3\(4),
      I5 => \out_pix_2_fu_82_p2__1_carry__0_i_10_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry__0_i_1_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_1\(6),
      I1 => \out_pix_2_reg_119_reg[10]_2\(6),
      I2 => \out_pix_2_reg_119_reg[10]_3\(5),
      I3 => \out_pix_2_reg_119_reg[10]_0\(7),
      I4 => \out_pix_2_fu_82_p2__1_carry__0_i_19_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry__0_i_10_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_2\(5),
      I1 => \out_pix_2_reg_119_reg[10]_1\(5),
      I2 => \out_pix_2_reg_119_reg[10]_3\(4),
      O => \out_pix_2_fu_82_p2__1_carry__0_i_11_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_1\(5),
      I1 => \out_pix_2_reg_119_reg[10]_2\(5),
      I2 => \out_pix_2_reg_119_reg[10]_3\(4),
      I3 => \out_pix_2_reg_119_reg[10]_0\(6),
      I4 => \out_pix_2_fu_82_p2__1_carry__0_i_9_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry__0_i_12_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_2\(4),
      I1 => \out_pix_2_reg_119_reg[10]_1\(4),
      I2 => \out_pix_2_reg_119_reg[10]_3\(3),
      O => \out_pix_2_fu_82_p2__1_carry__0_i_13_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_1\(4),
      I1 => \out_pix_2_reg_119_reg[10]_2\(4),
      I2 => \out_pix_2_reg_119_reg[10]_3\(3),
      I3 => \out_pix_2_reg_119_reg[10]_0\(5),
      I4 => \out_pix_2_fu_82_p2__1_carry__0_i_11_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry__0_i_14_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_3\(5),
      I1 => \out_pix_2_reg_119_reg[10]_2\(6),
      I2 => \out_pix_2_reg_119_reg[10]_1\(6),
      I3 => \out_pix_2_reg_119_reg[10]_0\(7),
      I4 => \out_pix_2_fu_82_p2__1_carry__0_i_19_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry__0_i_15_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_3\(4),
      I1 => \out_pix_2_reg_119_reg[10]_2\(5),
      I2 => \out_pix_2_reg_119_reg[10]_1\(5),
      I3 => \out_pix_2_reg_119_reg[10]_0\(6),
      I4 => \out_pix_2_fu_82_p2__1_carry__0_i_9_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry__0_i_16_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_3\(3),
      I1 => \out_pix_2_reg_119_reg[10]_2\(4),
      I2 => \out_pix_2_reg_119_reg[10]_1\(4),
      I3 => \out_pix_2_reg_119_reg[10]_0\(5),
      I4 => \out_pix_2_fu_82_p2__1_carry__0_i_11_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry__0_i_17_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_3\(2),
      I1 => \out_pix_2_reg_119_reg[10]_2\(3),
      I2 => \out_pix_2_reg_119_reg[10]_1\(3),
      I3 => \out_pix_2_reg_119_reg[10]_0\(4),
      I4 => \out_pix_2_fu_82_p2__1_carry__0_i_13_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry__0_i_18_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_2\(7),
      I1 => \out_pix_2_reg_119_reg[10]_1\(7),
      I2 => \out_pix_2_reg_119_reg[10]_3\(6),
      O => \out_pix_2_fu_82_p2__1_carry__0_i_19_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE00000000"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__1_carry__0_i_11_n_9\,
      I1 => \out_pix_2_reg_119_reg[10]_0\(5),
      I2 => \out_pix_2_reg_119_reg[10]_1\(4),
      I3 => \out_pix_2_reg_119_reg[10]_2\(4),
      I4 => \out_pix_2_reg_119_reg[10]_3\(3),
      I5 => \out_pix_2_fu_82_p2__1_carry__0_i_12_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry__0_i_2_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE00000000"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__1_carry__0_i_13_n_9\,
      I1 => \out_pix_2_reg_119_reg[10]_0\(4),
      I2 => \out_pix_2_reg_119_reg[10]_1\(3),
      I3 => \out_pix_2_reg_119_reg[10]_2\(3),
      I4 => \out_pix_2_reg_119_reg[10]_3\(2),
      I5 => \out_pix_2_fu_82_p2__1_carry__0_i_14_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry__0_i_3_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__1_carry_i_8_n_9\,
      I1 => \out_pix_2_fu_82_p2__1_carry_i_9_n_9\,
      I2 => \out_pix_2_reg_119_reg[10]_1\(2),
      I3 => \out_pix_2_reg_119_reg[10]_3\(1),
      O => \out_pix_2_fu_82_p2__1_carry__0_i_4_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__1_carry__0_i_1_n_9\,
      I1 => \out_pix_2_reg_119_reg[10]_1\(7),
      I2 => \out_pix_2_reg_119_reg[10]_2\(7),
      I3 => \out_pix_2_reg_119_reg[10]_3\(6),
      I4 => \out_pix_2_reg_119_reg[10]_3\(7),
      I5 => \out_pix_2_fu_82_p2__1_carry__0_i_15_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry__0_i_5_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__1_carry__0_i_2_n_9\,
      I1 => \out_pix_2_fu_82_p2__1_carry__0_i_10_n_9\,
      I2 => \out_pix_2_fu_82_p2__1_carry__0_i_16_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry__0_i_6_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__1_carry__0_i_3_n_9\,
      I1 => \out_pix_2_fu_82_p2__1_carry__0_i_12_n_9\,
      I2 => \out_pix_2_fu_82_p2__1_carry__0_i_17_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry__0_i_7_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__1_carry__0_i_4_n_9\,
      I1 => \out_pix_2_fu_82_p2__1_carry__0_i_14_n_9\,
      I2 => \out_pix_2_fu_82_p2__1_carry__0_i_18_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry__0_i_8_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_2\(6),
      I1 => \out_pix_2_reg_119_reg[10]_1\(6),
      I2 => \out_pix_2_reg_119_reg[10]_3\(5),
      O => \out_pix_2_fu_82_p2__1_carry__0_i_9_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_2_fu_82_p2__1_carry__0_n_9\,
      CO(3 downto 1) => \NLW_out_pix_2_fu_82_p2__1_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \out_pix_2_fu_82_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_out_pix_2_fu_82_p2__1_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => out_pix_2_fu_82_p2(10 downto 9),
      S(3 downto 1) => B"001",
      S(0) => \out_pix_2_fu_82_p2__1_carry__1_i_1_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080E0E8F0E8F8FEF"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__1_carry__1_i_2_n_9\,
      I1 => \out_pix_2_reg_119_reg[10]_0\(7),
      I2 => \out_pix_2_reg_119_reg[10]_3\(7),
      I3 => \out_pix_2_reg_119_reg[10]_3\(6),
      I4 => \out_pix_2_reg_119_reg[10]_2\(7),
      I5 => \out_pix_2_reg_119_reg[10]_1\(7),
      O => \out_pix_2_fu_82_p2__1_carry__1_i_1_n_9\
    );
\out_pix_2_fu_82_p2__1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_3\(5),
      I1 => \out_pix_2_reg_119_reg[10]_2\(6),
      I2 => \out_pix_2_reg_119_reg[10]_1\(6),
      O => \out_pix_2_fu_82_p2__1_carry__1_i_2_n_9\
    );
\out_pix_2_fu_82_p2__1_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__1_carry_i_8_n_9\,
      I1 => \out_pix_2_reg_119_reg[10]_3\(1),
      I2 => \out_pix_2_reg_119_reg[10]_1\(2),
      I3 => \out_pix_2_fu_82_p2__1_carry_i_9_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry_i_1_n_9\
    );
\out_pix_2_fu_82_p2__1_carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_3\(1),
      I1 => \out_pix_2_reg_119_reg[10]_1\(2),
      O => \out_pix_2_fu_82_p2__1_carry_i_10_n_9\
    );
\out_pix_2_fu_82_p2__1_carry_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_2\(1),
      I1 => \out_pix_2_reg_119_reg[10]_1\(1),
      I2 => \out_pix_2_reg_119_reg[10]_3\(0),
      O => \out_pix_2_fu_82_p2__1_carry_i_11_n_9\
    );
\out_pix_2_fu_82_p2__1_carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_3\(1),
      I1 => \out_pix_2_reg_119_reg[10]_1\(2),
      O => \out_pix_2_fu_82_p2__1_carry_i_12_n_9\
    );
\out_pix_2_fu_82_p2__1_carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_2\(3),
      I1 => \out_pix_2_reg_119_reg[10]_1\(3),
      I2 => \out_pix_2_reg_119_reg[10]_3\(2),
      O => \out_pix_2_fu_82_p2__1_carry_i_13_n_9\
    );
\out_pix_2_fu_82_p2__1_carry_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_3\(0),
      I1 => \out_pix_2_reg_119_reg[10]_2\(1),
      I2 => \out_pix_2_reg_119_reg[10]_1\(1),
      O => \out_pix_2_fu_82_p2__1_carry_i_14_n_9\
    );
\out_pix_2_fu_82_p2__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0909099F099F9F9F"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_2\(2),
      I1 => \out_pix_2_reg_119_reg[10]_0\(2),
      I2 => \out_pix_2_fu_82_p2__1_carry_i_10_n_9\,
      I3 => \out_pix_2_reg_119_reg[10]_3\(0),
      I4 => \out_pix_2_reg_119_reg[10]_2\(1),
      I5 => \out_pix_2_reg_119_reg[10]_1\(1),
      O => \out_pix_2_fu_82_p2__1_carry_i_2_n_9\
    );
\out_pix_2_fu_82_p2__1_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88E8E8EE"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__1_carry_i_11_n_9\,
      I1 => \out_pix_2_reg_119_reg[10]_0\(1),
      I2 => \out_pix_2_reg_119_reg[10]_0\(0),
      I3 => \out_pix_2_reg_119_reg[10]_2\(0),
      I4 => \out_pix_2_reg_119_reg[10]_1\(0),
      O => \out_pix_2_fu_82_p2__1_carry_i_3_n_9\
    );
\out_pix_2_fu_82_p2__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595565666566A6AA"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__1_carry_i_9_n_9\,
      I1 => \out_pix_2_fu_82_p2__1_carry_i_12_n_9\,
      I2 => \out_pix_2_reg_119_reg[10]_2\(2),
      I3 => \out_pix_2_reg_119_reg[10]_0\(2),
      I4 => \out_pix_2_reg_119_reg[10]_0\(3),
      I5 => \out_pix_2_fu_82_p2__1_carry_i_13_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry_i_4_n_9\
    );
\out_pix_2_fu_82_p2__1_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__1_carry_i_2_n_9\,
      I1 => \out_pix_2_reg_119_reg[10]_3\(1),
      I2 => \out_pix_2_reg_119_reg[10]_1\(2),
      I3 => \out_pix_2_fu_82_p2__1_carry_i_8_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry_i_5_n_9\
    );
\out_pix_2_fu_82_p2__1_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__1_carry_i_3_n_9\,
      I1 => \out_pix_2_reg_119_reg[10]_1\(2),
      I2 => \out_pix_2_reg_119_reg[10]_3\(1),
      I3 => \out_pix_2_reg_119_reg[10]_2\(2),
      I4 => \out_pix_2_reg_119_reg[10]_0\(2),
      I5 => \out_pix_2_fu_82_p2__1_carry_i_14_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry_i_6_n_9\
    );
\out_pix_2_fu_82_p2__1_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \out_pix_2_fu_82_p2__1_carry_i_11_n_9\,
      I1 => \out_pix_2_reg_119_reg[10]_0\(1),
      I2 => \out_pix_2_reg_119_reg[10]_0\(0),
      I3 => \out_pix_2_reg_119_reg[10]_2\(0),
      I4 => \out_pix_2_reg_119_reg[10]_1\(0),
      O => \out_pix_2_fu_82_p2__1_carry_i_7_n_9\
    );
\out_pix_2_fu_82_p2__1_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966969969669"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_3\(2),
      I1 => \out_pix_2_reg_119_reg[10]_1\(3),
      I2 => \out_pix_2_reg_119_reg[10]_2\(3),
      I3 => \out_pix_2_reg_119_reg[10]_0\(3),
      I4 => \out_pix_2_reg_119_reg[10]_0\(2),
      I5 => \out_pix_2_reg_119_reg[10]_2\(2),
      O => \out_pix_2_fu_82_p2__1_carry_i_8_n_9\
    );
\out_pix_2_fu_82_p2__1_carry_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_1\(3),
      I1 => \out_pix_2_reg_119_reg[10]_2\(3),
      I2 => \out_pix_2_reg_119_reg[10]_3\(2),
      I3 => \out_pix_2_reg_119_reg[10]_0\(4),
      I4 => \out_pix_2_fu_82_p2__1_carry__0_i_13_n_9\,
      O => \out_pix_2_fu_82_p2__1_carry_i_9_n_9\
    );
\out_pix_2_reg_119[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[10]_0\(0),
      I1 => \out_pix_2_reg_119_reg[10]_1\(0),
      I2 => \out_pix_2_reg_119_reg[10]_2\(0),
      O => out_pix_2_fu_82_p2(0)
    );
\out_pix_2_reg_119_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(0),
      Q => out_pix_2_reg_119(0),
      R => '0'
    );
\out_pix_2_reg_119_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(10),
      Q => out_pix_2_reg_119(10),
      R => '0'
    );
\out_pix_2_reg_119_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(1),
      Q => out_pix_2_reg_119(1),
      R => '0'
    );
\out_pix_2_reg_119_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(2),
      Q => out_pix_2_reg_119(2),
      R => '0'
    );
\out_pix_2_reg_119_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(3),
      Q => out_pix_2_reg_119(3),
      R => '0'
    );
\out_pix_2_reg_119_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(4),
      Q => out_pix_2_reg_119(4),
      R => '0'
    );
\out_pix_2_reg_119_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(5),
      Q => out_pix_2_reg_119(5),
      R => '0'
    );
\out_pix_2_reg_119_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(6),
      Q => out_pix_2_reg_119(6),
      R => '0'
    );
\out_pix_2_reg_119_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(7),
      Q => out_pix_2_reg_119(7),
      R => '0'
    );
\out_pix_2_reg_119_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(8),
      Q => out_pix_2_reg_119(8),
      R => '0'
    );
\out_pix_2_reg_119_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_pix_2_fu_82_p2(9),
      Q => out_pix_2_reg_119(9),
      R => '0'
    );
\out_pix_fu_104_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_fu_104_p2__1_carry_n_9\,
      CO(2) => \out_pix_fu_104_p2__1_carry_n_10\,
      CO(1) => \out_pix_fu_104_p2__1_carry_n_11\,
      CO(0) => \out_pix_fu_104_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_fu_104_p2__1_carry_i_1_n_9\,
      DI(2) => \out_pix_fu_104_p2__1_carry_i_2_n_9\,
      DI(1) => M01_fu_88_p3(1),
      DI(0) => out_pix_2_reg_119(0),
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \out_pix_fu_104_p2__1_carry_i_3_n_9\,
      S(2) => \out_pix_fu_104_p2__1_carry_i_4_n_9\,
      S(1) => \out_pix_fu_104_p2__1_carry_i_5_n_9\,
      S(0) => \out_pix_fu_104_p2__1_carry_i_6_n_9\
    );
\out_pix_fu_104_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_104_p2__1_carry_n_9\,
      CO(3) => \out_pix_fu_104_p2__1_carry__0_n_9\,
      CO(2) => \out_pix_fu_104_p2__1_carry__0_n_10\,
      CO(1) => \out_pix_fu_104_p2__1_carry__0_n_11\,
      CO(0) => \out_pix_fu_104_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_fu_104_p2__1_carry__0_i_1_n_9\,
      DI(2) => \out_pix_fu_104_p2__1_carry__0_i_2_n_9\,
      DI(1) => \out_pix_fu_104_p2__1_carry__0_i_3_n_9\,
      DI(0) => \out_pix_fu_104_p2__1_carry__0_i_4_n_9\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \out_pix_fu_104_p2__1_carry__0_i_5_n_9\,
      S(2) => \out_pix_fu_104_p2__1_carry__0_i_6_n_9\,
      S(1) => \out_pix_fu_104_p2__1_carry__0_i_7_n_9\,
      S(0) => \out_pix_fu_104_p2__1_carry__0_i_8_n_9\
    );
\out_pix_fu_104_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[7]\(6),
      I1 => M01_fu_88_p3(6),
      I2 => out_pix_2_reg_119(6),
      O => \out_pix_fu_104_p2__1_carry__0_i_1_n_9\
    );
\out_pix_fu_104_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[7]\(5),
      I1 => M01_fu_88_p3(5),
      I2 => out_pix_2_reg_119(5),
      O => \out_pix_fu_104_p2__1_carry__0_i_2_n_9\
    );
\out_pix_fu_104_p2__1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[7]\(4),
      I1 => M01_fu_88_p3(4),
      I2 => out_pix_2_reg_119(4),
      O => \out_pix_fu_104_p2__1_carry__0_i_3_n_9\
    );
\out_pix_fu_104_p2__1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[7]\(3),
      I1 => M01_fu_88_p3(3),
      I2 => out_pix_2_reg_119(3),
      O => \out_pix_fu_104_p2__1_carry__0_i_4_n_9\
    );
\out_pix_fu_104_p2__1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_fu_104_p2__1_carry__0_i_1_n_9\,
      I1 => out_pix_2_reg_119(7),
      I2 => \ap_return_1_int_reg_reg[7]\(7),
      I3 => M01_fu_88_p3(7),
      O => \out_pix_fu_104_p2__1_carry__0_i_5_n_9\
    );
\out_pix_fu_104_p2__1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[7]\(6),
      I1 => M01_fu_88_p3(6),
      I2 => out_pix_2_reg_119(6),
      I3 => \out_pix_fu_104_p2__1_carry__0_i_2_n_9\,
      O => \out_pix_fu_104_p2__1_carry__0_i_6_n_9\
    );
\out_pix_fu_104_p2__1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[7]\(5),
      I1 => M01_fu_88_p3(5),
      I2 => out_pix_2_reg_119(5),
      I3 => \out_pix_fu_104_p2__1_carry__0_i_3_n_9\,
      O => \out_pix_fu_104_p2__1_carry__0_i_7_n_9\
    );
\out_pix_fu_104_p2__1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[7]\(4),
      I1 => M01_fu_88_p3(4),
      I2 => out_pix_2_reg_119(4),
      I3 => \out_pix_fu_104_p2__1_carry__0_i_4_n_9\,
      O => \out_pix_fu_104_p2__1_carry__0_i_8_n_9\
    );
\out_pix_fu_104_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_104_p2__1_carry__0_n_9\,
      CO(3) => \out_pix_fu_104_p2__1_carry__1_n_9\,
      CO(2) => \out_pix_fu_104_p2__1_carry__1_n_10\,
      CO(1) => \out_pix_fu_104_p2__1_carry__1_n_11\,
      CO(0) => \out_pix_fu_104_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => out_pix_2_reg_119(9),
      DI(0) => \out_pix_fu_104_p2__1_carry__1_i_1_n_9\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => out_pix_2_reg_119(10),
      S(2) => out_pix_2_reg_119(10),
      S(1) => \out_pix_fu_104_p2__1_carry__1_i_2_n_9\,
      S(0) => \out_pix_fu_104_p2__1_carry__1_i_3_n_9\
    );
\out_pix_fu_104_p2__1_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[7]\(7),
      I1 => M01_fu_88_p3(7),
      I2 => out_pix_2_reg_119(7),
      O => \out_pix_fu_104_p2__1_carry__1_i_1_n_9\
    );
\out_pix_fu_104_p2__1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_pix_2_reg_119(8),
      I1 => M01_fu_88_p3(8),
      I2 => out_pix_2_reg_119(9),
      O => \out_pix_fu_104_p2__1_carry__1_i_2_n_9\
    );
\out_pix_fu_104_p2__1_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => out_pix_2_reg_119(7),
      I1 => M01_fu_88_p3(7),
      I2 => \ap_return_1_int_reg_reg[7]\(7),
      I3 => out_pix_2_reg_119(8),
      I4 => M01_fu_88_p3(8),
      O => \out_pix_fu_104_p2__1_carry__1_i_3_n_9\
    );
\out_pix_fu_104_p2__1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_104_p2__1_carry__1_n_9\,
      CO(3 downto 2) => \NLW_out_pix_fu_104_p2__1_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \out_pix_fu_104_p2__1_carry__2_n_11\,
      CO(0) => \out_pix_fu_104_p2__1_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_out_pix_fu_104_p2__1_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(14 downto 12),
      S(3) => '0',
      S(2) => out_pix_2_reg_119(10),
      S(1) => out_pix_2_reg_119(10),
      S(0) => out_pix_2_reg_119(10)
    );
\out_pix_fu_104_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[7]\(2),
      I1 => M01_fu_88_p3(2),
      I2 => out_pix_2_reg_119(2),
      O => \out_pix_fu_104_p2__1_carry_i_1_n_9\
    );
\out_pix_fu_104_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => M01_fu_88_p3(2),
      I1 => \ap_return_1_int_reg_reg[7]\(2),
      I2 => out_pix_2_reg_119(2),
      O => \out_pix_fu_104_p2__1_carry_i_2_n_9\
    );
\out_pix_fu_104_p2__1_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[7]\(3),
      I1 => M01_fu_88_p3(3),
      I2 => out_pix_2_reg_119(3),
      I3 => \out_pix_fu_104_p2__1_carry_i_1_n_9\,
      O => \out_pix_fu_104_p2__1_carry_i_3_n_9\
    );
\out_pix_fu_104_p2__1_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[7]\(2),
      I1 => M01_fu_88_p3(2),
      I2 => out_pix_2_reg_119(2),
      I3 => \ap_return_1_int_reg_reg[7]\(1),
      I4 => out_pix_2_reg_119(1),
      O => \out_pix_fu_104_p2__1_carry_i_4_n_9\
    );
\out_pix_fu_104_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ap_return_1_int_reg_reg[7]\(1),
      I1 => out_pix_2_reg_119(1),
      I2 => M01_fu_88_p3(1),
      O => \out_pix_fu_104_p2__1_carry_i_5_n_9\
    );
\out_pix_fu_104_p2__1_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_pix_2_reg_119(0),
      I1 => \ap_return_1_int_reg_reg[7]\(0),
      O => \out_pix_fu_104_p2__1_carry_i_6_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s_28 is
  port (
    \out_pix_2_reg_119_reg[0]_0\ : out STD_LOGIC;
    \out_pix_2_reg_119_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \GradientValuesY_reg_740_reg[15]\ : in STD_LOGIC;
    \GradientValuesY_reg_740_reg[15]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_pix_2_reg_119_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_pix_2_reg_119_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_pix_2_reg_119_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s_28 : entity is "sobel_accel_xFGradientY3x3_16_4_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s_28;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s_28 is
  signal \out_pix_2_reg_119[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \^out_pix_2_reg_119_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GradientValuesY_reg_740[15]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_return_1_int_reg[15]_i_1\ : label is "soft_lutpair95";
begin
  \out_pix_2_reg_119_reg[0]_0\ <= \^out_pix_2_reg_119_reg[0]_0\;
\GradientValuesY_reg_740[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^out_pix_2_reg_119_reg[0]_0\,
      I1 => \GradientValuesY_reg_740_reg[15]\,
      I2 => \GradientValuesY_reg_740_reg[15]_0\,
      I3 => Q(0),
      O => \out_pix_2_reg_119_reg[0]_1\(0)
    );
\ap_return_1_int_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out_pix_2_reg_119_reg[0]_0\,
      I1 => \GradientValuesY_reg_740_reg[15]\,
      O => D(0)
    );
\out_pix_2_reg_119[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_2_reg_119_reg[0]_2\(0),
      I1 => \out_pix_2_reg_119_reg[0]_3\(0),
      I2 => \out_pix_2_reg_119_reg[0]_4\(0),
      O => \out_pix_2_reg_119[0]_i_1__0_n_9\
    );
\out_pix_2_reg_119_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_reg_119[0]_i_1__0_n_9\,
      Q => \^out_pix_2_reg_119_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb is
  port (
    \bottom_1_reg_599_reg[0]\ : out STD_LOGIC;
    \trunc_ln311_reg_594_reg[0]\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2_1 : in STD_LOGIC;
    ram_reg_2_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    buf_1_we1 : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_3 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_4 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb : entity is "sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 92160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_1_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_1_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_1_U/ram_reg_2";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 4095;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 18;
  attribute ram_slice_end of ram_reg_2 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_3(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => ram_reg_2_4(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => ram_reg_2_4(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => buf_1_we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => buf_1_we1,
      WEA(2) => buf_1_we1,
      WEA(1) => buf_1_we1,
      WEA(0) => buf_1_we1,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => ram_reg_2_0(0),
      I1 => ram_reg_2_1,
      I2 => ram_reg_2_0(1),
      I3 => ram_reg_2_2(0),
      O => \trunc_ln311_reg_594_reg[0]\
    );
\ram_reg_0_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \bottom_1_reg_599_reg[0]\
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_3(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => ram_reg_2_4(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => ram_reg_2_4(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(16 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(17),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => buf_1_we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => buf_1_we1,
      WEA(2) => buf_1_we1,
      WEA(1) => buf_1_we1,
      WEA(0) => buf_1_we1,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_3(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => ram_reg_2_4(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => q0(23 downto 18),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => buf_1_we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => buf_1_we1,
      WEA(2) => buf_1_we1,
      WEA(1) => buf_1_we1,
      WEA(0) => buf_1_we1,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb_21 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb_21 : entity is "sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb_21;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb_21 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 92160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_2_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_2_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_2_U/ram_reg_2";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 4095;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 18;
  attribute ram_slice_end of ram_reg_2 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => ram_reg_2_0(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => ram_reg_2_0(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => ram_reg_2_0(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => ram_reg_2_0(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(16 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(17),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => ram_reg_2_0(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => q0(23 downto 18),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb_22 is
  port (
    \trunc_ln311_reg_594_reg[0]\ : out STD_LOGIC;
    \trunc_ln311_reg_594_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bottom_1_reg_599_reg[0]\ : out STD_LOGIC;
    \tp_1_reg_609_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \mid_1_reg_604_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2_1 : in STD_LOGIC;
    \src_buf3_2_reg_717_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_buf3_2_reg_717_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_buf1_2_reg_705_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf2_2_reg_711_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb_22 : entity is "sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb_22;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb_22 is
  signal buf_q0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 92160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_i_27 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of ram_reg_0_i_29 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of ram_reg_0_i_31 : label is "soft_lutpair65";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "inst/Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_U/ram_reg_2";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 4095;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 18;
  attribute ram_slice_end of ram_reg_2 : label is 23;
  attribute SOFT_HLUTNM of \src_buf3_2_reg_717[0]_i_1\ : label is "soft_lutpair65";
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => buf_q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => buf_q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_2_0(0),
      I2 => Q(1),
      I3 => ram_reg_2_1,
      O => \trunc_ln311_reg_594_reg[0]\
    );
ram_reg_0_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_2_0(0),
      I2 => Q(0),
      O => \trunc_ln311_reg_594_reg[1]\
    );
ram_reg_0_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => \src_buf3_2_reg_717_reg[0]\(1),
      O => \bottom_1_reg_599_reg[0]\
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d1(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d1(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => buf_q0(16 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => buf_q0(17),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => d1(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => buf_q0(23 downto 18),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\src_buf1_2_reg_705[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(0),
      I2 => q0(0),
      I3 => \src_buf3_2_reg_717_reg[23]\(0),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(0)
    );
\src_buf1_2_reg_705[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(10),
      I2 => q0(10),
      I3 => \src_buf3_2_reg_717_reg[23]\(10),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(10)
    );
\src_buf1_2_reg_705[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(11),
      I2 => q0(11),
      I3 => \src_buf3_2_reg_717_reg[23]\(11),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(11)
    );
\src_buf1_2_reg_705[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(12),
      I2 => q0(12),
      I3 => \src_buf3_2_reg_717_reg[23]\(12),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(12)
    );
\src_buf1_2_reg_705[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(13),
      I2 => q0(13),
      I3 => \src_buf3_2_reg_717_reg[23]\(13),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(13)
    );
\src_buf1_2_reg_705[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(14),
      I2 => q0(14),
      I3 => \src_buf3_2_reg_717_reg[23]\(14),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(14)
    );
\src_buf1_2_reg_705[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(15),
      I2 => q0(15),
      I3 => \src_buf3_2_reg_717_reg[23]\(15),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(15)
    );
\src_buf1_2_reg_705[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(16),
      I2 => q0(16),
      I3 => \src_buf3_2_reg_717_reg[23]\(16),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(16)
    );
\src_buf1_2_reg_705[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(17),
      I2 => q0(17),
      I3 => \src_buf3_2_reg_717_reg[23]\(17),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(17)
    );
\src_buf1_2_reg_705[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(18),
      I2 => q0(18),
      I3 => \src_buf3_2_reg_717_reg[23]\(18),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(18)
    );
\src_buf1_2_reg_705[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(19),
      I2 => q0(19),
      I3 => \src_buf3_2_reg_717_reg[23]\(19),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(19)
    );
\src_buf1_2_reg_705[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(1),
      I2 => q0(1),
      I3 => \src_buf3_2_reg_717_reg[23]\(1),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(1)
    );
\src_buf1_2_reg_705[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(20),
      I2 => q0(20),
      I3 => \src_buf3_2_reg_717_reg[23]\(20),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(20)
    );
\src_buf1_2_reg_705[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(21),
      I2 => q0(21),
      I3 => \src_buf3_2_reg_717_reg[23]\(21),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(21)
    );
\src_buf1_2_reg_705[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(22),
      I2 => q0(22),
      I3 => \src_buf3_2_reg_717_reg[23]\(22),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(22)
    );
\src_buf1_2_reg_705[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(23),
      I2 => q0(23),
      I3 => \src_buf3_2_reg_717_reg[23]\(23),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(23)
    );
\src_buf1_2_reg_705[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(2),
      I2 => q0(2),
      I3 => \src_buf3_2_reg_717_reg[23]\(2),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(2)
    );
\src_buf1_2_reg_705[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(3),
      I2 => q0(3),
      I3 => \src_buf3_2_reg_717_reg[23]\(3),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(3)
    );
\src_buf1_2_reg_705[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(4),
      I2 => q0(4),
      I3 => \src_buf3_2_reg_717_reg[23]\(4),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(4)
    );
\src_buf1_2_reg_705[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(5),
      I2 => q0(5),
      I3 => \src_buf3_2_reg_717_reg[23]\(5),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(5)
    );
\src_buf1_2_reg_705[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(6),
      I2 => q0(6),
      I3 => \src_buf3_2_reg_717_reg[23]\(6),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(6)
    );
\src_buf1_2_reg_705[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(7),
      I2 => q0(7),
      I3 => \src_buf3_2_reg_717_reg[23]\(7),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(7)
    );
\src_buf1_2_reg_705[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(8),
      I2 => q0(8),
      I3 => \src_buf3_2_reg_717_reg[23]\(8),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(8)
    );
\src_buf1_2_reg_705[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(9),
      I2 => q0(9),
      I3 => \src_buf3_2_reg_717_reg[23]\(9),
      I4 => \src_buf1_2_reg_705_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(9)
    );
\src_buf2_2_reg_711[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(0),
      I2 => q0(0),
      I3 => \src_buf3_2_reg_717_reg[23]\(0),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(0)
    );
\src_buf2_2_reg_711[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(10),
      I2 => q0(10),
      I3 => \src_buf3_2_reg_717_reg[23]\(10),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(10)
    );
\src_buf2_2_reg_711[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(11),
      I2 => q0(11),
      I3 => \src_buf3_2_reg_717_reg[23]\(11),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(11)
    );
\src_buf2_2_reg_711[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(12),
      I2 => q0(12),
      I3 => \src_buf3_2_reg_717_reg[23]\(12),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(12)
    );
\src_buf2_2_reg_711[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(13),
      I2 => q0(13),
      I3 => \src_buf3_2_reg_717_reg[23]\(13),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(13)
    );
\src_buf2_2_reg_711[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(14),
      I2 => q0(14),
      I3 => \src_buf3_2_reg_717_reg[23]\(14),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(14)
    );
\src_buf2_2_reg_711[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(15),
      I2 => q0(15),
      I3 => \src_buf3_2_reg_717_reg[23]\(15),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(15)
    );
\src_buf2_2_reg_711[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(16),
      I2 => q0(16),
      I3 => \src_buf3_2_reg_717_reg[23]\(16),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(16)
    );
\src_buf2_2_reg_711[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(17),
      I2 => q0(17),
      I3 => \src_buf3_2_reg_717_reg[23]\(17),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(17)
    );
\src_buf2_2_reg_711[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(18),
      I2 => q0(18),
      I3 => \src_buf3_2_reg_717_reg[23]\(18),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(18)
    );
\src_buf2_2_reg_711[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(19),
      I2 => q0(19),
      I3 => \src_buf3_2_reg_717_reg[23]\(19),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(19)
    );
\src_buf2_2_reg_711[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(1),
      I2 => q0(1),
      I3 => \src_buf3_2_reg_717_reg[23]\(1),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(1)
    );
\src_buf2_2_reg_711[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(20),
      I2 => q0(20),
      I3 => \src_buf3_2_reg_717_reg[23]\(20),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(20)
    );
\src_buf2_2_reg_711[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(21),
      I2 => q0(21),
      I3 => \src_buf3_2_reg_717_reg[23]\(21),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(21)
    );
\src_buf2_2_reg_711[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(22),
      I2 => q0(22),
      I3 => \src_buf3_2_reg_717_reg[23]\(22),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(22)
    );
\src_buf2_2_reg_711[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(23),
      I2 => q0(23),
      I3 => \src_buf3_2_reg_717_reg[23]\(23),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(23)
    );
\src_buf2_2_reg_711[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(2),
      I2 => q0(2),
      I3 => \src_buf3_2_reg_717_reg[23]\(2),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(2)
    );
\src_buf2_2_reg_711[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(3),
      I2 => q0(3),
      I3 => \src_buf3_2_reg_717_reg[23]\(3),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(3)
    );
\src_buf2_2_reg_711[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(4),
      I2 => q0(4),
      I3 => \src_buf3_2_reg_717_reg[23]\(4),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(4)
    );
\src_buf2_2_reg_711[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(5),
      I2 => q0(5),
      I3 => \src_buf3_2_reg_717_reg[23]\(5),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(5)
    );
\src_buf2_2_reg_711[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(6),
      I2 => q0(6),
      I3 => \src_buf3_2_reg_717_reg[23]\(6),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(6)
    );
\src_buf2_2_reg_711[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(7),
      I2 => q0(7),
      I3 => \src_buf3_2_reg_717_reg[23]\(7),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(7)
    );
\src_buf2_2_reg_711[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(8),
      I2 => q0(8),
      I3 => \src_buf3_2_reg_717_reg[23]\(8),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(8)
    );
\src_buf2_2_reg_711[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(9),
      I2 => q0(9),
      I3 => \src_buf3_2_reg_717_reg[23]\(9),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(9)
    );
\src_buf3_2_reg_717[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(0),
      I2 => q0(0),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(0),
      O => D(0)
    );
\src_buf3_2_reg_717[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(10),
      I2 => q0(10),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(10),
      O => D(10)
    );
\src_buf3_2_reg_717[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(11),
      I2 => q0(11),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(11),
      O => D(11)
    );
\src_buf3_2_reg_717[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(12),
      I2 => q0(12),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(12),
      O => D(12)
    );
\src_buf3_2_reg_717[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(13),
      I2 => q0(13),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(13),
      O => D(13)
    );
\src_buf3_2_reg_717[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(14),
      I2 => q0(14),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(14),
      O => D(14)
    );
\src_buf3_2_reg_717[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(15),
      I2 => q0(15),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(15),
      O => D(15)
    );
\src_buf3_2_reg_717[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(16),
      I2 => q0(16),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(16),
      O => D(16)
    );
\src_buf3_2_reg_717[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(17),
      I2 => q0(17),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(17),
      O => D(17)
    );
\src_buf3_2_reg_717[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(18),
      I2 => q0(18),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(18),
      O => D(18)
    );
\src_buf3_2_reg_717[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(19),
      I2 => q0(19),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(19),
      O => D(19)
    );
\src_buf3_2_reg_717[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(1),
      I2 => q0(1),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(1),
      O => D(1)
    );
\src_buf3_2_reg_717[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(20),
      I2 => q0(20),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(20),
      O => D(20)
    );
\src_buf3_2_reg_717[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(21),
      I2 => q0(21),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(21),
      O => D(21)
    );
\src_buf3_2_reg_717[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(22),
      I2 => q0(22),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(22),
      O => D(22)
    );
\src_buf3_2_reg_717[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(23),
      I2 => q0(23),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(23),
      O => D(23)
    );
\src_buf3_2_reg_717[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(2),
      I2 => q0(2),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(2),
      O => D(2)
    );
\src_buf3_2_reg_717[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(3),
      I2 => q0(3),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(3),
      O => D(3)
    );
\src_buf3_2_reg_717[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(4),
      I2 => q0(4),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(4),
      O => D(4)
    );
\src_buf3_2_reg_717[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(5),
      I2 => q0(5),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(5),
      O => D(5)
    );
\src_buf3_2_reg_717[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(6),
      I2 => q0(6),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(6),
      O => D(6)
    );
\src_buf3_2_reg_717[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(7),
      I2 => q0(7),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(7),
      O => D(7)
    );
\src_buf3_2_reg_717[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(8),
      I2 => q0(8),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(8),
      O => D(8)
    );
\src_buf3_2_reg_717[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(9),
      I2 => q0(9),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    ap_loop_init_int_reg_3 : out STD_LOGIC;
    ap_loop_init_int_reg_4 : out STD_LOGIC;
    ap_loop_init : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \axi_data_reg_138_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln77_fu_107_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln77_fu_107_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln77_fu_107_p2_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_02_fu_60_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_02_fu_60_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    img_inp_TVALID_int_regslice : in STD_LOGIC;
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addr : in STD_LOGIC;
    \icmp_ln77_fu_107_p2_carry__0_i_7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln77_fu_107_p2_carry__0_i_7_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    in_mat_rows_c_full_n : in STD_LOGIC;
    in_mat_cols_c_full_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_reg_138_reg[23]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_reg_138_reg[23]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat : entity is "sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat";
end sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_9 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal \icmp_ln77_fu_107_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln77_fu_107_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln77_fu_107_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln77_fu_107_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln77_fu_107_p2_carry__1_n_10\ : STD_LOGIC;
  signal \icmp_ln77_fu_107_p2_carry__1_n_11\ : STD_LOGIC;
  signal \icmp_ln77_fu_107_p2_carry__1_n_12\ : STD_LOGIC;
  signal \icmp_ln77_fu_107_p2_carry__1_n_9\ : STD_LOGIC;
  signal \icmp_ln77_fu_107_p2_carry__2_n_10\ : STD_LOGIC;
  signal \icmp_ln77_fu_107_p2_carry__2_n_11\ : STD_LOGIC;
  signal \icmp_ln77_fu_107_p2_carry__2_n_12\ : STD_LOGIC;
  signal icmp_ln77_fu_107_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln77_fu_107_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln77_fu_107_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln77_fu_107_p2_carry_n_9 : STD_LOGIC;
  signal \j_02_fu_60_reg_n_9_[11]\ : STD_LOGIC;
  signal \j_02_fu_60_reg_n_9_[1]\ : STD_LOGIC;
  signal \j_02_fu_60_reg_n_9_[3]\ : STD_LOGIC;
  signal \j_02_fu_60_reg_n_9_[5]\ : STD_LOGIC;
  signal \j_02_fu_60_reg_n_9_[7]\ : STD_LOGIC;
  signal \j_02_fu_60_reg_n_9_[9]\ : STD_LOGIC;
  signal j_5_fu_113_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_icmp_ln77_fu_107_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln77_fu_107_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln77_fu_107_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln77_fu_107_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln77_fu_107_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln77_fu_107_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln77_fu_107_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln77_fu_107_p2_carry__2\ : label is 11;
begin
  CO(0) <= \^co\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A000A000A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^co\(0),
      I2 => in_mat_data_full_n,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => img_inp_TVALID_int_regslice,
      I5 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      O => ap_enable_reg_pp0_iter1_i_1_n_9
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_9,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
\axi_data_reg_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(0),
      Q => \axi_data_reg_138_reg[23]_0\(0),
      R => '0'
    );
\axi_data_reg_138_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(10),
      Q => \axi_data_reg_138_reg[23]_0\(10),
      R => '0'
    );
\axi_data_reg_138_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(11),
      Q => \axi_data_reg_138_reg[23]_0\(11),
      R => '0'
    );
\axi_data_reg_138_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(12),
      Q => \axi_data_reg_138_reg[23]_0\(12),
      R => '0'
    );
\axi_data_reg_138_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(13),
      Q => \axi_data_reg_138_reg[23]_0\(13),
      R => '0'
    );
\axi_data_reg_138_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(14),
      Q => \axi_data_reg_138_reg[23]_0\(14),
      R => '0'
    );
\axi_data_reg_138_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(15),
      Q => \axi_data_reg_138_reg[23]_0\(15),
      R => '0'
    );
\axi_data_reg_138_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(16),
      Q => \axi_data_reg_138_reg[23]_0\(16),
      R => '0'
    );
\axi_data_reg_138_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(17),
      Q => \axi_data_reg_138_reg[23]_0\(17),
      R => '0'
    );
\axi_data_reg_138_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(18),
      Q => \axi_data_reg_138_reg[23]_0\(18),
      R => '0'
    );
\axi_data_reg_138_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(19),
      Q => \axi_data_reg_138_reg[23]_0\(19),
      R => '0'
    );
\axi_data_reg_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(1),
      Q => \axi_data_reg_138_reg[23]_0\(1),
      R => '0'
    );
\axi_data_reg_138_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(20),
      Q => \axi_data_reg_138_reg[23]_0\(20),
      R => '0'
    );
\axi_data_reg_138_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(21),
      Q => \axi_data_reg_138_reg[23]_0\(21),
      R => '0'
    );
\axi_data_reg_138_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(22),
      Q => \axi_data_reg_138_reg[23]_0\(22),
      R => '0'
    );
\axi_data_reg_138_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(23),
      Q => \axi_data_reg_138_reg[23]_0\(23),
      R => '0'
    );
\axi_data_reg_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(2),
      Q => \axi_data_reg_138_reg[23]_0\(2),
      R => '0'
    );
\axi_data_reg_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(3),
      Q => \axi_data_reg_138_reg[23]_0\(3),
      R => '0'
    );
\axi_data_reg_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(4),
      Q => \axi_data_reg_138_reg[23]_0\(4),
      R => '0'
    );
\axi_data_reg_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(5),
      Q => \axi_data_reg_138_reg[23]_0\(5),
      R => '0'
    );
\axi_data_reg_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(6),
      Q => \axi_data_reg_138_reg[23]_0\(6),
      R => '0'
    );
\axi_data_reg_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(7),
      Q => \axi_data_reg_138_reg[23]_0\(7),
      R => '0'
    );
\axi_data_reg_138_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(8),
      Q => \axi_data_reg_138_reg[23]_0\(8),
      R => '0'
    );
\axi_data_reg_138_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(9),
      Q => \axi_data_reg_138_reg[23]_0\(9),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_20
     port map (
      CO(0) => \^co\(0),
      D(11 downto 0) => D(11 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_9,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_10,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_11,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_12,
      Q(11) => \j_02_fu_60_reg_n_9_[11]\,
      Q(10) => \^q\(5),
      Q(9) => \j_02_fu_60_reg_n_9_[9]\,
      Q(8) => \^q\(4),
      Q(7) => \j_02_fu_60_reg_n_9_[7]\,
      Q(6) => \^q\(3),
      Q(5) => \j_02_fu_60_reg_n_9_[5]\,
      Q(4) => \^q\(2),
      Q(3) => \j_02_fu_60_reg_n_9_[3]\,
      Q(2) => \^q\(1),
      Q(1) => \j_02_fu_60_reg_n_9_[1]\,
      Q(0) => \^q\(0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_36,
      addr => addr,
      \ap_CS_fsm_reg[0]\(1 downto 0) => \ap_CS_fsm_reg[0]\(1 downto 0),
      \ap_CS_fsm_reg[1]\(2 downto 0) => \ap_CS_fsm_reg[1]_0\(2 downto 0),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_1\,
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      ap_loop_init => ap_loop_init,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg_0,
      ap_loop_init_int_reg_2 => ap_loop_init_int_reg_1,
      ap_loop_init_int_reg_3 => ap_loop_init_int_reg_2,
      ap_loop_init_int_reg_4 => ap_loop_init_int_reg_3,
      ap_loop_init_int_reg_5 => ap_loop_init_int_reg_4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      \icmp_ln77_fu_107_p2_carry__0_i_7\(5 downto 0) => \icmp_ln77_fu_107_p2_carry__0_i_7\(5 downto 0),
      \icmp_ln77_fu_107_p2_carry__0_i_7_0\(5 downto 0) => \icmp_ln77_fu_107_p2_carry__0_i_7_0\(5 downto 0),
      img_inp_TVALID_int_regslice => img_inp_TVALID_int_regslice,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_data_full_n => in_mat_data_full_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      \j_02_fu_60_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      \j_02_fu_60_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      \j_02_fu_60_reg[11]\(11 downto 0) => j_5_fu_113_p2(11 downto 0),
      \j_02_fu_60_reg[11]_0\ => \^ap_enable_reg_pp0_iter1\
    );
grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888F888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(1),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => in_mat_data_full_n,
      I5 => \^co\(0),
      O => \ap_CS_fsm_reg[1]\
    );
icmp_ln77_fu_107_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln77_fu_107_p2_carry_n_9,
      CO(2) => icmp_ln77_fu_107_p2_carry_n_10,
      CO(1) => icmp_ln77_fu_107_p2_carry_n_11,
      CO(0) => icmp_ln77_fu_107_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_9,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_10,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_11,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_12,
      O(3 downto 0) => NLW_icmp_ln77_fu_107_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\icmp_ln77_fu_107_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln77_fu_107_p2_carry_n_9,
      CO(3) => \icmp_ln77_fu_107_p2_carry__0_n_9\,
      CO(2) => \icmp_ln77_fu_107_p2_carry__0_n_10\,
      CO(1) => \icmp_ln77_fu_107_p2_carry__0_n_11\,
      CO(0) => \icmp_ln77_fu_107_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      O(3 downto 0) => \NLW_icmp_ln77_fu_107_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln77_fu_107_p2_carry__1_0\(3 downto 0)
    );
\icmp_ln77_fu_107_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln77_fu_107_p2_carry__0_n_9\,
      CO(3) => \icmp_ln77_fu_107_p2_carry__1_n_9\,
      CO(2) => \icmp_ln77_fu_107_p2_carry__1_n_10\,
      CO(1) => \icmp_ln77_fu_107_p2_carry__1_n_11\,
      CO(0) => \icmp_ln77_fu_107_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln77_fu_107_p2_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln77_fu_107_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln77_fu_107_p2_carry__2_1\(3 downto 0)
    );
\icmp_ln77_fu_107_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln77_fu_107_p2_carry__1_n_9\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln77_fu_107_p2_carry__2_n_10\,
      CO(1) => \icmp_ln77_fu_107_p2_carry__2_n_11\,
      CO(0) => \icmp_ln77_fu_107_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \j_02_fu_60_reg[11]_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln77_fu_107_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \j_02_fu_60_reg[11]_1\(3 downto 0)
    );
\j_02_fu_60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(0),
      Q => \^q\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_02_fu_60_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(10),
      Q => \^q\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_02_fu_60_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(11),
      Q => \j_02_fu_60_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_02_fu_60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(1),
      Q => \j_02_fu_60_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_02_fu_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(2),
      Q => \^q\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_02_fu_60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(3),
      Q => \j_02_fu_60_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_02_fu_60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(4),
      Q => \^q\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_02_fu_60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(5),
      Q => \j_02_fu_60_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_02_fu_60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(6),
      Q => \^q\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_02_fu_60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(7),
      Q => \j_02_fu_60_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_02_fu_60_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(8),
      Q => \^q\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_02_fu_60_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(9),
      Q => \j_02_fu_60_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP is
  port (
    \tmp_10_reg_232_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    mOutPtr0_1 : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_10_reg_232_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    trunc_ln105_reg_237 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_data_empty_n : in STD_LOGIC;
    dst_1_data_full_n : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln81_fu_117_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rev_reg_170 : in STD_LOGIC;
    \tmp_10_reg_232[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \trunc_ln105_reg_237_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    p_dst_cols_channel_empty_n : in STD_LOGIC;
    p_dst_rows_channel_empty_n : in STD_LOGIC;
    shift_c_empty_n : in STD_LOGIC;
    \buf_reg_227_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP : entity is "sobel_accel_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP";
end sobel_design_sobel_accel_0_0_sobel_accel_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP is
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal buf_reg_227 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal col_6_fu_123_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \col_fu_64_reg_n_9_[0]\ : STD_LOGIC;
  signal \col_fu_64_reg_n_9_[10]\ : STD_LOGIC;
  signal \col_fu_64_reg_n_9_[11]\ : STD_LOGIC;
  signal \col_fu_64_reg_n_9_[12]\ : STD_LOGIC;
  signal \col_fu_64_reg_n_9_[1]\ : STD_LOGIC;
  signal \col_fu_64_reg_n_9_[2]\ : STD_LOGIC;
  signal \col_fu_64_reg_n_9_[3]\ : STD_LOGIC;
  signal \col_fu_64_reg_n_9_[4]\ : STD_LOGIC;
  signal \col_fu_64_reg_n_9_[5]\ : STD_LOGIC;
  signal \col_fu_64_reg_n_9_[6]\ : STD_LOGIC;
  signal \col_fu_64_reg_n_9_[7]\ : STD_LOGIC;
  signal \col_fu_64_reg_n_9_[8]\ : STD_LOGIC;
  signal \col_fu_64_reg_n_9_[9]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready : STD_LOGIC;
  signal icmp_ln81_fu_117_p2 : STD_LOGIC;
  signal \icmp_ln81_fu_117_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln81_fu_117_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln81_fu_117_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln81_fu_117_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln81_fu_117_p2_carry__0_n_12\ : STD_LOGIC;
  signal icmp_ln81_fu_117_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln81_fu_117_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln81_fu_117_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln81_fu_117_p2_carry_n_9 : STD_LOGIC;
  signal tmp_10_reg_232 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_10_reg_232[0]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[0]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[0]_i_4_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[0]_i_5_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[0]_i_6_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[1]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[1]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[1]_i_4_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[1]_i_5_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[2]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[2]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[2]_i_4_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[2]_i_5_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[3]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[3]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[3]_i_4_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[3]_i_5_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[3]_i_6_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[4]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[4]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[4]_i_4_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[4]_i_5_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[4]_i_6_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[5]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[5]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[5]_i_4_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[5]_i_5_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_10_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_11_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_12_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_13_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_14_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_15_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_16_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_17_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_18_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_19_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_20_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_21_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_22_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_23_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_24_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_25_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_26_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_4_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_5_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_6_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_7_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_8_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_232[6]_i_9_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[0]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[0]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[0]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[0]_i_5_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[0]_i_6_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[1]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[1]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[1]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[1]_i_5_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[2]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[2]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[2]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[2]_i_5_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[3]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[3]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[3]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[3]_i_5_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[3]_i_6_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[3]_i_7_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[4]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[4]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[4]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[4]_i_5_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[4]_i_6_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[4]_i_7_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[5]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[5]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[5]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[5]_i_5_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[5]_i_6_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[5]_i_7_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[6]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[6]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[6]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[6]_i_5_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[6]_i_6_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[6]_i_7_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[7]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[7]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[7]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[7]_i_5_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_237[7]_i_6_n_9\ : STD_LOGIC;
  signal trunc_ln97_fu_154_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_icmp_ln81_fu_117_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln81_fu_117_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_1 : label is "soft_lutpair186";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln81_fu_117_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln81_fu_117_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_10_reg_232[0]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \tmp_10_reg_232[0]_i_6\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \tmp_10_reg_232[1]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \tmp_10_reg_232[5]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \tmp_10_reg_232[5]_i_5\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \tmp_10_reg_232[6]_i_19\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[0]_i_4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[0]_i_5\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[0]_i_6\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[1]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[1]_i_5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[2]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[2]_i_5\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[3]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[4]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[4]_i_3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[4]_i_6\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[5]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[5]_i_3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[5]_i_6\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[6]_i_3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[6]_i_6\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[7]_i_3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_237[7]_i_6\ : label is "soft_lutpair184";
begin
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => p_dst_data_empty_n,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => dst_1_data_full_n,
      I4 => Q(2),
      O => push
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tmp_10_reg_232(3),
      I1 => tmp_10_reg_232(2),
      I2 => tmp_10_reg_232(1),
      I3 => tmp_10_reg_232(0),
      O => \tmp_10_reg_232_reg[3]_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFA8808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => p_dst_data_empty_n,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => dst_1_data_full_n,
      I4 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_9
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_9,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEA2FFA2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_dst_data_empty_n,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => dst_1_data_full_n,
      O => ap_enable_reg_pp0_iter3_i_1_n_9
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_9,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\buf_reg_227[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => p_dst_data_empty_n,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => dst_1_data_full_n,
      O => ap_block_pp0_stage0_subdone
    );
\buf_reg_227_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(0),
      Q => buf_reg_227(0),
      R => '0'
    );
\buf_reg_227_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(10),
      Q => buf_reg_227(10),
      R => '0'
    );
\buf_reg_227_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(11),
      Q => buf_reg_227(11),
      R => '0'
    );
\buf_reg_227_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(12),
      Q => buf_reg_227(12),
      R => '0'
    );
\buf_reg_227_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(13),
      Q => buf_reg_227(13),
      R => '0'
    );
\buf_reg_227_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(14),
      Q => buf_reg_227(14),
      R => '0'
    );
\buf_reg_227_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(15),
      Q => buf_reg_227(15),
      R => '0'
    );
\buf_reg_227_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(1),
      Q => buf_reg_227(1),
      R => '0'
    );
\buf_reg_227_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(2),
      Q => buf_reg_227(2),
      R => '0'
    );
\buf_reg_227_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(3),
      Q => buf_reg_227(3),
      R => '0'
    );
\buf_reg_227_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(4),
      Q => buf_reg_227(4),
      R => '0'
    );
\buf_reg_227_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(5),
      Q => buf_reg_227(5),
      R => '0'
    );
\buf_reg_227_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(6),
      Q => buf_reg_227(6),
      R => '0'
    );
\buf_reg_227_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(7),
      Q => buf_reg_227(7),
      R => '0'
    );
\buf_reg_227_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(8),
      Q => buf_reg_227(8),
      R => '0'
    );
\buf_reg_227_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_227_reg[15]_0\(9),
      Q => buf_reg_227(9),
      R => '0'
    );
\col_fu_64_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_123_p2(0),
      Q => \col_fu_64_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_64_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_123_p2(10),
      Q => \col_fu_64_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_64_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_123_p2(11),
      Q => \col_fu_64_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_64_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_123_p2(12),
      Q => \col_fu_64_reg_n_9_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_64_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_123_p2(1),
      Q => \col_fu_64_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_64_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_123_p2(2),
      Q => \col_fu_64_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_64_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_123_p2(3),
      Q => \col_fu_64_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_64_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_123_p2(4),
      Q => \col_fu_64_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_64_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_123_p2(5),
      Q => \col_fu_64_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_64_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_123_p2(6),
      Q => \col_fu_64_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_64_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_123_p2(7),
      Q => \col_fu_64_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_64_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_123_p2(8),
      Q => \col_fu_64_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_64_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_123_p2(9),
      Q => \col_fu_64_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
flow_control_loop_pipe_sequential_init_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_19
     port map (
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_17,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_18,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      E(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      Q(2 downto 0) => Q(2 downto 0),
      S(2) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_14,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_16,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \col_fu_64_reg[12]\(12 downto 0) => col_6_fu_123_p2(12 downto 0),
      \col_fu_64_reg[12]_0\(12) => \col_fu_64_reg_n_9_[12]\,
      \col_fu_64_reg[12]_0\(11) => \col_fu_64_reg_n_9_[11]\,
      \col_fu_64_reg[12]_0\(10) => \col_fu_64_reg_n_9_[10]\,
      \col_fu_64_reg[12]_0\(9) => \col_fu_64_reg_n_9_[9]\,
      \col_fu_64_reg[12]_0\(8) => \col_fu_64_reg_n_9_[8]\,
      \col_fu_64_reg[12]_0\(7) => \col_fu_64_reg_n_9_[7]\,
      \col_fu_64_reg[12]_0\(6) => \col_fu_64_reg_n_9_[6]\,
      \col_fu_64_reg[12]_0\(5) => \col_fu_64_reg_n_9_[5]\,
      \col_fu_64_reg[12]_0\(4) => \col_fu_64_reg_n_9_[4]\,
      \col_fu_64_reg[12]_0\(3) => \col_fu_64_reg_n_9_[3]\,
      \col_fu_64_reg[12]_0\(2) => \col_fu_64_reg_n_9_[2]\,
      \col_fu_64_reg[12]_0\(1) => \col_fu_64_reg_n_9_[1]\,
      \col_fu_64_reg[12]_0\(0) => \col_fu_64_reg_n_9_[0]\,
      dst_1_data_full_n => dst_1_data_full_n,
      grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready,
      grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(0) => icmp_ln81_fu_117_p2,
      \icmp_ln81_fu_117_p2_carry__0\(13 downto 0) => \icmp_ln81_fu_117_p2_carry__0_0\(13 downto 0),
      p_dst_cols_channel_empty_n => p_dst_cols_channel_empty_n,
      p_dst_data_empty_n => p_dst_data_empty_n,
      p_dst_rows_channel_empty_n => p_dst_rows_channel_empty_n,
      shift_c_empty_n => shift_c_empty_n,
      \width_reg_160_reg[12]\(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      \width_reg_160_reg[12]\(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      \width_reg_160_reg[12]\(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      \width_reg_160_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_21,
      \width_reg_160_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      \width_reg_160_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      \width_reg_160_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_24
    );
icmp_ln81_fu_117_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln81_fu_117_p2_carry_n_9,
      CO(2) => icmp_ln81_fu_117_p2_carry_n_10,
      CO(1) => icmp_ln81_fu_117_p2_carry_n_11,
      CO(0) => icmp_ln81_fu_117_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_17,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_18,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      O(3 downto 0) => NLW_icmp_ln81_fu_117_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_24
    );
\icmp_ln81_fu_117_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln81_fu_117_p2_carry_n_9,
      CO(3) => icmp_ln81_fu_117_p2,
      CO(2) => \icmp_ln81_fu_117_p2_carry__0_n_10\,
      CO(1) => \icmp_ln81_fu_117_p2_carry__0_n_11\,
      CO(0) => \icmp_ln81_fu_117_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \icmp_ln81_fu_117_p2_carry__0_i_1_n_9\,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      O(3 downto 0) => \NLW_icmp_ln81_fu_117_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln81_fu_117_p2_carry__0_i_5_n_9\,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_13
    );
\icmp_ln81_fu_117_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0_0\(14),
      I1 => \icmp_ln81_fu_117_p2_carry__0_0\(15),
      O => \icmp_ln81_fu_117_p2_carry__0_i_1_n_9\
    );
\icmp_ln81_fu_117_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln81_fu_117_p2_carry__0_0\(14),
      I1 => \icmp_ln81_fu_117_p2_carry__0_0\(15),
      O => \icmp_ln81_fu_117_p2_carry__0_i_5_n_9\
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000DFFFDFFF2000"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => p_dst_data_empty_n,
      I4 => push_2,
      I5 => mOutPtr(0),
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A22AAAAAAAAAAAA"
    )
        port map (
      I0 => push_2,
      I1 => Q(2),
      I2 => dst_1_data_full_n,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => p_dst_data_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => mOutPtr18_out
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A000000"
    )
        port map (
      I0 => Q(2),
      I1 => dst_1_data_full_n,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => p_dst_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => push_2,
      O => mOutPtr0_1
    );
\tmp_10_reg_232[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \tmp_10_reg_232[0]_i_2_n_9\,
      I1 => \tmp_10_reg_232[6]_i_6_n_9\,
      I2 => buf_reg_227(15),
      I3 => \tmp_10_reg_232[6]_i_4_n_9\,
      I4 => \tmp_10_reg_232[0]_i_3_n_9\,
      I5 => rev_reg_170,
      O => trunc_ln97_fu_154_p1(8)
    );
\tmp_10_reg_232[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_232[3]_i_5_n_9\,
      I1 => \tmp_10_reg_232[1]_i_4_n_9\,
      I2 => \trunc_ln105_reg_237_reg[0]_0\(0),
      I3 => \tmp_10_reg_232[2]_i_4_n_9\,
      I4 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I5 => \tmp_10_reg_232[0]_i_4_n_9\,
      O => \tmp_10_reg_232[0]_i_2_n_9\
    );
\tmp_10_reg_232[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_10_reg_232[0]_i_5_n_9\,
      I1 => \tmp_10_reg_232[6]_i_4_0\(0),
      I2 => \tmp_10_reg_232[1]_i_5_n_9\,
      O => \tmp_10_reg_232[0]_i_3_n_9\
    );
\tmp_10_reg_232[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => buf_reg_227(12),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I3 => buf_reg_227(15),
      I4 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I5 => buf_reg_227(8),
      O => \tmp_10_reg_232[0]_i_4_n_9\
    );
\tmp_10_reg_232[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => buf_reg_227(1),
      I1 => \tmp_10_reg_232[6]_i_4_0\(2),
      I2 => buf_reg_227(5),
      I3 => \tmp_10_reg_232[6]_i_4_0\(3),
      I4 => \tmp_10_reg_232[6]_i_4_0\(1),
      I5 => \tmp_10_reg_232[0]_i_6_n_9\,
      O => \tmp_10_reg_232[0]_i_5_n_9\
    );
\tmp_10_reg_232[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => buf_reg_227(3),
      I1 => \tmp_10_reg_232[6]_i_4_0\(2),
      I2 => buf_reg_227(7),
      I3 => \tmp_10_reg_232[6]_i_4_0\(3),
      O => \tmp_10_reg_232[0]_i_6_n_9\
    );
\tmp_10_reg_232[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \tmp_10_reg_232[1]_i_2_n_9\,
      I1 => \tmp_10_reg_232[6]_i_6_n_9\,
      I2 => buf_reg_227(15),
      I3 => \tmp_10_reg_232[6]_i_4_n_9\,
      I4 => \tmp_10_reg_232[1]_i_3_n_9\,
      I5 => rev_reg_170,
      O => trunc_ln97_fu_154_p1(9)
    );
\tmp_10_reg_232[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_232[4]_i_5_n_9\,
      I1 => \tmp_10_reg_232[2]_i_4_n_9\,
      I2 => \trunc_ln105_reg_237_reg[0]_0\(0),
      I3 => \tmp_10_reg_232[3]_i_5_n_9\,
      I4 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I5 => \tmp_10_reg_232[1]_i_4_n_9\,
      O => \tmp_10_reg_232[1]_i_2_n_9\
    );
\tmp_10_reg_232[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_10_reg_232[1]_i_5_n_9\,
      I1 => \tmp_10_reg_232[6]_i_4_0\(0),
      I2 => \tmp_10_reg_232[2]_i_5_n_9\,
      O => \tmp_10_reg_232[1]_i_3_n_9\
    );
\tmp_10_reg_232[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => buf_reg_227(13),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I3 => buf_reg_227(15),
      I4 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I5 => buf_reg_227(9),
      O => \tmp_10_reg_232[1]_i_4_n_9\
    );
\tmp_10_reg_232[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => buf_reg_227(2),
      I1 => \tmp_10_reg_232[6]_i_4_0\(2),
      I2 => buf_reg_227(6),
      I3 => \tmp_10_reg_232[6]_i_4_0\(3),
      I4 => \tmp_10_reg_232[6]_i_4_0\(1),
      I5 => \tmp_10_reg_232[3]_i_6_n_9\,
      O => \tmp_10_reg_232[1]_i_5_n_9\
    );
\tmp_10_reg_232[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \tmp_10_reg_232[2]_i_2_n_9\,
      I1 => \tmp_10_reg_232[6]_i_6_n_9\,
      I2 => buf_reg_227(15),
      I3 => \tmp_10_reg_232[6]_i_4_n_9\,
      I4 => \tmp_10_reg_232[2]_i_3_n_9\,
      I5 => rev_reg_170,
      O => trunc_ln97_fu_154_p1(10)
    );
\tmp_10_reg_232[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_232[3]_i_4_n_9\,
      I1 => \tmp_10_reg_232[3]_i_5_n_9\,
      I2 => \trunc_ln105_reg_237_reg[0]_0\(0),
      I3 => \tmp_10_reg_232[4]_i_5_n_9\,
      I4 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I5 => \tmp_10_reg_232[2]_i_4_n_9\,
      O => \tmp_10_reg_232[2]_i_2_n_9\
    );
\tmp_10_reg_232[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \tmp_10_reg_232[3]_i_6_n_9\,
      I1 => \tmp_10_reg_232[6]_i_4_0\(1),
      I2 => \tmp_10_reg_232[5]_i_5_n_9\,
      I3 => \tmp_10_reg_232[2]_i_5_n_9\,
      I4 => \tmp_10_reg_232[6]_i_4_0\(0),
      O => \tmp_10_reg_232[2]_i_3_n_9\
    );
\tmp_10_reg_232[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => buf_reg_227(14),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I3 => buf_reg_227(15),
      I4 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I5 => buf_reg_227(10),
      O => \tmp_10_reg_232[2]_i_4_n_9\
    );
\tmp_10_reg_232[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => buf_reg_227(3),
      I1 => \tmp_10_reg_232[6]_i_4_0\(2),
      I2 => buf_reg_227(7),
      I3 => \tmp_10_reg_232[6]_i_4_0\(3),
      I4 => \tmp_10_reg_232[6]_i_4_0\(1),
      I5 => \tmp_10_reg_232[4]_i_6_n_9\,
      O => \tmp_10_reg_232[2]_i_5_n_9\
    );
\tmp_10_reg_232[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \tmp_10_reg_232[3]_i_2_n_9\,
      I1 => \tmp_10_reg_232[6]_i_6_n_9\,
      I2 => buf_reg_227(15),
      I3 => \tmp_10_reg_232[6]_i_4_n_9\,
      I4 => \tmp_10_reg_232[3]_i_3_n_9\,
      I5 => rev_reg_170,
      O => trunc_ln97_fu_154_p1(11)
    );
\tmp_10_reg_232[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_232[4]_i_4_n_9\,
      I1 => \tmp_10_reg_232[4]_i_5_n_9\,
      I2 => \trunc_ln105_reg_237_reg[0]_0\(0),
      I3 => \tmp_10_reg_232[3]_i_4_n_9\,
      I4 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I5 => \tmp_10_reg_232[3]_i_5_n_9\,
      O => \tmp_10_reg_232[3]_i_2_n_9\
    );
\tmp_10_reg_232[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_232[3]_i_6_n_9\,
      I1 => \tmp_10_reg_232[5]_i_5_n_9\,
      I2 => \tmp_10_reg_232[6]_i_4_0\(0),
      I3 => \tmp_10_reg_232[4]_i_6_n_9\,
      I4 => \tmp_10_reg_232[6]_i_4_0\(1),
      I5 => \tmp_10_reg_232[6]_i_19_n_9\,
      O => \tmp_10_reg_232[3]_i_3_n_9\
    );
\tmp_10_reg_232[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I2 => buf_reg_227(15),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I4 => buf_reg_227(13),
      O => \tmp_10_reg_232[3]_i_4_n_9\
    );
\tmp_10_reg_232[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I2 => buf_reg_227(15),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I4 => buf_reg_227(11),
      O => \tmp_10_reg_232[3]_i_5_n_9\
    );
\tmp_10_reg_232[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => buf_reg_227(4),
      I1 => \tmp_10_reg_232[6]_i_4_0\(2),
      I2 => buf_reg_227(0),
      I3 => \tmp_10_reg_232[6]_i_4_0\(3),
      I4 => buf_reg_227(8),
      O => \tmp_10_reg_232[3]_i_6_n_9\
    );
\tmp_10_reg_232[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \tmp_10_reg_232[4]_i_2_n_9\,
      I1 => \tmp_10_reg_232[6]_i_6_n_9\,
      I2 => buf_reg_227(15),
      I3 => \tmp_10_reg_232[6]_i_4_n_9\,
      I4 => \tmp_10_reg_232[4]_i_3_n_9\,
      I5 => rev_reg_170,
      O => trunc_ln97_fu_154_p1(12)
    );
\tmp_10_reg_232[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_10_reg_232[5]_i_4_n_9\,
      I1 => \trunc_ln105_reg_237_reg[0]_0\(0),
      I2 => \tmp_10_reg_232[4]_i_4_n_9\,
      I3 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I4 => \tmp_10_reg_232[4]_i_5_n_9\,
      O => \tmp_10_reg_232[4]_i_2_n_9\
    );
\tmp_10_reg_232[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_232[4]_i_6_n_9\,
      I1 => \tmp_10_reg_232[6]_i_19_n_9\,
      I2 => \tmp_10_reg_232[6]_i_4_0\(0),
      I3 => \tmp_10_reg_232[5]_i_5_n_9\,
      I4 => \tmp_10_reg_232[6]_i_4_0\(1),
      I5 => \tmp_10_reg_232[6]_i_8_n_9\,
      O => \tmp_10_reg_232[4]_i_3_n_9\
    );
\tmp_10_reg_232[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I2 => buf_reg_227(15),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I4 => buf_reg_227(14),
      O => \tmp_10_reg_232[4]_i_4_n_9\
    );
\tmp_10_reg_232[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I2 => buf_reg_227(15),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I4 => buf_reg_227(12),
      O => \tmp_10_reg_232[4]_i_5_n_9\
    );
\tmp_10_reg_232[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => buf_reg_227(5),
      I1 => \tmp_10_reg_232[6]_i_4_0\(2),
      I2 => buf_reg_227(1),
      I3 => \tmp_10_reg_232[6]_i_4_0\(3),
      I4 => buf_reg_227(9),
      O => \tmp_10_reg_232[4]_i_6_n_9\
    );
\tmp_10_reg_232[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \tmp_10_reg_232[5]_i_2_n_9\,
      I1 => \tmp_10_reg_232[6]_i_6_n_9\,
      I2 => buf_reg_227(15),
      I3 => \tmp_10_reg_232[6]_i_4_n_9\,
      I4 => \tmp_10_reg_232[5]_i_3_n_9\,
      I5 => rev_reg_170,
      O => trunc_ln97_fu_154_p1(13)
    );
\tmp_10_reg_232[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_10_reg_232[6]_i_15_n_9\,
      I1 => \trunc_ln105_reg_237_reg[0]_0\(0),
      I2 => \tmp_10_reg_232[5]_i_4_n_9\,
      O => \tmp_10_reg_232[5]_i_2_n_9\
    );
\tmp_10_reg_232[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_232[5]_i_5_n_9\,
      I1 => \tmp_10_reg_232[6]_i_8_n_9\,
      I2 => \tmp_10_reg_232[6]_i_4_0\(0),
      I3 => \tmp_10_reg_232[6]_i_19_n_9\,
      I4 => \tmp_10_reg_232[6]_i_4_0\(1),
      I5 => \tmp_10_reg_232[6]_i_10_n_9\,
      O => \tmp_10_reg_232[5]_i_3_n_9\
    );
\tmp_10_reg_232[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I3 => buf_reg_227(15),
      I4 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I5 => buf_reg_227(13),
      O => \tmp_10_reg_232[5]_i_4_n_9\
    );
\tmp_10_reg_232[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => buf_reg_227(6),
      I1 => \tmp_10_reg_232[6]_i_4_0\(2),
      I2 => buf_reg_227(2),
      I3 => \tmp_10_reg_232[6]_i_4_0\(3),
      I4 => buf_reg_227(10),
      O => \tmp_10_reg_232[5]_i_5_n_9\
    );
\tmp_10_reg_232[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA40"
    )
        port map (
      I0 => rev_reg_170,
      I1 => \tmp_10_reg_232[6]_i_3_n_9\,
      I2 => \tmp_10_reg_232[6]_i_4_n_9\,
      I3 => buf_reg_227(15),
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => \tmp_10_reg_232[6]_i_1_n_9\
    );
\tmp_10_reg_232[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_reg_227(1),
      I1 => buf_reg_227(9),
      I2 => \tmp_10_reg_232[6]_i_4_0\(2),
      I3 => buf_reg_227(5),
      I4 => \tmp_10_reg_232[6]_i_4_0\(3),
      I5 => buf_reg_227(13),
      O => \tmp_10_reg_232[6]_i_10_n_9\
    );
\tmp_10_reg_232[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_reg_227(3),
      I1 => buf_reg_227(11),
      I2 => \tmp_10_reg_232[6]_i_4_0\(2),
      I3 => buf_reg_227(7),
      I4 => \tmp_10_reg_232[6]_i_4_0\(3),
      I5 => buf_reg_227(15),
      O => \tmp_10_reg_232[6]_i_11_n_9\
    );
\tmp_10_reg_232[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_10_reg_232[6]_i_4_0\(29),
      I1 => \tmp_10_reg_232[6]_i_4_0\(28),
      I2 => \tmp_10_reg_232[6]_i_4_0\(31),
      I3 => \tmp_10_reg_232[6]_i_4_0\(30),
      I4 => \tmp_10_reg_232[6]_i_20_n_9\,
      I5 => \tmp_10_reg_232[6]_i_21_n_9\,
      O => \tmp_10_reg_232[6]_i_12_n_9\
    );
\tmp_10_reg_232[6]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \tmp_10_reg_232[6]_i_4_0\(9),
      I1 => \tmp_10_reg_232[6]_i_4_0\(8),
      I2 => \tmp_10_reg_232[6]_i_4_0\(11),
      I3 => \tmp_10_reg_232[6]_i_4_0\(10),
      I4 => \tmp_10_reg_232[6]_i_22_n_9\,
      O => \tmp_10_reg_232[6]_i_13_n_9\
    );
\tmp_10_reg_232[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \tmp_10_reg_232[6]_i_4_0\(17),
      I1 => \tmp_10_reg_232[6]_i_4_0\(16),
      I2 => \tmp_10_reg_232[6]_i_4_0\(19),
      I3 => \tmp_10_reg_232[6]_i_4_0\(18),
      I4 => \tmp_10_reg_232[6]_i_23_n_9\,
      O => \tmp_10_reg_232[6]_i_14_n_9\
    );
\tmp_10_reg_232[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I3 => buf_reg_227(15),
      I4 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I5 => buf_reg_227(14),
      O => \tmp_10_reg_232[6]_i_15_n_9\
    );
\tmp_10_reg_232[6]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(26),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(25),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(28),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(27),
      I4 => \tmp_10_reg_232[6]_i_24_n_9\,
      O => \tmp_10_reg_232[6]_i_16_n_9\
    );
\tmp_10_reg_232[6]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(10),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(9),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(12),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(11),
      I4 => \tmp_10_reg_232[6]_i_25_n_9\,
      O => \tmp_10_reg_232[6]_i_17_n_9\
    );
\tmp_10_reg_232[6]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(18),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(17),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(20),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(19),
      I4 => \tmp_10_reg_232[6]_i_26_n_9\,
      O => \tmp_10_reg_232[6]_i_18_n_9\
    );
\tmp_10_reg_232[6]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => buf_reg_227(7),
      I1 => \tmp_10_reg_232[6]_i_4_0\(2),
      I2 => buf_reg_227(3),
      I3 => \tmp_10_reg_232[6]_i_4_0\(3),
      I4 => buf_reg_227(11),
      O => \tmp_10_reg_232[6]_i_19_n_9\
    );
\tmp_10_reg_232[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \tmp_10_reg_232[6]_i_5_n_9\,
      I1 => \tmp_10_reg_232[6]_i_6_n_9\,
      I2 => buf_reg_227(15),
      I3 => \tmp_10_reg_232[6]_i_4_n_9\,
      I4 => \tmp_10_reg_232[6]_i_7_n_9\,
      I5 => rev_reg_170,
      O => trunc_ln97_fu_154_p1(14)
    );
\tmp_10_reg_232[6]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tmp_10_reg_232[6]_i_4_0\(22),
      I1 => \tmp_10_reg_232[6]_i_4_0\(23),
      I2 => \tmp_10_reg_232[6]_i_4_0\(20),
      I3 => \tmp_10_reg_232[6]_i_4_0\(21),
      O => \tmp_10_reg_232[6]_i_20_n_9\
    );
\tmp_10_reg_232[6]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tmp_10_reg_232[6]_i_4_0\(26),
      I1 => \tmp_10_reg_232[6]_i_4_0\(27),
      I2 => \tmp_10_reg_232[6]_i_4_0\(24),
      I3 => \tmp_10_reg_232[6]_i_4_0\(25),
      O => \tmp_10_reg_232[6]_i_21_n_9\
    );
\tmp_10_reg_232[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tmp_10_reg_232[6]_i_4_0\(6),
      I1 => \tmp_10_reg_232[6]_i_4_0\(7),
      I2 => \tmp_10_reg_232[6]_i_4_0\(4),
      I3 => \tmp_10_reg_232[6]_i_4_0\(5),
      O => \tmp_10_reg_232[6]_i_22_n_9\
    );
\tmp_10_reg_232[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tmp_10_reg_232[6]_i_4_0\(14),
      I1 => \tmp_10_reg_232[6]_i_4_0\(15),
      I2 => \tmp_10_reg_232[6]_i_4_0\(12),
      I3 => \tmp_10_reg_232[6]_i_4_0\(13),
      O => \tmp_10_reg_232[6]_i_23_n_9\
    );
\tmp_10_reg_232[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(23),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(24),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(21),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(22),
      O => \tmp_10_reg_232[6]_i_24_n_9\
    );
\tmp_10_reg_232[6]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(7),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(8),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(5),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(6),
      O => \tmp_10_reg_232[6]_i_25_n_9\
    );
\tmp_10_reg_232[6]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(15),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(16),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(13),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(14),
      O => \tmp_10_reg_232[6]_i_26_n_9\
    );
\tmp_10_reg_232[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \tmp_10_reg_232[6]_i_8_n_9\,
      I1 => \tmp_10_reg_232[6]_i_4_0\(1),
      I2 => \tmp_10_reg_232[6]_i_9_n_9\,
      I3 => \tmp_10_reg_232[6]_i_4_0\(0),
      I4 => \tmp_10_reg_232[6]_i_10_n_9\,
      I5 => \tmp_10_reg_232[6]_i_11_n_9\,
      O => \tmp_10_reg_232[6]_i_3_n_9\
    );
\tmp_10_reg_232[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \tmp_10_reg_232[6]_i_12_n_9\,
      I1 => \tmp_10_reg_232[6]_i_13_n_9\,
      I2 => \tmp_10_reg_232[6]_i_14_n_9\,
      O => \tmp_10_reg_232[6]_i_4_n_9\
    );
\tmp_10_reg_232[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buf_reg_227(15),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(0),
      I2 => \tmp_10_reg_232[6]_i_15_n_9\,
      O => \tmp_10_reg_232[6]_i_5_n_9\
    );
\tmp_10_reg_232[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tmp_10_reg_232[6]_i_16_n_9\,
      I1 => \trunc_ln105_reg_237_reg[0]_0\(31),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(29),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(30),
      I4 => \tmp_10_reg_232[6]_i_17_n_9\,
      I5 => \tmp_10_reg_232[6]_i_18_n_9\,
      O => \tmp_10_reg_232[6]_i_6_n_9\
    );
\tmp_10_reg_232[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \tmp_10_reg_232[6]_i_19_n_9\,
      I1 => \tmp_10_reg_232[6]_i_4_0\(1),
      I2 => \tmp_10_reg_232[6]_i_10_n_9\,
      I3 => \tmp_10_reg_232[6]_i_8_n_9\,
      I4 => \tmp_10_reg_232[6]_i_9_n_9\,
      I5 => \tmp_10_reg_232[6]_i_4_0\(0),
      O => \tmp_10_reg_232[6]_i_7_n_9\
    );
\tmp_10_reg_232[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_reg_227(0),
      I1 => buf_reg_227(8),
      I2 => \tmp_10_reg_232[6]_i_4_0\(2),
      I3 => buf_reg_227(4),
      I4 => \tmp_10_reg_232[6]_i_4_0\(3),
      I5 => buf_reg_227(12),
      O => \tmp_10_reg_232[6]_i_8_n_9\
    );
\tmp_10_reg_232[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => buf_reg_227(2),
      I1 => buf_reg_227(10),
      I2 => \tmp_10_reg_232[6]_i_4_0\(2),
      I3 => buf_reg_227(6),
      I4 => \tmp_10_reg_232[6]_i_4_0\(3),
      I5 => buf_reg_227(14),
      O => \tmp_10_reg_232[6]_i_9_n_9\
    );
\tmp_10_reg_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln97_fu_154_p1(8),
      Q => tmp_10_reg_232(0),
      R => \tmp_10_reg_232[6]_i_1_n_9\
    );
\tmp_10_reg_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln97_fu_154_p1(9),
      Q => tmp_10_reg_232(1),
      R => \tmp_10_reg_232[6]_i_1_n_9\
    );
\tmp_10_reg_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln97_fu_154_p1(10),
      Q => tmp_10_reg_232(2),
      R => \tmp_10_reg_232[6]_i_1_n_9\
    );
\tmp_10_reg_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln97_fu_154_p1(11),
      Q => tmp_10_reg_232(3),
      R => \tmp_10_reg_232[6]_i_1_n_9\
    );
\tmp_10_reg_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln97_fu_154_p1(12),
      Q => \tmp_10_reg_232_reg[6]_0\(0),
      R => \tmp_10_reg_232[6]_i_1_n_9\
    );
\tmp_10_reg_232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln97_fu_154_p1(13),
      Q => \tmp_10_reg_232_reg[6]_0\(1),
      R => \tmp_10_reg_232[6]_i_1_n_9\
    );
\tmp_10_reg_232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln97_fu_154_p1(14),
      Q => \tmp_10_reg_232_reg[6]_0\(2),
      R => \tmp_10_reg_232[6]_i_1_n_9\
    );
\trunc_ln105_reg_237[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \trunc_ln105_reg_237[0]_i_2_n_9\,
      I1 => \tmp_10_reg_232[6]_i_6_n_9\,
      I2 => buf_reg_227(15),
      I3 => \tmp_10_reg_232[6]_i_4_n_9\,
      I4 => \trunc_ln105_reg_237[0]_i_3_n_9\,
      I5 => rev_reg_170,
      O => trunc_ln97_fu_154_p1(0)
    );
\trunc_ln105_reg_237[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \trunc_ln105_reg_237[1]_i_4_n_9\,
      I1 => \trunc_ln105_reg_237_reg[0]_0\(0),
      I2 => \trunc_ln105_reg_237[0]_i_4_n_9\,
      I3 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I4 => \trunc_ln105_reg_237[0]_i_5_n_9\,
      O => \trunc_ln105_reg_237[0]_i_2_n_9\
    );
\trunc_ln105_reg_237[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \tmp_10_reg_232[6]_i_4_0\(1),
      I1 => \tmp_10_reg_232[6]_i_4_0\(3),
      I2 => buf_reg_227(0),
      I3 => \tmp_10_reg_232[6]_i_4_0\(2),
      I4 => \tmp_10_reg_232[6]_i_4_0\(0),
      O => \trunc_ln105_reg_237[0]_i_3_n_9\
    );
\trunc_ln105_reg_237[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_237[6]_i_7_n_9\,
      I1 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I2 => \trunc_ln105_reg_237[2]_i_5_n_9\,
      O => \trunc_ln105_reg_237[0]_i_4_n_9\
    );
\trunc_ln105_reg_237[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_237[4]_i_7_n_9\,
      I1 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I2 => \trunc_ln105_reg_237[0]_i_6_n_9\,
      O => \trunc_ln105_reg_237[0]_i_5_n_9\
    );
\trunc_ln105_reg_237[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => buf_reg_227(8),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I2 => buf_reg_227(15),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I4 => buf_reg_227(0),
      O => \trunc_ln105_reg_237[0]_i_6_n_9\
    );
\trunc_ln105_reg_237[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \trunc_ln105_reg_237[1]_i_2_n_9\,
      I1 => \tmp_10_reg_232[6]_i_6_n_9\,
      I2 => buf_reg_227(15),
      I3 => \tmp_10_reg_232[6]_i_4_n_9\,
      I4 => \trunc_ln105_reg_237[1]_i_3_n_9\,
      I5 => rev_reg_170,
      O => trunc_ln97_fu_154_p1(1)
    );
\trunc_ln105_reg_237[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_237[2]_i_4_n_9\,
      I1 => \trunc_ln105_reg_237_reg[0]_0\(0),
      I2 => \trunc_ln105_reg_237[1]_i_4_n_9\,
      O => \trunc_ln105_reg_237[1]_i_2_n_9\
    );
\trunc_ln105_reg_237[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => buf_reg_227(0),
      I1 => \tmp_10_reg_232[6]_i_4_0\(0),
      I2 => \tmp_10_reg_232[6]_i_4_0\(2),
      I3 => buf_reg_227(1),
      I4 => \tmp_10_reg_232[6]_i_4_0\(3),
      I5 => \tmp_10_reg_232[6]_i_4_0\(1),
      O => \trunc_ln105_reg_237[1]_i_3_n_9\
    );
\trunc_ln105_reg_237[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln105_reg_237[3]_i_6_n_9\,
      I1 => \trunc_ln105_reg_237[3]_i_7_n_9\,
      I2 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I3 => \trunc_ln105_reg_237[5]_i_7_n_9\,
      I4 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I5 => \trunc_ln105_reg_237[1]_i_5_n_9\,
      O => \trunc_ln105_reg_237[1]_i_4_n_9\
    );
\trunc_ln105_reg_237[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => buf_reg_227(9),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I2 => buf_reg_227(15),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I4 => buf_reg_227(1),
      O => \trunc_ln105_reg_237[1]_i_5_n_9\
    );
\trunc_ln105_reg_237[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \trunc_ln105_reg_237[2]_i_2_n_9\,
      I1 => \tmp_10_reg_232[6]_i_6_n_9\,
      I2 => buf_reg_227(15),
      I3 => \tmp_10_reg_232[6]_i_4_n_9\,
      I4 => \trunc_ln105_reg_237[2]_i_3_n_9\,
      I5 => rev_reg_170,
      O => trunc_ln97_fu_154_p1(2)
    );
\trunc_ln105_reg_237[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_237[3]_i_4_n_9\,
      I1 => \trunc_ln105_reg_237_reg[0]_0\(0),
      I2 => \trunc_ln105_reg_237[2]_i_4_n_9\,
      O => \trunc_ln105_reg_237[2]_i_2_n_9\
    );
\trunc_ln105_reg_237[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \tmp_10_reg_232[6]_i_4_0\(2),
      I1 => buf_reg_227(1),
      I2 => \tmp_10_reg_232[6]_i_4_0\(3),
      I3 => \tmp_10_reg_232[6]_i_4_0\(1),
      I4 => \tmp_10_reg_232[6]_i_4_0\(0),
      I5 => \trunc_ln105_reg_237[3]_i_5_n_9\,
      O => \trunc_ln105_reg_237[2]_i_3_n_9\
    );
\trunc_ln105_reg_237[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln105_reg_237[4]_i_6_n_9\,
      I1 => \trunc_ln105_reg_237[4]_i_7_n_9\,
      I2 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I3 => \trunc_ln105_reg_237[6]_i_7_n_9\,
      I4 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I5 => \trunc_ln105_reg_237[2]_i_5_n_9\,
      O => \trunc_ln105_reg_237[2]_i_4_n_9\
    );
\trunc_ln105_reg_237[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => buf_reg_227(10),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I2 => buf_reg_227(15),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I4 => buf_reg_227(2),
      O => \trunc_ln105_reg_237[2]_i_5_n_9\
    );
\trunc_ln105_reg_237[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \trunc_ln105_reg_237[3]_i_2_n_9\,
      I1 => \tmp_10_reg_232[6]_i_6_n_9\,
      I2 => buf_reg_227(15),
      I3 => \tmp_10_reg_232[6]_i_4_n_9\,
      I4 => \trunc_ln105_reg_237[3]_i_3_n_9\,
      I5 => rev_reg_170,
      O => trunc_ln97_fu_154_p1(3)
    );
\trunc_ln105_reg_237[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_237[4]_i_4_n_9\,
      I1 => \trunc_ln105_reg_237_reg[0]_0\(0),
      I2 => \trunc_ln105_reg_237[3]_i_4_n_9\,
      O => \trunc_ln105_reg_237[3]_i_2_n_9\
    );
\trunc_ln105_reg_237[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_237[3]_i_5_n_9\,
      I1 => \tmp_10_reg_232[6]_i_4_0\(0),
      I2 => \trunc_ln105_reg_237[4]_i_5_n_9\,
      O => \trunc_ln105_reg_237[3]_i_3_n_9\
    );
\trunc_ln105_reg_237[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln105_reg_237[5]_i_6_n_9\,
      I1 => \trunc_ln105_reg_237[5]_i_7_n_9\,
      I2 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I3 => \trunc_ln105_reg_237[3]_i_6_n_9\,
      I4 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I5 => \trunc_ln105_reg_237[3]_i_7_n_9\,
      O => \trunc_ln105_reg_237[3]_i_4_n_9\
    );
\trunc_ln105_reg_237[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => buf_reg_227(0),
      I1 => \tmp_10_reg_232[6]_i_4_0\(1),
      I2 => \tmp_10_reg_232[6]_i_4_0\(3),
      I3 => buf_reg_227(2),
      I4 => \tmp_10_reg_232[6]_i_4_0\(2),
      O => \trunc_ln105_reg_237[3]_i_5_n_9\
    );
\trunc_ln105_reg_237[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I1 => buf_reg_227(15),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I3 => buf_reg_227(7),
      O => \trunc_ln105_reg_237[3]_i_6_n_9\
    );
\trunc_ln105_reg_237[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => buf_reg_227(11),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I2 => buf_reg_227(15),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I4 => buf_reg_227(3),
      O => \trunc_ln105_reg_237[3]_i_7_n_9\
    );
\trunc_ln105_reg_237[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \trunc_ln105_reg_237[4]_i_2_n_9\,
      I1 => \tmp_10_reg_232[6]_i_6_n_9\,
      I2 => buf_reg_227(15),
      I3 => \tmp_10_reg_232[6]_i_4_n_9\,
      I4 => \trunc_ln105_reg_237[4]_i_3_n_9\,
      I5 => rev_reg_170,
      O => trunc_ln97_fu_154_p1(4)
    );
\trunc_ln105_reg_237[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_237[5]_i_4_n_9\,
      I1 => \trunc_ln105_reg_237_reg[0]_0\(0),
      I2 => \trunc_ln105_reg_237[4]_i_4_n_9\,
      O => \trunc_ln105_reg_237[4]_i_2_n_9\
    );
\trunc_ln105_reg_237[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_237[4]_i_5_n_9\,
      I1 => \tmp_10_reg_232[6]_i_4_0\(0),
      I2 => \trunc_ln105_reg_237[5]_i_5_n_9\,
      O => \trunc_ln105_reg_237[4]_i_3_n_9\
    );
\trunc_ln105_reg_237[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \trunc_ln105_reg_237[6]_i_6_n_9\,
      I1 => \trunc_ln105_reg_237[6]_i_7_n_9\,
      I2 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I3 => \trunc_ln105_reg_237[4]_i_6_n_9\,
      I4 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I5 => \trunc_ln105_reg_237[4]_i_7_n_9\,
      O => \trunc_ln105_reg_237[4]_i_4_n_9\
    );
\trunc_ln105_reg_237[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => buf_reg_227(1),
      I1 => \tmp_10_reg_232[6]_i_4_0\(1),
      I2 => \tmp_10_reg_232[6]_i_4_0\(3),
      I3 => buf_reg_227(3),
      I4 => \tmp_10_reg_232[6]_i_4_0\(2),
      O => \trunc_ln105_reg_237[4]_i_5_n_9\
    );
\trunc_ln105_reg_237[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I1 => buf_reg_227(15),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I3 => buf_reg_227(8),
      O => \trunc_ln105_reg_237[4]_i_6_n_9\
    );
\trunc_ln105_reg_237[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => buf_reg_227(12),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I2 => buf_reg_227(15),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I4 => buf_reg_227(4),
      O => \trunc_ln105_reg_237[4]_i_7_n_9\
    );
\trunc_ln105_reg_237[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \trunc_ln105_reg_237[5]_i_2_n_9\,
      I1 => \tmp_10_reg_232[6]_i_6_n_9\,
      I2 => buf_reg_227(15),
      I3 => \tmp_10_reg_232[6]_i_4_n_9\,
      I4 => \trunc_ln105_reg_237[5]_i_3_n_9\,
      I5 => rev_reg_170,
      O => trunc_ln97_fu_154_p1(5)
    );
\trunc_ln105_reg_237[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_237[6]_i_4_n_9\,
      I1 => \trunc_ln105_reg_237_reg[0]_0\(0),
      I2 => \trunc_ln105_reg_237[5]_i_4_n_9\,
      O => \trunc_ln105_reg_237[5]_i_2_n_9\
    );
\trunc_ln105_reg_237[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_237[5]_i_5_n_9\,
      I1 => \tmp_10_reg_232[6]_i_4_0\(0),
      I2 => \trunc_ln105_reg_237[6]_i_5_n_9\,
      O => \trunc_ln105_reg_237[5]_i_3_n_9\
    );
\trunc_ln105_reg_237[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \trunc_ln105_reg_237[7]_i_4_n_9\,
      I1 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I2 => \trunc_ln105_reg_237[5]_i_6_n_9\,
      I3 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I4 => \trunc_ln105_reg_237[5]_i_7_n_9\,
      O => \trunc_ln105_reg_237[5]_i_4_n_9\
    );
\trunc_ln105_reg_237[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => buf_reg_227(2),
      I1 => \tmp_10_reg_232[6]_i_4_0\(1),
      I2 => buf_reg_227(0),
      I3 => \tmp_10_reg_232[6]_i_4_0\(2),
      I4 => buf_reg_227(4),
      I5 => \tmp_10_reg_232[6]_i_4_0\(3),
      O => \trunc_ln105_reg_237[5]_i_5_n_9\
    );
\trunc_ln105_reg_237[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I1 => buf_reg_227(15),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I3 => buf_reg_227(9),
      O => \trunc_ln105_reg_237[5]_i_6_n_9\
    );
\trunc_ln105_reg_237[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => buf_reg_227(13),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I2 => buf_reg_227(15),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I4 => buf_reg_227(5),
      O => \trunc_ln105_reg_237[5]_i_7_n_9\
    );
\trunc_ln105_reg_237[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \trunc_ln105_reg_237[6]_i_2_n_9\,
      I1 => \tmp_10_reg_232[6]_i_6_n_9\,
      I2 => buf_reg_227(15),
      I3 => \tmp_10_reg_232[6]_i_4_n_9\,
      I4 => \trunc_ln105_reg_237[6]_i_3_n_9\,
      I5 => rev_reg_170,
      O => trunc_ln97_fu_154_p1(6)
    );
\trunc_ln105_reg_237[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_232[1]_i_4_n_9\,
      I1 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I2 => \trunc_ln105_reg_237[7]_i_4_n_9\,
      I3 => \trunc_ln105_reg_237_reg[0]_0\(0),
      I4 => \trunc_ln105_reg_237[6]_i_4_n_9\,
      O => \trunc_ln105_reg_237[6]_i_2_n_9\
    );
\trunc_ln105_reg_237[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_237[6]_i_5_n_9\,
      I1 => \tmp_10_reg_232[6]_i_4_0\(0),
      I2 => \trunc_ln105_reg_237[7]_i_5_n_9\,
      O => \trunc_ln105_reg_237[6]_i_3_n_9\
    );
\trunc_ln105_reg_237[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_10_reg_232[0]_i_4_n_9\,
      I1 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I2 => \trunc_ln105_reg_237[6]_i_6_n_9\,
      I3 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I4 => \trunc_ln105_reg_237[6]_i_7_n_9\,
      O => \trunc_ln105_reg_237[6]_i_4_n_9\
    );
\trunc_ln105_reg_237[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => buf_reg_227(3),
      I1 => \tmp_10_reg_232[6]_i_4_0\(1),
      I2 => buf_reg_227(1),
      I3 => \tmp_10_reg_232[6]_i_4_0\(2),
      I4 => buf_reg_227(5),
      I5 => \tmp_10_reg_232[6]_i_4_0\(3),
      O => \trunc_ln105_reg_237[6]_i_5_n_9\
    );
\trunc_ln105_reg_237[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I1 => buf_reg_227(15),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I3 => buf_reg_227(10),
      O => \trunc_ln105_reg_237[6]_i_6_n_9\
    );
\trunc_ln105_reg_237[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => buf_reg_227(14),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I2 => buf_reg_227(15),
      I3 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I4 => buf_reg_227(6),
      O => \trunc_ln105_reg_237[6]_i_7_n_9\
    );
\trunc_ln105_reg_237[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => \trunc_ln105_reg_237[7]_i_2_n_9\,
      I1 => \tmp_10_reg_232[6]_i_6_n_9\,
      I2 => buf_reg_227(15),
      I3 => \tmp_10_reg_232[6]_i_4_n_9\,
      I4 => \trunc_ln105_reg_237[7]_i_3_n_9\,
      I5 => rev_reg_170,
      O => trunc_ln97_fu_154_p1(7)
    );
\trunc_ln105_reg_237[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_232[2]_i_4_n_9\,
      I1 => \tmp_10_reg_232[0]_i_4_n_9\,
      I2 => \trunc_ln105_reg_237_reg[0]_0\(0),
      I3 => \tmp_10_reg_232[1]_i_4_n_9\,
      I4 => \trunc_ln105_reg_237_reg[0]_0\(1),
      I5 => \trunc_ln105_reg_237[7]_i_4_n_9\,
      O => \trunc_ln105_reg_237[7]_i_2_n_9\
    );
\trunc_ln105_reg_237[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_237[7]_i_5_n_9\,
      I1 => \tmp_10_reg_232[6]_i_4_0\(0),
      I2 => \tmp_10_reg_232[0]_i_5_n_9\,
      O => \trunc_ln105_reg_237[7]_i_3_n_9\
    );
\trunc_ln105_reg_237[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => buf_reg_227(11),
      I1 => \trunc_ln105_reg_237_reg[0]_0\(2),
      I2 => \trunc_ln105_reg_237_reg[0]_0\(3),
      I3 => buf_reg_227(15),
      I4 => \trunc_ln105_reg_237_reg[0]_0\(4),
      I5 => buf_reg_227(7),
      O => \trunc_ln105_reg_237[7]_i_4_n_9\
    );
\trunc_ln105_reg_237[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => buf_reg_227(0),
      I1 => \tmp_10_reg_232[6]_i_4_0\(2),
      I2 => buf_reg_227(4),
      I3 => \tmp_10_reg_232[6]_i_4_0\(3),
      I4 => \tmp_10_reg_232[6]_i_4_0\(1),
      I5 => \trunc_ln105_reg_237[7]_i_6_n_9\,
      O => \trunc_ln105_reg_237[7]_i_5_n_9\
    );
\trunc_ln105_reg_237[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => buf_reg_227(2),
      I1 => \tmp_10_reg_232[6]_i_4_0\(2),
      I2 => buf_reg_227(6),
      I3 => \tmp_10_reg_232[6]_i_4_0\(3),
      O => \trunc_ln105_reg_237[7]_i_6_n_9\
    );
\trunc_ln105_reg_237_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln97_fu_154_p1(0),
      Q => trunc_ln105_reg_237(0),
      R => \tmp_10_reg_232[6]_i_1_n_9\
    );
\trunc_ln105_reg_237_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln97_fu_154_p1(1),
      Q => trunc_ln105_reg_237(1),
      R => \tmp_10_reg_232[6]_i_1_n_9\
    );
\trunc_ln105_reg_237_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln97_fu_154_p1(2),
      Q => trunc_ln105_reg_237(2),
      R => \tmp_10_reg_232[6]_i_1_n_9\
    );
\trunc_ln105_reg_237_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln97_fu_154_p1(3),
      Q => trunc_ln105_reg_237(3),
      R => \tmp_10_reg_232[6]_i_1_n_9\
    );
\trunc_ln105_reg_237_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln97_fu_154_p1(4),
      Q => trunc_ln105_reg_237(4),
      R => \tmp_10_reg_232[6]_i_1_n_9\
    );
\trunc_ln105_reg_237_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln97_fu_154_p1(5),
      Q => trunc_ln105_reg_237(5),
      R => \tmp_10_reg_232[6]_i_1_n_9\
    );
\trunc_ln105_reg_237_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln97_fu_154_p1(6),
      Q => trunc_ln105_reg_237(6),
      R => \tmp_10_reg_232[6]_i_1_n_9\
    );
\trunc_ln105_reg_237_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln97_fu_154_p1(7),
      Q => trunc_ln105_reg_237(7),
      R => \tmp_10_reg_232[6]_i_1_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S is
  port (
    height_empty_n : out STD_LOGIC;
    height_full_n : out STD_LOGIC;
    push : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sync_reg_channel_write_height : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry25_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr0__0\ : in STD_LOGIC;
    xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready : in STD_LOGIC;
    imgwidth_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S : entity is "sobel_accel_fifo_w12_d4_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S is
  signal \empty_n_i_1__13_n_9\ : STD_LOGIC;
  signal \full_n_i_1__13_n_9\ : STD_LOGIC;
  signal \^height_empty_n\ : STD_LOGIC;
  signal \^height_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair198";
begin
  height_empty_n <= \^height_empty_n\;
  height_full_n <= \^height_full_n\;
  push <= \^push\;
U_sobel_accel_fifo_w12_d4_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_ShiftReg_16
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry25_proc_U0_ap_ready => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      ap_sync_reg_channel_write_height => ap_sync_reg_channel_write_height,
      height_full_n => \^height_full_n\,
      \in\(11 downto 0) => \in\(11 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0),
      sel => \^push\
    );
\empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      I3 => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready,
      I4 => \^height_empty_n\,
      I5 => \^push\,
      O => \empty_n_i_1__13_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__13_n_9\,
      Q => \^height_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFF00FF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      I3 => mOutPtr17_out,
      I4 => \mOutPtr0__0\,
      I5 => \^height_full_n\,
      O => \full_n_i_1__13_n_9\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^push\,
      I1 => CO(0),
      I2 => Q(1),
      I3 => \^height_empty_n\,
      O => mOutPtr17_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__13_n_9\,
      Q => \^height_full_n\,
      S => ap_rst_n_inv
    );
\i_fu_40[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^height_empty_n\,
      I1 => imgwidth_empty_n,
      I2 => Q(0),
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => CO(0),
      I1 => Q(1),
      I2 => \^height_empty_n\,
      I3 => \^push\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^push\,
      I2 => \^height_empty_n\,
      I3 => Q(1),
      I4 => CO(0),
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \^push\,
      I3 => \^height_empty_n\,
      I4 => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_1 is
  port (
    imgwidth_empty_n : out STD_LOGIC;
    imgwidth_full_n : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_height : in STD_LOGIC;
    height_full_n : in STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry25_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr0__0\ : in STD_LOGIC;
    xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_1 : entity is "sobel_accel_fifo_w12_d4_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_1;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_1 is
  signal \empty_n_i_1__14_n_9\ : STD_LOGIC;
  signal \full_n_i_1__14_n_9\ : STD_LOGIC;
  signal \^imgwidth_empty_n\ : STD_LOGIC;
  signal \^imgwidth_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__5\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair200";
begin
  imgwidth_empty_n <= \^imgwidth_empty_n\;
  imgwidth_full_n <= \^imgwidth_full_n\;
  push <= \^push\;
U_sobel_accel_fifo_w12_d4_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_ShiftReg
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      ap_sync_reg_Block_entry25_proc_U0_ap_ready => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      \in\(11 downto 0) => \in\(11 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[2]\ => \^imgwidth_full_n\,
      \mOutPtr_reg[2]_0\ => ap_done_reg_reg,
      \out\(11 downto 0) => \out\(11 downto 0),
      sel => \^push\
    );
\ap_done_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202AA00000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_done_reg_reg,
      I2 => \^imgwidth_full_n\,
      I3 => ap_sync_reg_channel_write_height,
      I4 => height_full_n,
      I5 => ap_done_reg_reg_0,
      O => ap_rst_n_0
    );
\empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      I3 => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready,
      I4 => \^imgwidth_empty_n\,
      I5 => \^push\,
      O => \empty_n_i_1__14_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__14_n_9\,
      Q => \^imgwidth_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFF00FF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      I3 => mOutPtr17_out,
      I4 => \mOutPtr0__0\,
      I5 => \^imgwidth_full_n\,
      O => \full_n_i_1__14_n_9\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^push\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \^imgwidth_empty_n\,
      O => mOutPtr17_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__14_n_9\,
      Q => \^imgwidth_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => CO(0),
      I1 => Q(0),
      I2 => \^imgwidth_empty_n\,
      I3 => \^push\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^push\,
      I2 => \^imgwidth_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \^push\,
      I3 => \^imgwidth_empty_n\,
      I4 => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_data_empty_n : out STD_LOGIC;
    p_dst_data_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S : entity is "sobel_accel_fifo_w16_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S is
  signal \empty_n_i_1__11_n_9\ : STD_LOGIC;
  signal \full_n_i_1__11_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mOutPtr[1]_i_1__11_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_dst_data_empty_n\ : STD_LOGIC;
  signal \^p_dst_data_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__11\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__11\ : label is "soft_lutpair204";
begin
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
  p_dst_data_empty_n <= \^p_dst_data_empty_n\;
  p_dst_data_full_n <= \^p_dst_data_full_n\;
U_sobel_accel_fifo_w16_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg_11
     port map (
      E(0) => E(0),
      Q(15 downto 0) => Q(15 downto 0),
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      \buf_reg_227_reg[15]\ => \^moutptr_reg[0]_0\(0),
      mOutPtr(0) => mOutPtr(1)
    );
\empty_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFAAAA"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => mOutPtr(1),
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => mOutPtr0,
      I4 => \^p_dst_data_empty_n\,
      O => \empty_n_i_1__11_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__11_n_9\,
      Q => \^p_dst_data_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEF0F00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => mOutPtr18_out,
      I3 => mOutPtr0,
      I4 => \^p_dst_data_full_n\,
      O => \full_n_i_1__11_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_9\,
      Q => \^p_dst_data_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr18_out,
      I2 => mOutPtr0,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__11_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__11_n_9\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_6 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dstgx_data_empty_n : out STD_LOGIC;
    p_dstgx_data_full_n : out STD_LOGIC;
    p_0_in0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    push : in STD_LOGIC;
    pop : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[0][14]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][13]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][12]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_6 : entity is "sobel_accel_fifo_w16_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_6;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_6 is
  signal \empty_n_i_1__9_n_9\ : STD_LOGIC;
  signal \full_n_i_1__9_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mOutPtr[1]_i_1__9_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_dstgx_data_empty_n\ : STD_LOGIC;
  signal \^p_dstgx_data_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__9\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair207";
begin
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
  p_dstgx_data_empty_n <= \^p_dstgx_data_empty_n\;
  p_dstgx_data_full_n <= \^p_dstgx_data_full_n\;
U_sobel_accel_fifo_w16_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg_10
     port map (
      D(11 downto 0) => D(11 downto 0),
      \SRL_SIG_reg[0][11]_0\ => \SRL_SIG_reg[0][11]\,
      \SRL_SIG_reg[0][12]_0\ => \SRL_SIG_reg[0][12]\,
      \SRL_SIG_reg[0][13]_0\ => \SRL_SIG_reg[0][13]\,
      \SRL_SIG_reg[0][14]_0\ => \SRL_SIG_reg[0][14]\,
      ap_clk => ap_clk,
      mOutPtr(0) => mOutPtr(1),
      m_reg_reg => \^moutptr_reg[0]_0\(0),
      p_0_in0_out(15 downto 0) => p_0_in0_out(15 downto 0),
      push => push
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0F00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => pop,
      I3 => push,
      I4 => \^p_dstgx_data_empty_n\,
      O => \empty_n_i_1__9_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_9\,
      Q => \^p_dstgx_data_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0F00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => push,
      I3 => pop,
      I4 => \^p_dstgx_data_full_n\,
      O => \full_n_i_1__9_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_9\,
      Q => \^p_dstgx_data_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => push,
      I2 => pop,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__9_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__9_n_9\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_7 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dstgy_data_empty_n : out STD_LOGIC;
    p_dstgy_data_full_n : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    p_0_in0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    push : in STD_LOGIC;
    pop : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_7 : entity is "sobel_accel_fifo_w16_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_7;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_7 is
  signal \empty_n_i_1__10_n_9\ : STD_LOGIC;
  signal \full_n_i_1__10_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mOutPtr[1]_i_1__10_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_dstgy_data_empty_n\ : STD_LOGIC;
  signal \^p_dstgy_data_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__10\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair208";
begin
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
  p_dstgy_data_empty_n <= \^p_dstgy_data_empty_n\;
  p_dstgy_data_full_n <= \^p_dstgy_data_full_n\;
U_sobel_accel_fifo_w16_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg
     port map (
      D(15 downto 0) => D(15 downto 0),
      ap_clk => ap_clk,
      mOutPtr(0) => mOutPtr(1),
      p_0_in0_out(15 downto 0) => p_0_in0_out(15 downto 0),
      p_reg_reg => \^moutptr_reg[0]_0\(0),
      push => push
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_dstgy_data_full_n\,
      I1 => p_dstgx_data_full_n,
      O => full_n_reg_0
    );
\empty_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0F00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => pop,
      I3 => push,
      I4 => \^p_dstgy_data_empty_n\,
      O => \empty_n_i_1__10_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_9\,
      Q => \^p_dstgy_data_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0F00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => push,
      I3 => pop,
      I4 => \^p_dstgy_data_full_n\,
      O => \full_n_i_1__10_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_9\,
      Q => \^p_dstgy_data_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => push,
      I2 => pop,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__10_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__10_n_9\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    in_mat_data_empty_n : out STD_LOGIC;
    in_mat_data_full_n : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    d1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \cmp_i_i633_i_reg_614_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \mOutPtr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    cmp_i_i633_i_reg_614 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2_0 : in STD_LOGIC;
    push : in STD_LOGIC;
    pop : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S : entity is "sobel_accel_fifo_w24_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S is
  signal \empty_n_i_1__6_n_9\ : STD_LOGIC;
  signal \full_n_i_1__6_n_9\ : STD_LOGIC;
  signal \^in_mat_data_empty_n\ : STD_LOGIC;
  signal \^in_mat_data_full_n\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__6\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair201";
begin
  in_mat_data_empty_n <= \^in_mat_data_empty_n\;
  in_mat_data_full_n <= \^in_mat_data_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_sobel_accel_fifo_w24_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S_ShiftReg
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      cmp_i_i633_i_reg_614 => cmp_i_i633_i_reg_614,
      \cmp_i_i633_i_reg_614_reg[0]\(23 downto 0) => \cmp_i_i633_i_reg_614_reg[0]\(23 downto 0),
      d1(23 downto 0) => d1(23 downto 0),
      \mOutPtr_reg[1]\(23 downto 0) => \mOutPtr_reg[1]_0\(23 downto 0),
      push => push,
      ram_reg_0 => \mOutPtr_reg_n_9_[1]\,
      ram_reg_2 => ram_reg_2,
      ram_reg_2_0 => \^moutptr_reg[0]_0\,
      ram_reg_2_1 => ram_reg_2_0
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in_mat_data_empty_n\,
      I1 => ap_enable_reg_pp0_iter1,
      O => ap_block_pp0_stage0_subdone
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0F00"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => pop,
      I3 => push,
      I4 => \^in_mat_data_empty_n\,
      O => \empty_n_i_1__6_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_9\,
      Q => \^in_mat_data_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0F00"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => pop,
      I4 => \^in_mat_data_full_n\,
      O => \full_n_i_1__6_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_9\,
      Q => \^in_mat_data_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => push,
      I2 => pop,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__6_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \SRL_SIG_reg[0][11]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    addr : out STD_LOGIC;
    \SRL_SIG_reg[0][14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][30]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_n_reg_0 : out STD_LOGIC;
    in_mat_cols_c17_channel_empty_n : out STD_LOGIC;
    empty_n_reg_1 : out STD_LOGIC;
    ap_sync_channel_write_in_mat_cols_c17_channel0 : out STD_LOGIC;
    in_mat_cols_c17_channel_full_n : out STD_LOGIC;
    \SRL_SIG_reg[0][22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln77_fu_107_p2_carry__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init : in STD_LOGIC;
    icmp_ln77_fu_107_p2_carry : in STD_LOGIC;
    icmp_ln77_fu_107_p2_carry_0 : in STD_LOGIC;
    icmp_ln77_fu_107_p2_carry_1 : in STD_LOGIC;
    icmp_ln77_fu_107_p2_carry_2 : in STD_LOGIC;
    \icmp_ln77_fu_107_p2_carry__0_0\ : in STD_LOGIC;
    \icmp_ln77_fu_107_p2_carry__0_1\ : in STD_LOGIC;
    in_mat_rows_c16_channel_empty_n : in STD_LOGIC;
    start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    int_ap_idle_i_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    height_empty_n : in STD_LOGIC;
    imgwidth_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_cols_c17_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S : entity is "sobel_accel_fifo_w32_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S is
  signal \^addr\ : STD_LOGIC;
  signal \^ap_sync_channel_write_in_mat_cols_c17_channel0\ : STD_LOGIC;
  signal \empty_n_i_1__5_n_9\ : STD_LOGIC;
  signal \full_n_i_1__5_n_9\ : STD_LOGIC;
  signal \^in_mat_cols_c17_channel_empty_n\ : STD_LOGIC;
  signal \^in_mat_cols_c17_channel_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__5_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_9\ : STD_LOGIC;
begin
  addr <= \^addr\;
  ap_sync_channel_write_in_mat_cols_c17_channel0 <= \^ap_sync_channel_write_in_mat_cols_c17_channel0\;
  in_mat_cols_c17_channel_empty_n <= \^in_mat_cols_c17_channel_empty_n\;
  in_mat_cols_c17_channel_full_n <= \^in_mat_cols_c17_channel_full_n\;
U_sobel_accel_fifo_w32_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_15
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      D(15 downto 0) => D(15 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => \^ap_sync_channel_write_in_mat_cols_c17_channel0\,
      Q(5 downto 0) => Q(5 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \SRL_SIG_reg[0][11]_0\(5 downto 0) => \SRL_SIG_reg[0][11]\(5 downto 0),
      \SRL_SIG_reg[0][14]_0\(3 downto 0) => \SRL_SIG_reg[0][14]\(3 downto 0),
      \SRL_SIG_reg[0][22]_0\(3 downto 0) => \SRL_SIG_reg[0][22]\(3 downto 0),
      \SRL_SIG_reg[0][30]_0\(3 downto 0) => \SRL_SIG_reg[0][30]\(3 downto 0),
      \SRL_SIG_reg[0][30]_1\(3 downto 0) => \SRL_SIG_reg[0][30]_0\(3 downto 0),
      \SRL_SIG_reg[1][22]_0\(3 downto 0) => \SRL_SIG_reg[1][22]\(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_loop_init => ap_loop_init,
      ap_sync_reg_channel_write_in_mat_cols_c17_channel => ap_sync_reg_channel_write_in_mat_cols_c17_channel,
      icmp_ln77_fu_107_p2_carry => \^addr\,
      icmp_ln77_fu_107_p2_carry_0 => icmp_ln77_fu_107_p2_carry,
      icmp_ln77_fu_107_p2_carry_1 => icmp_ln77_fu_107_p2_carry_0,
      icmp_ln77_fu_107_p2_carry_2 => icmp_ln77_fu_107_p2_carry_1,
      icmp_ln77_fu_107_p2_carry_3 => icmp_ln77_fu_107_p2_carry_2,
      \icmp_ln77_fu_107_p2_carry__0\(5 downto 0) => \icmp_ln77_fu_107_p2_carry__0\(5 downto 0),
      \icmp_ln77_fu_107_p2_carry__0_0\ => \icmp_ln77_fu_107_p2_carry__0_0\,
      \icmp_ln77_fu_107_p2_carry__0_1\ => \icmp_ln77_fu_107_p2_carry__0_1\,
      if_din(31 downto 0) => if_din(31 downto 0),
      in_mat_cols_c17_channel_full_n => \^in_mat_cols_c17_channel_full_n\,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^in_mat_cols_c17_channel_empty_n\,
      I1 => in_mat_rows_c16_channel_empty_n,
      I2 => start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n,
      I3 => start_once_reg,
      O => empty_n_reg_0
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[1]_0\(0),
      I3 => CO(0),
      I4 => \^in_mat_cols_c17_channel_empty_n\,
      I5 => \^ap_sync_channel_write_in_mat_cols_c17_channel0\,
      O => \empty_n_i_1__5_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_9\,
      Q => \^in_mat_cols_c17_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^ap_sync_channel_write_in_mat_cols_c17_channel0\,
      I3 => full_n_reg_0,
      I4 => \^in_mat_cols_c17_channel_empty_n\,
      I5 => \^in_mat_cols_c17_channel_full_n\,
      O => \full_n_i_1__5_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_9\,
      Q => \^in_mat_cols_c17_channel_full_n\,
      S => ap_rst_n_inv
    );
icmp_ln77_fu_107_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => \^addr\
    );
int_ap_idle_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \^in_mat_cols_c17_channel_empty_n\,
      I1 => int_ap_idle_i_5(0),
      I2 => height_empty_n,
      I3 => imgwidth_empty_n,
      O => empty_n_reg_1
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\(0),
      I1 => CO(0),
      I2 => \^in_mat_cols_c17_channel_empty_n\,
      I3 => \^ap_sync_channel_write_in_mat_cols_c17_channel0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__5_n_9\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^ap_sync_channel_write_in_mat_cols_c17_channel0\,
      I2 => \^in_mat_cols_c17_channel_empty_n\,
      I3 => CO(0),
      I4 => \mOutPtr_reg[1]_0\(0),
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__5_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_9\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_9\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_2 is
  port (
    in_mat_cols_c_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in_mat_cols_c_full_n : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start : in STD_LOGIC;
    in_mat_rows_c_empty_n : in STD_LOGIC;
    push : in STD_LOGIC;
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_2 : entity is "sobel_accel_fifo_w32_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_2;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_2 is
  signal \empty_n_i_1__8_n_9\ : STD_LOGIC;
  signal \full_n_i_1__8_n_9\ : STD_LOGIC;
  signal \^in_mat_cols_c_empty_n\ : STD_LOGIC;
  signal \^in_mat_cols_c_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__8_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_9\ : STD_LOGIC;
begin
  in_mat_cols_c_empty_n <= \^in_mat_cols_c_empty_n\;
  in_mat_cols_c_full_n <= \^in_mat_cols_c_full_n\;
U_sobel_accel_fifo_w32_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_14
     port map (
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      if_din(15 downto 0) => if_din(15 downto 0),
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      push => push
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      I3 => \^in_mat_cols_c_empty_n\,
      I4 => push,
      O => \empty_n_i_1__8_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_9\,
      Q => \^in_mat_cols_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      I4 => \^in_mat_cols_c_empty_n\,
      I5 => \^in_mat_cols_c_full_n\,
      O => \full_n_i_1__8_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_9\,
      Q => \^in_mat_cols_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\(0),
      I1 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
      I2 => in_mat_rows_c_empty_n,
      I3 => \^in_mat_cols_c_empty_n\,
      I4 => push,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__8_n_9\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => \^in_mat_cols_c_empty_n\,
      I3 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__8_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__8_n_9\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__8_n_9\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC;
    in_mat_rows_c16_channel_empty_n : out STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_rows_c16_channel_reg : out STD_LOGIC;
    in_mat_rows_c16_channel_full_n : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    in_mat_cols_c17_channel_empty_n : in STD_LOGIC;
    start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_in_mat_rows_c16_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_cols_channel : in STD_LOGIC;
    p_dst_cols_channel_full_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_3 : entity is "sobel_accel_fifo_w32_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_3;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_3 is
  signal U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_28 : STD_LOGIC;
  signal U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_29 : STD_LOGIC;
  signal U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_30 : STD_LOGIC;
  signal addr : STD_LOGIC;
  signal ap_sync_channel_write_in_mat_rows_c16_channel0 : STD_LOGIC;
  signal \full_n_i_1__4_n_9\ : STD_LOGIC;
  signal \^in_mat_rows_c16_channel_empty_n\ : STD_LOGIC;
  signal \^in_mat_rows_c16_channel_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  in_mat_rows_c16_channel_empty_n <= \^in_mat_rows_c16_channel_empty_n\;
  in_mat_rows_c16_channel_full_n <= \^in_mat_rows_c16_channel_full_n\;
U_sobel_accel_fifo_w32_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_13
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^in_mat_rows_c16_channel_full_n\,
      addr => addr,
      \ap_CS_fsm_reg[1]\ => U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_29,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_channel_write_in_mat_rows_c16_channel0 => ap_sync_channel_write_in_mat_rows_c16_channel0,
      ap_sync_reg_channel_write_in_mat_rows_c16_channel => ap_sync_reg_channel_write_in_mat_rows_c16_channel,
      empty_n_reg => empty_n_reg_0,
      if_din(31 downto 0) => if_din(31 downto 0),
      in_mat_cols_c17_channel_empty_n => in_mat_cols_c17_channel_empty_n,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      \mOutPtr_reg[0]\ => U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_28,
      \mOutPtr_reg[1]\ => U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_30,
      \out\(11 downto 0) => \out\(11 downto 0),
      start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n => start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => \^in_mat_rows_c16_channel_empty_n\,
      start_once_reg_reg_0(0) => start_once_reg_reg(0)
    );
\ap_CS_fsm[2]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => addr
    );
ap_done_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_in_mat_rows_c16_channel,
      I1 => \^in_mat_rows_c16_channel_full_n\,
      I2 => ap_sync_reg_channel_write_p_dst_cols_channel,
      I3 => p_dst_cols_channel_full_n,
      I4 => ap_done_reg,
      I5 => Block_entry2_proc_U0_ap_start,
      O => ap_sync_reg_channel_write_in_mat_rows_c16_channel_reg
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_30,
      Q => \^in_mat_rows_c16_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => ap_sync_channel_write_in_mat_rows_c16_channel0,
      I3 => full_n_reg_0,
      I4 => \^in_mat_rows_c16_channel_empty_n\,
      I5 => \^in_mat_rows_c16_channel_full_n\,
      O => \full_n_i_1__4_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_9\,
      Q => \^in_mat_rows_c16_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_29,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_28,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_4 is
  port (
    in_mat_rows_c_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in_mat_rows_c_full_n : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start : in STD_LOGIC;
    in_mat_cols_c_empty_n : in STD_LOGIC;
    push : in STD_LOGIC;
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_4 : entity is "sobel_accel_fifo_w32_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_4;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_4 is
  signal \empty_n_i_1__7_n_9\ : STD_LOGIC;
  signal \full_n_i_1__7_n_9\ : STD_LOGIC;
  signal \^in_mat_rows_c_empty_n\ : STD_LOGIC;
  signal \^in_mat_rows_c_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__7_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_9\ : STD_LOGIC;
begin
  in_mat_rows_c_empty_n <= \^in_mat_rows_c_empty_n\;
  in_mat_rows_c_full_n <= \^in_mat_rows_c_full_n\;
U_sobel_accel_fifo_w32_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg
     port map (
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      if_din(15 downto 0) => if_din(15 downto 0),
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      push => push
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      I3 => \^in_mat_rows_c_empty_n\,
      I4 => push,
      O => \empty_n_i_1__7_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_9\,
      Q => \^in_mat_rows_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      I4 => \^in_mat_rows_c_empty_n\,
      I5 => \^in_mat_rows_c_full_n\,
      O => \full_n_i_1__7_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_9\,
      Q => \^in_mat_rows_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\(0),
      I1 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
      I2 => \^in_mat_rows_c_empty_n\,
      I3 => in_mat_cols_c_empty_n,
      I4 => push,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__7_n_9\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => \^in_mat_rows_c_empty_n\,
      I3 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__7_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_9\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__7_n_9\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S is
  port (
    p_dst_cols_channel_empty_n : out STD_LOGIC;
    p_dst_cols_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_p_dst_cols_channel0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_cols_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S : entity is "sobel_accel_fifo_w32_d5_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S is
  signal \^ap_sync_channel_write_p_dst_cols_channel0\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__1_n_9\ : STD_LOGIC;
  signal \full_n_i_1__1_n_9\ : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__1_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__1_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_dst_cols_channel_empty_n\ : STD_LOGIC;
  signal \^p_dst_cols_channel_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_3__1\ : label is "soft_lutpair203";
begin
  ap_sync_channel_write_p_dst_cols_channel0 <= \^ap_sync_channel_write_p_dst_cols_channel0\;
  p_dst_cols_channel_empty_n <= \^p_dst_cols_channel_empty_n\;
  p_dst_cols_channel_full_n <= \^p_dst_cols_channel_full_n\;
U_sobel_accel_fifo_w32_d5_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_12
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_p_dst_cols_channel => ap_sync_reg_channel_write_p_dst_cols_channel,
      full_n_reg => \^ap_sync_channel_write_p_dst_cols_channel0\,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      p_dst_cols_channel_full_n => \^p_dst_cols_channel_full_n\
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__1_n_9\,
      I3 => \^p_dst_cols_channel_empty_n\,
      I4 => empty_n_reg_0,
      I5 => \^ap_sync_channel_write_p_dst_cols_channel0\,
      O => \empty_n_i_1__1_n_9\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__1_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_9\,
      Q => \^p_dst_cols_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__1_n_9\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^p_dst_cols_channel_full_n\,
      O => \full_n_i_1__1_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_9\,
      Q => \^p_dst_cols_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^p_dst_cols_channel_empty_n\,
      I3 => \^ap_sync_channel_write_p_dst_cols_channel0\,
      I4 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__1_n_9\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F9FFF0F"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr17_out,
      I2 => ap_rst_n,
      I3 => mOutPtr_reg(1),
      I4 => \mOutPtr[3]_i_3__1_n_9\,
      O => \mOutPtr[1]_i_1__1_n_9\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__1_n_9\,
      O => \mOutPtr[2]_i_1__1_n_9\
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \^ap_sync_channel_write_p_dst_cols_channel0\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \^p_dst_cols_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__1_n_9\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__1_n_9\,
      O => \mOutPtr[3]_i_1__1_n_9\
    );
\mOutPtr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AA0000FBFFAAAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^p_dst_cols_channel_empty_n\,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^ap_sync_channel_write_p_dst_cols_channel0\,
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__1_n_9\
    );
\mOutPtr[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^ap_sync_channel_write_p_dst_cols_channel0\,
      I1 => \^p_dst_cols_channel_empty_n\,
      I2 => CO(0),
      I3 => Q(0),
      O => \mOutPtr[3]_i_3__1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_9\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_9\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__1_n_9\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__1_n_9\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_5 is
  port (
    p_dst_rows_channel_empty_n : out STD_LOGIC;
    p_dst_rows_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_p_dst_rows_channel0 : out STD_LOGIC;
    Block_entry2_proc_U0_ap_continue : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_cols_channel_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_rows_channel : in STD_LOGIC;
    ap_sync_channel_write_dst_1_rows_channel0 : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_cols_c17_channel : in STD_LOGIC;
    ap_sync_channel_write_in_mat_cols_c17_channel0 : in STD_LOGIC;
    \height_reg_165_reg[15]\ : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_cols_channel : in STD_LOGIC;
    dst_1_cols_channel_full_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_5 : entity is "sobel_accel_fifo_w32_d5_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_5;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_5 is
  signal \^block_entry2_proc_u0_ap_continue\ : STD_LOGIC;
  signal ap_done_reg_i_3_n_9 : STD_LOGIC;
  signal \^ap_sync_channel_write_p_dst_rows_channel0\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__0_n_9\ : STD_LOGIC;
  signal \full_n_i_1__0_n_9\ : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__0_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_dst_rows_channel_empty_n\ : STD_LOGIC;
  signal \^p_dst_rows_channel_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_3__0\ : label is "soft_lutpair206";
begin
  Block_entry2_proc_U0_ap_continue <= \^block_entry2_proc_u0_ap_continue\;
  ap_sync_channel_write_p_dst_rows_channel0 <= \^ap_sync_channel_write_p_dst_rows_channel0\;
  p_dst_rows_channel_empty_n <= \^p_dst_rows_channel_empty_n\;
  p_dst_rows_channel_full_n <= \^p_dst_rows_channel_full_n\;
U_sobel_accel_fifo_w32_d5_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      full_n_reg => \^ap_sync_channel_write_p_dst_rows_channel0\,
      \height_reg_165_reg[15]\ => \^p_dst_rows_channel_full_n\,
      \height_reg_165_reg[15]_0\ => \height_reg_165_reg[15]\,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_done_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111011100000"
    )
        port map (
      I0 => ap_done_reg_i_3_n_9,
      I1 => ap_sync_reg_channel_write_p_dst_cols_channel_reg,
      I2 => ap_sync_reg_channel_write_dst_1_rows_channel,
      I3 => ap_sync_channel_write_dst_1_rows_channel0,
      I4 => ap_sync_reg_channel_write_in_mat_cols_c17_channel,
      I5 => ap_sync_channel_write_in_mat_cols_c17_channel0,
      O => \^block_entry2_proc_u0_ap_continue\
    );
ap_done_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => \height_reg_165_reg[15]\,
      I1 => \^p_dst_rows_channel_full_n\,
      I2 => ap_sync_reg_channel_write_dst_1_cols_channel,
      I3 => dst_1_cols_channel_full_n,
      I4 => ap_done_reg,
      I5 => Block_entry2_proc_U0_ap_start,
      O => ap_done_reg_i_3_n_9
    );
ap_sync_reg_channel_write_p_dst_cols_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \^block_entry2_proc_u0_ap_continue\,
      I1 => ap_done_reg,
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_rst_n,
      O => ap_done_reg_reg
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__0_n_9\,
      I3 => \^p_dst_rows_channel_empty_n\,
      I4 => empty_n_reg_0,
      I5 => \^ap_sync_channel_write_p_dst_rows_channel0\,
      O => \empty_n_i_1__0_n_9\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__0_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_9\,
      Q => \^p_dst_rows_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__0_n_9\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^p_dst_rows_channel_full_n\,
      O => \full_n_i_1__0_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_9\,
      Q => \^p_dst_rows_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^p_dst_rows_channel_empty_n\,
      I3 => \^ap_sync_channel_write_p_dst_rows_channel0\,
      I4 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__0_n_9\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F9FFF0F"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr17_out,
      I2 => ap_rst_n,
      I3 => mOutPtr_reg(1),
      I4 => \mOutPtr[3]_i_3__0_n_9\,
      O => \mOutPtr[1]_i_1__0_n_9\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__0_n_9\,
      O => \mOutPtr[2]_i_1__0_n_9\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \^ap_sync_channel_write_p_dst_rows_channel0\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \^p_dst_rows_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__0_n_9\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__0_n_9\,
      O => \mOutPtr[3]_i_1__0_n_9\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AA0000FBFFAAAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^p_dst_rows_channel_empty_n\,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^ap_sync_channel_write_p_dst_rows_channel0\,
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__0_n_9\
    );
\mOutPtr[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^ap_sync_channel_write_p_dst_rows_channel0\,
      I1 => \^p_dst_rows_channel_empty_n\,
      I2 => CO(0),
      I3 => Q(0),
      O => \mOutPtr[3]_i_3__0_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_9\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_9\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__0_n_9\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__0_n_9\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_1_cols_channel_empty_n : out STD_LOGIC;
    dst_1_cols_channel_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sync_channel_write_dst_1_cols_channel0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xfMat2axis_8_0_2160_3840_1_U0_ap_done : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_cols_channel : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    in_mat_rows_c16_channel_empty_n : in STD_LOGIC;
    p_dst_cols_channel_empty_n : in STD_LOGIC;
    dst_1_rows_channel_empty_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S : entity is "sobel_accel_fifo_w32_d6_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S is
  signal \^ap_sync_channel_write_dst_1_cols_channel0\ : STD_LOGIC;
  signal \^dst_1_cols_channel_empty_n\ : STD_LOGIC;
  signal \^dst_1_cols_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__3_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__3_n_9\ : STD_LOGIC;
  signal \full_n_i_1__3_n_9\ : STD_LOGIC;
  signal \full_n_i_2__3_n_9\ : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__3_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__3_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__3\ : label is "soft_lutpair195";
begin
  ap_sync_channel_write_dst_1_cols_channel0 <= \^ap_sync_channel_write_dst_1_cols_channel0\;
  dst_1_cols_channel_empty_n <= \^dst_1_cols_channel_empty_n\;
  dst_1_cols_channel_full_n <= \^dst_1_cols_channel_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_sobel_accel_fifo_w32_d6_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_18
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      D(31 downto 0) => D(31 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \SRL_SIG_reg[5][31]_srl6_0\ => \^moutptr_reg[0]_0\(0),
      ap_clk => ap_clk,
      ap_clk_0(3 downto 0) => ap_clk_0(3 downto 0),
      ap_clk_1(3 downto 0) => ap_clk_1(3 downto 0),
      ap_clk_2(3 downto 0) => ap_clk_2(3 downto 0),
      ap_clk_3(3 downto 0) => ap_clk_3(3 downto 0),
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_dst_1_cols_channel => ap_sync_reg_channel_write_dst_1_cols_channel,
      full_n_reg => \^ap_sync_channel_write_dst_1_cols_channel0\,
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr_reg(2 downto 0) => mOutPtr_reg(3 downto 1),
      mOutPtr_reg_1_sp_1 => \^dst_1_cols_channel_full_n\,
      \out\(11 downto 0) => \out\(11 downto 0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4C"
    )
        port map (
      I0 => \empty_n_i_2__3_n_9\,
      I1 => \^dst_1_cols_channel_empty_n\,
      I2 => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      I3 => \^ap_sync_channel_write_dst_1_cols_channel0\,
      O => \empty_n_i_1__3_n_9\
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => \empty_n_i_2__3_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_9\,
      Q => \^dst_1_cols_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => \full_n_i_2__3_n_9\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^dst_1_cols_channel_full_n\,
      O => \full_n_i_1__3_n_9\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => \full_n_i_2__3_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_9\,
      Q => \^dst_1_cols_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^dst_1_cols_channel_empty_n\,
      I1 => in_mat_rows_c16_channel_empty_n,
      I2 => p_dst_cols_channel_empty_n,
      I3 => dst_1_rows_channel_empty_n,
      I4 => int_ap_idle_reg,
      O => empty_n_reg_0
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      I4 => \^dst_1_cols_channel_empty_n\,
      I5 => \^ap_sync_channel_write_dst_1_cols_channel0\,
      O => \mOutPtr[1]_i_1__3_n_9\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr_reg[2]_0\,
      O => \mOutPtr[2]_i_1__3_n_9\
    );
\mOutPtr[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => Block_entry2_proc_U0_ap_start,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_dst_1_cols_channel,
      I3 => \^dst_1_cols_channel_full_n\,
      I4 => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      I5 => \^dst_1_cols_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => \mOutPtr[3]_i_2__3_n_9\,
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr_reg[2]_0\,
      O => \mOutPtr[3]_i_1__3_n_9\
    );
\mOutPtr[3]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__3_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_9\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__3_n_9\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__3_n_9\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_0 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_1_rows_channel_empty_n : out STD_LOGIC;
    dst_1_rows_channel_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm[3]_i_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sync_channel_write_dst_1_rows_channel0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    xfMat2axis_8_0_2160_3840_1_U0_ap_done : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_rows_channel : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_0 : entity is "sobel_accel_fifo_w32_d6_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_0;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_0 is
  signal \^ap_sync_channel_write_dst_1_rows_channel0\ : STD_LOGIC;
  signal \^dst_1_rows_channel_empty_n\ : STD_LOGIC;
  signal \^dst_1_rows_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__2_n_9\ : STD_LOGIC;
  signal \full_n_i_1__2_n_9\ : STD_LOGIC;
  signal \full_n_i_2__2_n_9\ : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__2_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__2_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__2\ : label is "soft_lutpair196";
begin
  ap_sync_channel_write_dst_1_rows_channel0 <= \^ap_sync_channel_write_dst_1_rows_channel0\;
  dst_1_rows_channel_empty_n <= \^dst_1_rows_channel_empty_n\;
  dst_1_rows_channel_full_n <= \^dst_1_rows_channel_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_sobel_accel_fifo_w32_d6_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_17
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      CO(0) => CO(0),
      D(11 downto 0) => D(11 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      \SRL_SIG_reg[5][31]_srl6_0\ => \^moutptr_reg[0]_0\(0),
      \ap_CS_fsm[3]_i_11_0\(0) => \ap_CS_fsm[3]_i_11\(0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_dst_1_rows_channel => ap_sync_reg_channel_write_dst_1_rows_channel,
      full_n_reg => \^ap_sync_channel_write_dst_1_rows_channel0\,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr_reg(2 downto 0) => mOutPtr_reg(3 downto 1),
      mOutPtr_reg_1_sp_1 => \^dst_1_rows_channel_full_n\,
      \out\(11 downto 0) => \out\(11 downto 0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4C"
    )
        port map (
      I0 => \empty_n_i_2__2_n_9\,
      I1 => \^dst_1_rows_channel_empty_n\,
      I2 => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      I3 => \^ap_sync_channel_write_dst_1_rows_channel0\,
      O => \empty_n_i_1__2_n_9\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => \empty_n_i_2__2_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_9\,
      Q => \^dst_1_rows_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => \full_n_i_2__2_n_9\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^dst_1_rows_channel_full_n\,
      O => \full_n_i_1__2_n_9\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => \full_n_i_2__2_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_9\,
      Q => \^dst_1_rows_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      I4 => \^dst_1_rows_channel_empty_n\,
      I5 => \^ap_sync_channel_write_dst_1_rows_channel0\,
      O => \mOutPtr[1]_i_1__2_n_9\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr_reg[2]_0\,
      O => \mOutPtr[2]_i_1__2_n_9\
    );
\mOutPtr[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => Block_entry2_proc_U0_ap_start,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_dst_1_rows_channel,
      I3 => \^dst_1_rows_channel_full_n\,
      I4 => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      I5 => \^dst_1_rows_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => \mOutPtr[3]_i_2__2_n_9\,
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr_reg[2]_0\,
      O => \mOutPtr[3]_i_1__2_n_9\
    );
\mOutPtr[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__2_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_9\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__2_n_9\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__2_n_9\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_8 is
  port (
    ap_sync_ready : out STD_LOGIC;
    ap_sync_reg_entry_proc_U0_ap_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rev_fu_108_p2 : out STD_LOGIC;
    shift_c_empty_n : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry25_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_8 : entity is "sobel_accel_fifo_w32_d6_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_8;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_8 is
  signal U_sobel_accel_fifo_w32_d6_S_ShiftReg_n_9 : STD_LOGIC;
  signal \^ap_sync_ready\ : STD_LOGIC;
  signal empty_n_i_1_n_9 : STD_LOGIC;
  signal empty_n_i_2_n_9 : STD_LOGIC;
  signal full_n_i_1_n_9 : STD_LOGIC;
  signal full_n_i_2_n_9 : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^shift_c_empty_n\ : STD_LOGIC;
  signal shift_c_full_n : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_3\ : label is "soft_lutpair209";
begin
  ap_sync_ready <= \^ap_sync_ready\;
  shift_c_empty_n <= \^shift_c_empty_n\;
U_sobel_accel_fifo_w32_d6_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg
     port map (
      D(31 downto 0) => D(31 downto 0),
      ap_clk => ap_clk,
      ap_start => ap_start,
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      \p_shift_read_reg_155_reg[0]\ => \mOutPtr_reg[0]_0\,
      rev_fu_108_p2 => rev_fu_108_p2,
      sel => U_sobel_accel_fifo_w32_d6_S_ShiftReg_n_9,
      shift_c_full_n => shift_c_full_n
    );
ap_sync_reg_entry_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0A0A0"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\,
      I1 => shift_c_full_n,
      I2 => ap_rst_n,
      I3 => \^ap_sync_ready\,
      I4 => ap_start,
      O => ap_sync_reg_entry_proc_U0_ap_ready_reg
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C4C4CFF4C4C4C"
    )
        port map (
      I0 => empty_n_i_2_n_9,
      I1 => \^shift_c_empty_n\,
      I2 => convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read,
      I3 => shift_c_full_n,
      I4 => ap_start,
      I5 => \mOutPtr_reg[0]_0\,
      O => empty_n_i_1_n_9
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => empty_n_i_2_n_9
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_9,
      Q => \^shift_c_empty_n\,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(0),
      I2 => full_n_i_2_n_9,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => shift_c_full_n,
      O => full_n_i_1_n_9
    );
full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => full_n_i_2_n_9
    );
full_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read,
      I1 => \^shift_c_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_start,
      I4 => shift_c_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_9,
      Q => shift_c_full_n,
      S => ap_rst_n_inv
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A00000E0A0E000"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\,
      I1 => shift_c_full_n,
      I2 => ap_sync_Block_entry2_proc_U0_ap_ready,
      I3 => ap_start,
      I4 => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      I5 => ap_done_reg,
      O => \^ap_sync_ready\
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read,
      I1 => \^shift_c_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_start,
      I4 => shift_c_full_n,
      I5 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read,
      I4 => \^shift_c_empty_n\,
      I5 => U_sobel_accel_fifo_w32_d6_S_ShiftReg_n_9,
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3_n_9\,
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404040"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\,
      I1 => ap_start,
      I2 => shift_c_full_n,
      I3 => convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read,
      I4 => \^shift_c_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => \mOutPtr[3]_i_2_n_9\,
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3_n_9\,
      O => \mOutPtr[3]_i_1_n_9\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^shift_c_empty_n\,
      I2 => convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read,
      I3 => U_sobel_accel_fifo_w32_d6_S_ShiftReg_n_9,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2_n_9\
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7080808"
    )
        port map (
      I0 => shift_c_full_n,
      I1 => ap_start,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^shift_c_empty_n\,
      I4 => convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read,
      O => \mOutPtr[3]_i_3_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1_n_9\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S is
  port (
    dst_1_data_empty_n : out STD_LOGIC;
    dst_1_data_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TREADY_int_regslice : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    trunc_ln105_reg_237 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S : entity is "sobel_accel_fifo_w8_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S is
  signal \^dst_1_data_empty_n\ : STD_LOGIC;
  signal \^dst_1_data_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__15_n_9\ : STD_LOGIC;
  signal \full_n_i_1__15_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
begin
  dst_1_data_empty_n <= \^dst_1_data_empty_n\;
  dst_1_data_full_n <= \^dst_1_data_full_n\;
U_sobel_accel_fifo_w8_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg
     port map (
      \B_V_data_1_payload_B_reg[7]\ => \mOutPtr_reg_n_9_[0]\,
      \B_V_data_1_payload_B_reg[7]_0\ => \mOutPtr_reg_n_9_[1]\,
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][0]_0\(2 downto 0) => \SRL_SIG_reg[0][0]\(2 downto 0),
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      ap_clk => ap_clk,
      push => push,
      trunc_ln105_reg_237(7 downto 0) => trunc_ln105_reg_237(7 downto 0)
    );
\empty_n_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
      I3 => \^dst_1_data_empty_n\,
      I4 => push,
      O => \empty_n_i_1__15_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__15_n_9\,
      Q => \^dst_1_data_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
      I4 => \^dst_1_data_empty_n\,
      I5 => \^dst_1_data_full_n\,
      O => \full_n_i_1__15_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__15_n_9\,
      Q => \^dst_1_data_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \^dst_1_data_empty_n\,
      I1 => Q(0),
      I2 => img_out_TREADY_int_regslice,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => push,
      I5 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => \^dst_1_data_empty_n\,
      I3 => xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_16s_16s_32s_32_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0_in0_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_16s_16s_32s_32_4_1 : entity is "sobel_accel_mac_muladd_16s_16s_32s_32_4_1";
end sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_16s_16s_32s_32_4_1;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_16s_16s_32s_32_4_1 is
begin
sobel_accel_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_16s_16s_32s_32_4_1_DSP48_0
     port map (
      D(31 downto 0) => D(31 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_0_in0_out(15 downto 0) => p_0_in0_out(15 downto 0),
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobel3x3_3_1_16_4_s is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_ce_reg_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out_pix_2_reg_119_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \b0_val_read_reg_120_reg[0]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_ce_reg_reg_1 : out STD_LOGIC;
    ap_ce_reg_reg_2 : out STD_LOGIC;
    ap_ce_reg_reg_3 : out STD_LOGIC;
    ap_ce_reg_reg_4 : out STD_LOGIC;
    ap_ce_reg_reg_5 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \b2_val_read_reg_115_reg[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_loop_init_int : in STD_LOGIC;
    \P1_fu_122_reg[14]\ : in STD_LOGIC;
    \P0_fu_118_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \P1_fu_122_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \P1_fu_122_reg[15]_0\ : in STD_LOGIC;
    \out_pix_2_reg_119_reg[0]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_pix_6_reg_125_reg[13]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_2_reg_119_reg[0]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out_pix_6_reg_125_reg[13]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_2_reg_119_reg[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \b1_val_read_reg_114_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobel3x3_3_1_16_4_s : entity is "sobel_accel_xFSobel3x3_3_1_16_4_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobel3x3_3_1_16_4_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobel3x3_3_1_16_4_s is
  signal ap_ce_reg_reg_n_9 : STD_LOGIC;
  signal ap_return_0_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_1_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal b2_val_read_reg_109 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_xFGradientX3x3_16_4_s_fu_92_n_11 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_4_s_fu_92_n_9 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_112_n_11 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_112_n_9 : STD_LOGIC;
  signal out_pix_fu_104_p2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal out_pix_fu_109_p2 : STD_LOGIC_VECTOR ( 14 downto 0 );
begin
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_ce_reg_reg_5,
      Q => ap_ce_reg_reg_n_9,
      R => '0'
    );
\ap_return_0_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_109_p2(0),
      Q => ap_return_0_int_reg(0),
      R => '0'
    );
\ap_return_0_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_109_p2(10),
      Q => ap_return_0_int_reg(10),
      R => '0'
    );
\ap_return_0_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_109_p2(14),
      Q => ap_return_0_int_reg(14),
      R => '0'
    );
\ap_return_0_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientX3x3_16_4_s_fu_92_n_11,
      Q => ap_return_0_int_reg(15),
      R => '0'
    );
\ap_return_0_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_109_p2(1),
      Q => ap_return_0_int_reg(1),
      R => '0'
    );
\ap_return_0_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_109_p2(2),
      Q => ap_return_0_int_reg(2),
      R => '0'
    );
\ap_return_0_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_109_p2(3),
      Q => ap_return_0_int_reg(3),
      R => '0'
    );
\ap_return_0_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_109_p2(4),
      Q => ap_return_0_int_reg(4),
      R => '0'
    );
\ap_return_0_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_109_p2(5),
      Q => ap_return_0_int_reg(5),
      R => '0'
    );
\ap_return_0_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_109_p2(6),
      Q => ap_return_0_int_reg(6),
      R => '0'
    );
\ap_return_0_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_109_p2(7),
      Q => ap_return_0_int_reg(7),
      R => '0'
    );
\ap_return_0_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_109_p2(8),
      Q => ap_return_0_int_reg(8),
      R => '0'
    );
\ap_return_0_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_109_p2(9),
      Q => ap_return_0_int_reg(9),
      R => '0'
    );
\ap_return_1_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_104_p2(0),
      Q => ap_return_1_int_reg(0),
      R => '0'
    );
\ap_return_1_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_104_p2(10),
      Q => ap_return_1_int_reg(10),
      R => '0'
    );
\ap_return_1_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_104_p2(11),
      Q => ap_return_1_int_reg(11),
      R => '0'
    );
\ap_return_1_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_104_p2(12),
      Q => ap_return_1_int_reg(12),
      R => '0'
    );
\ap_return_1_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_104_p2(13),
      Q => ap_return_1_int_reg(13),
      R => '0'
    );
\ap_return_1_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_104_p2(14),
      Q => ap_return_1_int_reg(14),
      R => '0'
    );
\ap_return_1_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientY3x3_16_4_s_fu_112_n_11,
      Q => ap_return_1_int_reg(15),
      R => '0'
    );
\ap_return_1_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_104_p2(1),
      Q => ap_return_1_int_reg(1),
      R => '0'
    );
\ap_return_1_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_104_p2(2),
      Q => ap_return_1_int_reg(2),
      R => '0'
    );
\ap_return_1_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_104_p2(3),
      Q => ap_return_1_int_reg(3),
      R => '0'
    );
\ap_return_1_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_104_p2(4),
      Q => ap_return_1_int_reg(4),
      R => '0'
    );
\ap_return_1_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_104_p2(5),
      Q => ap_return_1_int_reg(5),
      R => '0'
    );
\ap_return_1_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_104_p2(6),
      Q => ap_return_1_int_reg(6),
      R => '0'
    );
\ap_return_1_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_104_p2(7),
      Q => ap_return_1_int_reg(7),
      R => '0'
    );
\ap_return_1_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_104_p2(8),
      Q => ap_return_1_int_reg(8),
      R => '0'
    );
\ap_return_1_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => out_pix_fu_104_p2(9),
      Q => ap_return_1_int_reg(9),
      R => '0'
    );
grp_xFGradientX3x3_16_4_s_fu_82: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s_25
     port map (
      D(11) => out_pix_fu_109_p2(14),
      D(10 downto 0) => out_pix_fu_109_p2(10 downto 0),
      \P0_fu_118_reg[0]\ => ap_ce_reg_reg_n_9,
      \P0_fu_118_reg[11]\ => \P1_fu_122_reg[14]\,
      \P0_fu_118_reg[14]\(14 downto 0) => \P0_fu_118_reg[15]\(14 downto 0),
      Q(11) => ap_return_0_int_reg(14),
      Q(10 downto 0) => ap_return_0_int_reg(10 downto 0),
      ap_ce_reg_reg(10 downto 0) => D(10 downto 0),
      ap_ce_reg_reg_0(11 downto 0) => \b0_val_read_reg_120_reg[0]\(11 downto 0),
      ap_ce_reg_reg_1 => ap_ce_reg_reg_1,
      ap_ce_reg_reg_2 => ap_ce_reg_reg_2,
      ap_ce_reg_reg_3 => ap_ce_reg_reg_3,
      ap_ce_reg_reg_4 => ap_ce_reg_reg_4,
      ap_clk => ap_clk,
      ap_loop_init_int => ap_loop_init_int,
      \b0_val_read_reg_120_reg[7]_0\(7 downto 0) => Q(7 downto 0),
      \b2_val_read_reg_115_reg[7]_0\(7 downto 0) => b2_val_read_reg_109(7 downto 0),
      \b2_val_read_reg_115_reg[7]_1\(7 downto 0) => \b2_val_read_reg_115_reg[0]\(7 downto 0),
      \out_pix_6_reg_125_reg[13]_0\(7 downto 0) => \out_pix_2_reg_119_reg[0]_0\(7 downto 0),
      \out_pix_6_reg_125_reg[13]_1\(7 downto 0) => \out_pix_6_reg_125_reg[13]\(7 downto 0),
      \out_pix_6_reg_125_reg[13]_2\(7 downto 0) => \out_pix_2_reg_119_reg[0]_1\(7 downto 0),
      \out_pix_6_reg_125_reg[13]_3\(7 downto 0) => \out_pix_6_reg_125_reg[13]_0\(7 downto 0)
    );
grp_xFGradientX3x3_16_4_s_fu_92: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s_26
     port map (
      D(0) => D(11),
      \P0_fu_118_reg[15]\ => ap_ce_reg_reg_n_9,
      \P0_fu_118_reg[15]_0\(0) => ap_return_0_int_reg(15),
      \P0_fu_118_reg[15]_1\ => \P1_fu_122_reg[14]\,
      \P0_fu_118_reg[15]_2\(0) => \P0_fu_118_reg[15]\(15),
      \P1_fu_122_reg[15]\(0) => ap_return_1_int_reg(15),
      \P1_fu_122_reg[15]_0\ => grp_xFGradientY3x3_16_4_s_fu_112_n_9,
      \P1_fu_122_reg[15]_1\ => \P1_fu_122_reg[15]_0\,
      \P1_fu_122_reg[15]_2\(0) => \P1_fu_122_reg[15]\(15),
      Q(0) => Q(8),
      ap_ce_reg_reg(0) => ap_ce_reg_reg_0(15),
      ap_clk => ap_clk,
      ap_loop_init_int => ap_loop_init_int,
      \b0_val_read_reg_120_reg[0]_0\(0) => grp_xFGradientX3x3_16_4_s_fu_92_n_11,
      \b0_val_read_reg_120_reg[0]_1\(0) => \b0_val_read_reg_120_reg[0]\(12),
      \b2_val_read_reg_115_reg[0]_0\ => grp_xFGradientX3x3_16_4_s_fu_92_n_9,
      \b2_val_read_reg_115_reg[0]_1\(0) => \b2_val_read_reg_115_reg[0]\(8),
      \out_pix_6_reg_125_reg[0]_0\(0) => \out_pix_2_reg_119_reg[0]_0\(8),
      \out_pix_6_reg_125_reg[0]_1\(0) => \out_pix_2_reg_119_reg[0]_1\(8)
    );
grp_xFGradientY3x3_16_4_s_fu_102: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s_27
     port map (
      D(14 downto 0) => out_pix_fu_104_p2(14 downto 0),
      \P1_fu_122_reg[0]\ => ap_ce_reg_reg_n_9,
      \P1_fu_122_reg[14]\ => \P1_fu_122_reg[14]\,
      \P1_fu_122_reg[14]_0\(14 downto 0) => \P1_fu_122_reg[15]\(14 downto 0),
      Q(14 downto 0) => ap_return_1_int_reg(14 downto 0),
      ap_ce_reg_reg(14 downto 0) => ap_ce_reg_reg_0(14 downto 0),
      ap_ce_reg_reg_0(14 downto 0) => \out_pix_2_reg_119_reg[0]\(14 downto 0),
      ap_clk => ap_clk,
      ap_loop_init_int => ap_loop_init_int,
      \ap_return_1_int_reg_reg[7]\(7 downto 0) => b2_val_read_reg_109(7 downto 0),
      \b1_val_read_reg_114_reg[7]_0\(7 downto 0) => \b1_val_read_reg_114_reg[7]\(7 downto 0),
      \out_pix_2_reg_119_reg[10]_0\(7 downto 0) => Q(7 downto 0),
      \out_pix_2_reg_119_reg[10]_1\(7 downto 0) => \out_pix_2_reg_119_reg[0]_1\(7 downto 0),
      \out_pix_2_reg_119_reg[10]_2\(7 downto 0) => \out_pix_2_reg_119_reg[0]_0\(7 downto 0),
      \out_pix_2_reg_119_reg[10]_3\(7 downto 0) => \out_pix_2_reg_119_reg[10]\(7 downto 0)
    );
grp_xFGradientY3x3_16_4_s_fu_112: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s_28
     port map (
      D(0) => grp_xFGradientY3x3_16_4_s_fu_112_n_11,
      \GradientValuesY_reg_740_reg[15]\ => grp_xFGradientX3x3_16_4_s_fu_92_n_9,
      \GradientValuesY_reg_740_reg[15]_0\ => ap_ce_reg_reg_n_9,
      Q(0) => ap_return_1_int_reg(15),
      ap_clk => ap_clk,
      \out_pix_2_reg_119_reg[0]_0\ => grp_xFGradientY3x3_16_4_s_fu_112_n_9,
      \out_pix_2_reg_119_reg[0]_1\(0) => \out_pix_2_reg_119_reg[0]\(15),
      \out_pix_2_reg_119_reg[0]_2\(0) => Q(8),
      \out_pix_2_reg_119_reg[0]_3\(0) => \out_pix_2_reg_119_reg[0]_1\(8),
      \out_pix_2_reg_119_reg[0]_4\(0) => \out_pix_2_reg_119_reg[0]_0\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    we1 : out STD_LOGIC;
    address1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \zext_ln360_reg_146_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln354_fu_114_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop : entity is "sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal col_4_fu_120_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal col_fu_50 : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[0]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[10]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[11]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[12]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[1]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[2]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[3]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[4]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[5]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[6]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[7]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[8]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[9]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \icmp_ln354_fu_114_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln354_fu_114_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln354_fu_114_p2_carry__0_n_12\ : STD_LOGIC;
  signal icmp_ln354_fu_114_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln354_fu_114_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln354_fu_114_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln354_fu_114_p2_carry_n_9 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal ram_reg_0_i_26_n_9 : STD_LOGIC;
  signal NLW_icmp_ln354_fu_114_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln354_fu_114_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln354_fu_114_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln354_fu_114_p2_carry__0\ : label is 11;
begin
  CO(0) <= \^co\(0);
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
\col_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(0),
      Q => \col_fu_50_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(10),
      Q => \col_fu_50_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(11),
      Q => \col_fu_50_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(12),
      Q => \col_fu_50_reg_n_9_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(1),
      Q => \col_fu_50_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(2),
      Q => \col_fu_50_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(3),
      Q => \col_fu_50_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(4),
      Q => \col_fu_50_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(5),
      Q => \col_fu_50_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(6),
      Q => \col_fu_50_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(7),
      Q => \col_fu_50_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(8),
      Q => \col_fu_50_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(9),
      Q => \col_fu_50_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
flow_control_loop_pipe_sequential_init_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_29
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      CO(0) => \^co\(0),
      D(1 downto 0) => D(1 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_33,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_34,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_35,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_36,
      E(0) => col_fu_50,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_30,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_31,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_32,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      address1(11 downto 0) => address1(11 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_10,
      ap_rst_n_inv => ap_rst_n_inv,
      \col_fu_50_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_59,
      \col_fu_50_reg[0]_0\ => \^ap_enable_reg_pp0_iter1_reg_0\,
      \col_fu_50_reg[12]\(12 downto 0) => col_4_fu_120_p2(12 downto 0),
      \col_fu_50_reg[12]_0\(12) => \col_fu_50_reg_n_9_[12]\,
      \col_fu_50_reg[12]_0\(11) => \col_fu_50_reg_n_9_[11]\,
      \col_fu_50_reg[12]_0\(10) => \col_fu_50_reg_n_9_[10]\,
      \col_fu_50_reg[12]_0\(9) => \col_fu_50_reg_n_9_[9]\,
      \col_fu_50_reg[12]_0\(8) => \col_fu_50_reg_n_9_[8]\,
      \col_fu_50_reg[12]_0\(7) => \col_fu_50_reg_n_9_[7]\,
      \col_fu_50_reg[12]_0\(6) => \col_fu_50_reg_n_9_[6]\,
      \col_fu_50_reg[12]_0\(5) => \col_fu_50_reg_n_9_[5]\,
      \col_fu_50_reg[12]_0\(4) => \col_fu_50_reg_n_9_[4]\,
      \col_fu_50_reg[12]_0\(3) => \col_fu_50_reg_n_9_[3]\,
      \col_fu_50_reg[12]_0\(2) => \col_fu_50_reg_n_9_[2]\,
      \col_fu_50_reg[12]_0\(1) => \col_fu_50_reg_n_9_[1]\,
      \col_fu_50_reg[12]_0\(0) => \col_fu_50_reg_n_9_[0]\,
      \col_fu_50_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_37,
      \col_fu_50_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_38,
      \col_fu_50_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_39,
      \col_fu_50_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_40,
      \col_fu_50_reg[6]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_41,
      \col_fu_50_reg[6]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_42,
      \col_fu_50_reg[6]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_43,
      \col_fu_50_reg[6]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_44,
      empty_n_reg => flow_control_loop_pipe_sequential_init_U_n_58,
      grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(0) => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(0),
      \icmp_ln354_fu_114_p2_carry__0\(15 downto 0) => \icmp_ln354_fu_114_p2_carry__0_0\(15 downto 0),
      in_mat_data_empty_n => in_mat_data_empty_n,
      p_1_in => p_1_in,
      ram_reg_2 => ram_reg_2,
      ram_reg_2_0 => ram_reg_0_i_26_n_9,
      we1 => we1
    );
icmp_ln354_fu_114_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln354_fu_114_p2_carry_n_9,
      CO(2) => icmp_ln354_fu_114_p2_carry_n_10,
      CO(1) => icmp_ln354_fu_114_p2_carry_n_11,
      CO(0) => icmp_ln354_fu_114_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_41,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_42,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_43,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_44,
      O(3 downto 0) => NLW_icmp_ln354_fu_114_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_37,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_38,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_39,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_40
    );
\icmp_ln354_fu_114_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln354_fu_114_p2_carry_n_9,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln354_fu_114_p2_carry__0_n_10\,
      CO(1) => \icmp_ln354_fu_114_p2_carry__0_n_11\,
      CO(0) => \icmp_ln354_fu_114_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_33,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_34,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_35,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_36,
      O(3 downto 0) => \NLW_icmp_ln354_fu_114_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_30,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_31,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_32
    );
\ram_reg_0_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(3),
      I1 => ADDRARDADDR(3),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(3)
    );
\ram_reg_0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(2),
      I1 => ADDRARDADDR(2),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(2)
    );
\ram_reg_0_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(1),
      I1 => ADDRARDADDR(1),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(1)
    );
\ram_reg_0_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(0),
      I1 => ADDRARDADDR(0),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(0)
    );
ram_reg_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => in_mat_data_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      O => ram_reg_0_i_26_n_9
    );
\ram_reg_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(11),
      I1 => ADDRARDADDR(11),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(11)
    );
\ram_reg_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(10),
      I1 => ADDRARDADDR(10),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(10)
    );
\ram_reg_0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(9),
      I1 => ADDRARDADDR(9),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(9)
    );
\ram_reg_0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(8),
      I1 => ADDRARDADDR(8),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(8)
    );
\ram_reg_0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(7),
      I1 => ADDRARDADDR(7),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(7)
    );
\ram_reg_0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(6),
      I1 => ADDRARDADDR(6),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(6)
    );
\ram_reg_0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(5),
      I1 => ADDRARDADDR(5),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(5)
    );
\ram_reg_0_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(4),
      I1 => ADDRARDADDR(4),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(4)
    );
\zext_ln360_reg_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(0),
      R => '0'
    );
\zext_ln360_reg_146_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[10]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(10),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[11]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(11),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[1]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(1),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[2]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(2),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[3]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(3),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[4]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(4),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[5]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(5),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[6]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(6),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[7]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(7),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[8]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(8),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[9]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(9),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2 is
  port (
    ap_done_cache_2 : out STD_LOGIC;
    ap_loop_init_int_reg : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_76_reg[1]_0\ : out STD_LOGIC;
    \i_fu_76_reg[0]_0\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    k_fu_80 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GradientValuesX_fu_72_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GradientValuesY_fu_68_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GradientValuesY_fu_68_reg[0]_0\ : in STD_LOGIC;
    \GradientValuesY_fu_68_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GradientValuesX_fu_72_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \trunc_ln433_reg_756_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln435_reg_745_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln436_reg_751_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesX_fu_72_reg[15]_1\ : in STD_LOGIC;
    \GradientValuesX_fu_72_reg[14]_0\ : in STD_LOGIC;
    \GradientValuesX_fu_72_reg[13]_0\ : in STD_LOGIC;
    \GradientValuesX_fu_72_reg[12]_0\ : in STD_LOGIC;
    \GradientValuesX_fu_72_reg[11]_0\ : in STD_LOGIC;
    \trunc_ln441_reg_762_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln438_reg_767_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2 : entity is "sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2 is
  signal GradientValuesY_fu_68 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \^ap_loop_exit_ready_pp0_iter1_reg_reg_0\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_4_s_fu_140_n_10 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_4_s_fu_140_n_11 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_4_s_fu_140_n_12 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_4_s_fu_140_n_13 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_4_s_fu_140_n_14 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_4_s_fu_140_n_15 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_4_s_fu_140_n_16 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_4_s_fu_140_n_17 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_4_s_fu_140_n_18 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_4_s_fu_140_n_19 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_4_s_fu_140_n_20 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_4_s_fu_140_n_9 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_10 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_11 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_12 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_13 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_14 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_15 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_16 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_17 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_18 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_19 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_20 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_21 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_22 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_23 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_24 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_4_s_fu_153_n_9 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready : STD_LOGIC;
  signal i_4_fu_194_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_fu_760 : STD_LOGIC;
  signal i_fu_761 : STD_LOGIC;
  signal \^i_fu_76_reg[0]_0\ : STD_LOGIC;
  signal \^i_fu_76_reg[1]_0\ : STD_LOGIC;
  signal \^k_fu_80\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal trunc_ln433_reg_756 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln435_reg_745 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln436_reg_751 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln438_reg_767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln441_reg_762 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  ap_loop_exit_ready_pp0_iter1_reg_reg_0 <= \^ap_loop_exit_ready_pp0_iter1_reg_reg_0\;
  ap_loop_init_int_reg <= \^ap_loop_init_int_reg\;
  \i_fu_76_reg[0]_0\ <= \^i_fu_76_reg[0]_0\;
  \i_fu_76_reg[1]_0\ <= \^i_fu_76_reg[1]_0\;
  k_fu_80(1 downto 0) <= \^k_fu_80\(1 downto 0);
\GradientValuesX_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientX3x3_16_4_s_fu_140_n_9,
      Q => \GradientValuesX_fu_72_reg[15]_0\(0),
      R => '0'
    );
\GradientValuesX_fu_72_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientX3x3_16_4_s_fu_140_n_19,
      Q => \GradientValuesX_fu_72_reg[15]_0\(10),
      R => '0'
    );
\GradientValuesX_fu_72_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => \GradientValuesX_fu_72_reg[11]_0\,
      Q => \GradientValuesX_fu_72_reg[15]_0\(11),
      S => grp_xFGradientX3x3_16_4_s_fu_140_n_20
    );
\GradientValuesX_fu_72_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => \GradientValuesX_fu_72_reg[12]_0\,
      Q => \GradientValuesX_fu_72_reg[15]_0\(12),
      S => grp_xFGradientX3x3_16_4_s_fu_140_n_20
    );
\GradientValuesX_fu_72_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => \GradientValuesX_fu_72_reg[13]_0\,
      Q => \GradientValuesX_fu_72_reg[15]_0\(13),
      S => grp_xFGradientX3x3_16_4_s_fu_140_n_20
    );
\GradientValuesX_fu_72_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => \GradientValuesX_fu_72_reg[14]_0\,
      Q => \GradientValuesX_fu_72_reg[15]_0\(14),
      S => grp_xFGradientX3x3_16_4_s_fu_140_n_20
    );
\GradientValuesX_fu_72_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => \GradientValuesX_fu_72_reg[15]_1\,
      Q => \GradientValuesX_fu_72_reg[15]_0\(15),
      S => grp_xFGradientX3x3_16_4_s_fu_140_n_20
    );
\GradientValuesX_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientX3x3_16_4_s_fu_140_n_10,
      Q => \GradientValuesX_fu_72_reg[15]_0\(1),
      R => '0'
    );
\GradientValuesX_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientX3x3_16_4_s_fu_140_n_11,
      Q => \GradientValuesX_fu_72_reg[15]_0\(2),
      R => '0'
    );
\GradientValuesX_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientX3x3_16_4_s_fu_140_n_12,
      Q => \GradientValuesX_fu_72_reg[15]_0\(3),
      R => '0'
    );
\GradientValuesX_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientX3x3_16_4_s_fu_140_n_13,
      Q => \GradientValuesX_fu_72_reg[15]_0\(4),
      R => '0'
    );
\GradientValuesX_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientX3x3_16_4_s_fu_140_n_14,
      Q => \GradientValuesX_fu_72_reg[15]_0\(5),
      R => '0'
    );
\GradientValuesX_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientX3x3_16_4_s_fu_140_n_15,
      Q => \GradientValuesX_fu_72_reg[15]_0\(6),
      R => '0'
    );
\GradientValuesX_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientX3x3_16_4_s_fu_140_n_16,
      Q => \GradientValuesX_fu_72_reg[15]_0\(7),
      R => '0'
    );
\GradientValuesX_fu_72_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientX3x3_16_4_s_fu_140_n_17,
      Q => \GradientValuesX_fu_72_reg[15]_0\(8),
      R => '0'
    );
\GradientValuesX_fu_72_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientX3x3_16_4_s_fu_140_n_18,
      Q => \GradientValuesX_fu_72_reg[15]_0\(9),
      R => '0'
    );
\GradientValuesY_fu_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_24,
      Q => \GradientValuesY_fu_68_reg[15]_0\(0),
      R => '0'
    );
\GradientValuesY_fu_68_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_14,
      Q => \GradientValuesY_fu_68_reg[15]_0\(10),
      R => '0'
    );
\GradientValuesY_fu_68_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_13,
      Q => \GradientValuesY_fu_68_reg[15]_0\(11),
      R => '0'
    );
\GradientValuesY_fu_68_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_12,
      Q => \GradientValuesY_fu_68_reg[15]_0\(12),
      R => '0'
    );
\GradientValuesY_fu_68_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_11,
      Q => \GradientValuesY_fu_68_reg[15]_0\(13),
      R => '0'
    );
\GradientValuesY_fu_68_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_10,
      Q => \GradientValuesY_fu_68_reg[15]_0\(14),
      R => '0'
    );
\GradientValuesY_fu_68_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_9,
      Q => \GradientValuesY_fu_68_reg[15]_0\(15),
      R => '0'
    );
\GradientValuesY_fu_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_23,
      Q => \GradientValuesY_fu_68_reg[15]_0\(1),
      R => '0'
    );
\GradientValuesY_fu_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_22,
      Q => \GradientValuesY_fu_68_reg[15]_0\(2),
      R => '0'
    );
\GradientValuesY_fu_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_21,
      Q => \GradientValuesY_fu_68_reg[15]_0\(3),
      R => '0'
    );
\GradientValuesY_fu_68_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_20,
      Q => \GradientValuesY_fu_68_reg[15]_0\(4),
      R => '0'
    );
\GradientValuesY_fu_68_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_19,
      Q => \GradientValuesY_fu_68_reg[15]_0\(5),
      R => '0'
    );
\GradientValuesY_fu_68_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_18,
      Q => \GradientValuesY_fu_68_reg[15]_0\(6),
      R => '0'
    );
\GradientValuesY_fu_68_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_17,
      Q => \GradientValuesY_fu_68_reg[15]_0\(7),
      R => '0'
    );
\GradientValuesY_fu_68_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_16,
      Q => \GradientValuesY_fu_68_reg[15]_0\(8),
      R => '0'
    );
\GradientValuesY_fu_68_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => grp_xFGradientY3x3_16_4_s_fu_153_n_15,
      Q => \GradientValuesY_fu_68_reg[15]_0\(9),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_760,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready,
      Q => \^ap_loop_exit_ready_pp0_iter1_reg_reg_0\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_23
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => i_fu_761,
      GradientValuesY_fu_68 => GradientValuesY_fu_68,
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      \ap_CS_fsm_reg[8]_0\ => \^ap_loop_exit_ready_pp0_iter1_reg_reg_0\,
      \ap_CS_fsm_reg[8]_1\ => \GradientValuesY_fu_68_reg[0]_0\,
      ap_clk => ap_clk,
      ap_done_cache_2 => ap_done_cache_2,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_init_int_reg_0 => \^ap_loop_init_int_reg\,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready,
      i_4_fu_194_p2(1 downto 0) => i_4_fu_194_p2(1 downto 0),
      i_fu_760 => i_fu_760,
      k_fu_80(1 downto 0) => \^k_fu_80\(1 downto 0),
      \k_fu_80_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_21,
      p_0_in(0) => p_0_in(3),
      \trunc_ln433_reg_756_reg[7]\ => \^i_fu_76_reg[1]_0\,
      \trunc_ln433_reg_756_reg[7]_0\ => \^i_fu_76_reg[0]_0\
    );
grp_xFGradientX3x3_16_4_s_fu_140: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_4_s
     port map (
      \GradientValuesX_fu_72_reg[10]\(10 downto 0) => \GradientValuesX_fu_72_reg[10]_0\(10 downto 0),
      \GradientValuesX_fu_72_reg[11]\ => \^ap_loop_init_int_reg\,
      \GradientValuesX_fu_72_reg[11]_0\ => \GradientValuesY_fu_68_reg[0]_0\,
      Q(7 downto 0) => trunc_ln435_reg_745(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_init_int_reg => grp_xFGradientX3x3_16_4_s_fu_140_n_9,
      ap_loop_init_int_reg_0 => grp_xFGradientX3x3_16_4_s_fu_140_n_10,
      ap_loop_init_int_reg_1 => grp_xFGradientX3x3_16_4_s_fu_140_n_11,
      ap_loop_init_int_reg_10 => grp_xFGradientX3x3_16_4_s_fu_140_n_20,
      ap_loop_init_int_reg_2 => grp_xFGradientX3x3_16_4_s_fu_140_n_12,
      ap_loop_init_int_reg_3 => grp_xFGradientX3x3_16_4_s_fu_140_n_13,
      ap_loop_init_int_reg_4 => grp_xFGradientX3x3_16_4_s_fu_140_n_14,
      ap_loop_init_int_reg_5 => grp_xFGradientX3x3_16_4_s_fu_140_n_15,
      ap_loop_init_int_reg_6 => grp_xFGradientX3x3_16_4_s_fu_140_n_16,
      ap_loop_init_int_reg_7 => grp_xFGradientX3x3_16_4_s_fu_140_n_17,
      ap_loop_init_int_reg_8 => grp_xFGradientX3x3_16_4_s_fu_140_n_18,
      ap_loop_init_int_reg_9 => grp_xFGradientX3x3_16_4_s_fu_140_n_19,
      \b0_val_read_reg_120_reg[7]_0\(7 downto 0) => trunc_ln433_reg_756(7 downto 0),
      \out_pix_6_reg_125_reg[8]_0\(7 downto 0) => trunc_ln436_reg_751(7 downto 0)
    );
grp_xFGradientY3x3_16_4_s_fu_153: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_4_s
     port map (
      D(15) => grp_xFGradientY3x3_16_4_s_fu_153_n_9,
      D(14) => grp_xFGradientY3x3_16_4_s_fu_153_n_10,
      D(13) => grp_xFGradientY3x3_16_4_s_fu_153_n_11,
      D(12) => grp_xFGradientY3x3_16_4_s_fu_153_n_12,
      D(11) => grp_xFGradientY3x3_16_4_s_fu_153_n_13,
      D(10) => grp_xFGradientY3x3_16_4_s_fu_153_n_14,
      D(9) => grp_xFGradientY3x3_16_4_s_fu_153_n_15,
      D(8) => grp_xFGradientY3x3_16_4_s_fu_153_n_16,
      D(7) => grp_xFGradientY3x3_16_4_s_fu_153_n_17,
      D(6) => grp_xFGradientY3x3_16_4_s_fu_153_n_18,
      D(5) => grp_xFGradientY3x3_16_4_s_fu_153_n_19,
      D(4) => grp_xFGradientY3x3_16_4_s_fu_153_n_20,
      D(3) => grp_xFGradientY3x3_16_4_s_fu_153_n_21,
      D(2) => grp_xFGradientY3x3_16_4_s_fu_153_n_22,
      D(1) => grp_xFGradientY3x3_16_4_s_fu_153_n_23,
      D(0) => grp_xFGradientY3x3_16_4_s_fu_153_n_24,
      \GradientValuesY_fu_68_reg[0]\ => \^ap_loop_init_int_reg\,
      \GradientValuesY_fu_68_reg[0]_0\ => \GradientValuesY_fu_68_reg[0]_0\,
      \GradientValuesY_fu_68_reg[15]\(15 downto 0) => \GradientValuesY_fu_68_reg[15]_1\(15 downto 0),
      Q(7 downto 0) => trunc_ln441_reg_762(7 downto 0),
      ap_clk => ap_clk,
      \b1_val_read_reg_114_reg[7]_0\(7 downto 0) => trunc_ln438_reg_767(7 downto 0),
      \out_pix_2_reg_119_reg[7]_0\(7 downto 0) => trunc_ln433_reg_756(7 downto 0),
      \out_pix_2_reg_119_reg[7]_1\(7 downto 0) => trunc_ln435_reg_745(7 downto 0)
    );
\i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_760,
      D => i_4_fu_194_p2(0),
      Q => \^i_fu_76_reg[0]_0\,
      R => '0'
    );
\i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_760,
      D => i_4_fu_194_p2(1),
      Q => \^i_fu_76_reg[1]_0\,
      R => '0'
    );
\k_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_760,
      D => p_0_in(3),
      Q => \^k_fu_80\(0),
      R => '0'
    );
\k_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_760,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \^k_fu_80\(1),
      R => '0'
    );
\trunc_ln433_reg_756_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_756_reg[7]_0\(0),
      Q => trunc_ln433_reg_756(0),
      R => '0'
    );
\trunc_ln433_reg_756_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_756_reg[7]_0\(1),
      Q => trunc_ln433_reg_756(1),
      R => '0'
    );
\trunc_ln433_reg_756_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_756_reg[7]_0\(2),
      Q => trunc_ln433_reg_756(2),
      R => '0'
    );
\trunc_ln433_reg_756_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_756_reg[7]_0\(3),
      Q => trunc_ln433_reg_756(3),
      R => '0'
    );
\trunc_ln433_reg_756_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_756_reg[7]_0\(4),
      Q => trunc_ln433_reg_756(4),
      R => '0'
    );
\trunc_ln433_reg_756_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_756_reg[7]_0\(5),
      Q => trunc_ln433_reg_756(5),
      R => '0'
    );
\trunc_ln433_reg_756_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_756_reg[7]_0\(6),
      Q => trunc_ln433_reg_756(6),
      R => '0'
    );
\trunc_ln433_reg_756_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_756_reg[7]_0\(7),
      Q => trunc_ln433_reg_756(7),
      R => '0'
    );
\trunc_ln435_reg_745_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_745_reg[7]_0\(0),
      Q => trunc_ln435_reg_745(0),
      R => '0'
    );
\trunc_ln435_reg_745_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_745_reg[7]_0\(1),
      Q => trunc_ln435_reg_745(1),
      R => '0'
    );
\trunc_ln435_reg_745_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_745_reg[7]_0\(2),
      Q => trunc_ln435_reg_745(2),
      R => '0'
    );
\trunc_ln435_reg_745_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_745_reg[7]_0\(3),
      Q => trunc_ln435_reg_745(3),
      R => '0'
    );
\trunc_ln435_reg_745_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_745_reg[7]_0\(4),
      Q => trunc_ln435_reg_745(4),
      R => '0'
    );
\trunc_ln435_reg_745_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_745_reg[7]_0\(5),
      Q => trunc_ln435_reg_745(5),
      R => '0'
    );
\trunc_ln435_reg_745_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_745_reg[7]_0\(6),
      Q => trunc_ln435_reg_745(6),
      R => '0'
    );
\trunc_ln435_reg_745_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_745_reg[7]_0\(7),
      Q => trunc_ln435_reg_745(7),
      R => '0'
    );
\trunc_ln436_reg_751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_751_reg[7]_0\(0),
      Q => trunc_ln436_reg_751(0),
      R => '0'
    );
\trunc_ln436_reg_751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_751_reg[7]_0\(1),
      Q => trunc_ln436_reg_751(1),
      R => '0'
    );
\trunc_ln436_reg_751_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_751_reg[7]_0\(2),
      Q => trunc_ln436_reg_751(2),
      R => '0'
    );
\trunc_ln436_reg_751_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_751_reg[7]_0\(3),
      Q => trunc_ln436_reg_751(3),
      R => '0'
    );
\trunc_ln436_reg_751_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_751_reg[7]_0\(4),
      Q => trunc_ln436_reg_751(4),
      R => '0'
    );
\trunc_ln436_reg_751_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_751_reg[7]_0\(5),
      Q => trunc_ln436_reg_751(5),
      R => '0'
    );
\trunc_ln436_reg_751_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_751_reg[7]_0\(6),
      Q => trunc_ln436_reg_751(6),
      R => '0'
    );
\trunc_ln436_reg_751_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_751_reg[7]_0\(7),
      Q => trunc_ln436_reg_751(7),
      R => '0'
    );
\trunc_ln438_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_767_reg[7]_0\(0),
      Q => trunc_ln438_reg_767(0),
      R => '0'
    );
\trunc_ln438_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_767_reg[7]_0\(1),
      Q => trunc_ln438_reg_767(1),
      R => '0'
    );
\trunc_ln438_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_767_reg[7]_0\(2),
      Q => trunc_ln438_reg_767(2),
      R => '0'
    );
\trunc_ln438_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_767_reg[7]_0\(3),
      Q => trunc_ln438_reg_767(3),
      R => '0'
    );
\trunc_ln438_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_767_reg[7]_0\(4),
      Q => trunc_ln438_reg_767(4),
      R => '0'
    );
\trunc_ln438_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_767_reg[7]_0\(5),
      Q => trunc_ln438_reg_767(5),
      R => '0'
    );
\trunc_ln438_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_767_reg[7]_0\(6),
      Q => trunc_ln438_reg_767(6),
      R => '0'
    );
\trunc_ln438_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_767_reg[7]_0\(7),
      Q => trunc_ln438_reg_767(7),
      R => '0'
    );
\trunc_ln441_reg_762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_762_reg[7]_0\(0),
      Q => trunc_ln441_reg_762(0),
      R => '0'
    );
\trunc_ln441_reg_762_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_762_reg[7]_0\(1),
      Q => trunc_ln441_reg_762(1),
      R => '0'
    );
\trunc_ln441_reg_762_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_762_reg[7]_0\(2),
      Q => trunc_ln441_reg_762(2),
      R => '0'
    );
\trunc_ln441_reg_762_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_762_reg[7]_0\(3),
      Q => trunc_ln441_reg_762(3),
      R => '0'
    );
\trunc_ln441_reg_762_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_762_reg[7]_0\(4),
      Q => trunc_ln441_reg_762(4),
      R => '0'
    );
\trunc_ln441_reg_762_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_762_reg[7]_0\(5),
      Q => trunc_ln441_reg_762(5),
      R => '0'
    );
\trunc_ln441_reg_762_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_762_reg[7]_0\(6),
      Q => trunc_ln441_reg_762(6),
      R => '0'
    );
\trunc_ln441_reg_762_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_762_reg[7]_0\(7),
      Q => trunc_ln441_reg_762(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache : out STD_LOGIC;
    ap_loop_init_int : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    axi_last_reg_194 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln102_fu_149_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln102_fu_149_p2_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_3 : in STD_LOGIC;
    dst_1_data_empty_n : in STD_LOGIC;
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dst_1_rows_channel_empty_n : in STD_LOGIC;
    dst_1_cols_channel_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln107_fu_161_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln107_1_fu_167_p2_carry_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln107_1_fu_167_p2_carry_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi : entity is "sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi";
end sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_enable_reg_pp0_iter1_i_1__4_n_9\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal \^axi_last_reg_194\ : STD_LOGIC;
  signal \axi_last_reg_194[0]_i_1_n_9\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal \icmp_ln102_fu_149_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln102_fu_149_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln102_fu_149_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln102_fu_149_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln102_fu_149_p2_carry__1_n_10\ : STD_LOGIC;
  signal \icmp_ln102_fu_149_p2_carry__1_n_11\ : STD_LOGIC;
  signal \icmp_ln102_fu_149_p2_carry__1_n_12\ : STD_LOGIC;
  signal \icmp_ln102_fu_149_p2_carry__1_n_9\ : STD_LOGIC;
  signal \icmp_ln102_fu_149_p2_carry__2_n_10\ : STD_LOGIC;
  signal \icmp_ln102_fu_149_p2_carry__2_n_11\ : STD_LOGIC;
  signal \icmp_ln102_fu_149_p2_carry__2_n_12\ : STD_LOGIC;
  signal icmp_ln102_fu_149_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln102_fu_149_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln102_fu_149_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln102_fu_149_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln107_1_fu_167_p2 : STD_LOGIC;
  signal icmp_ln107_1_fu_167_p2_carry_i_1_n_9 : STD_LOGIC;
  signal icmp_ln107_1_fu_167_p2_carry_i_2_n_9 : STD_LOGIC;
  signal icmp_ln107_1_fu_167_p2_carry_i_3_n_9 : STD_LOGIC;
  signal icmp_ln107_1_fu_167_p2_carry_i_4_n_9 : STD_LOGIC;
  signal icmp_ln107_1_fu_167_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln107_1_fu_167_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln107_1_fu_167_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln107_fu_161_p2 : STD_LOGIC;
  signal \icmp_ln107_fu_161_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln107_fu_161_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln107_fu_161_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln107_fu_161_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \icmp_ln107_fu_161_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln107_fu_161_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln107_fu_161_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln107_fu_161_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln107_fu_161_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln107_fu_161_p2_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln107_fu_161_p2_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln107_fu_161_p2_carry__1_n_11\ : STD_LOGIC;
  signal \icmp_ln107_fu_161_p2_carry__1_n_12\ : STD_LOGIC;
  signal icmp_ln107_fu_161_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln107_fu_161_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln107_fu_161_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln107_fu_161_p2_carry_i_8_n_9 : STD_LOGIC;
  signal icmp_ln107_fu_161_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln107_fu_161_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln107_fu_161_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln107_fu_161_p2_carry_n_9 : STD_LOGIC;
  signal j_2_fu_155_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_fu_72_reg_n_9_[0]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[10]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[11]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[1]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[2]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[3]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[4]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[5]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[6]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[7]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[8]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln102_fu_149_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln102_fu_149_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln102_fu_149_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln102_fu_149_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln107_1_fu_167_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln107_fu_161_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln107_fu_161_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln107_fu_161_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln107_fu_161_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln102_fu_149_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln102_fu_149_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln102_fu_149_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln102_fu_149_p2_carry__2\ : label is 11;
begin
  CO(0) <= \^co\(0);
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  axi_last_reg_194 <= \^axi_last_reg_194\;
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8A8A800A0A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^co\(0),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ap_enable_reg_pp0_iter1_reg_3,
      I4 => dst_1_data_empty_n,
      I5 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \ap_enable_reg_pp0_iter1_i_1__4_n_9\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__4_n_9\,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
\axi_last_reg_194[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => icmp_ln107_1_fu_167_p2,
      I1 => icmp_ln107_fu_161_p2,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \^co\(0),
      I4 => \^axi_last_reg_194\,
      O => \axi_last_reg_194[0]_i_1_n_9\
    );
\axi_last_reg_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_reg_194[0]_i_1_n_9\,
      Q => \^axi_last_reg_194\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => \^co\(0),
      D(11 downto 0) => j_2_fu_155_p2(11 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      Q(1 downto 0) => Q(1 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      \ap_CS_fsm_reg[0]\(0) => D(0),
      \ap_CS_fsm_reg[1]\ => \^ap_enable_reg_pp0_iter1_reg_0\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_35,
      icmp_ln107_fu_161_p2_carry(11 downto 0) => \icmp_ln107_fu_161_p2_carry__1_0\(11 downto 0),
      icmp_ln107_fu_161_p2_carry_0 => icmp_ln107_fu_161_p2_carry_i_8_n_9,
      icmp_ln107_fu_161_p2_carry_1 => icmp_ln107_fu_161_p2_carry_i_7_n_9,
      icmp_ln107_fu_161_p2_carry_2 => icmp_ln107_fu_161_p2_carry_i_6_n_9,
      icmp_ln107_fu_161_p2_carry_3 => icmp_ln107_fu_161_p2_carry_i_5_n_9,
      \j_fu_72_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_32,
      \j_fu_72_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_33,
      \j_fu_72_reg[11]\(11) => \j_fu_72_reg_n_9_[11]\,
      \j_fu_72_reg[11]\(10) => \j_fu_72_reg_n_9_[10]\,
      \j_fu_72_reg[11]\(9) => \j_fu_72_reg_n_9_[9]\,
      \j_fu_72_reg[11]\(8) => \j_fu_72_reg_n_9_[8]\,
      \j_fu_72_reg[11]\(7) => \j_fu_72_reg_n_9_[7]\,
      \j_fu_72_reg[11]\(6) => \j_fu_72_reg_n_9_[6]\,
      \j_fu_72_reg[11]\(5) => \j_fu_72_reg_n_9_[5]\,
      \j_fu_72_reg[11]\(4) => \j_fu_72_reg_n_9_[4]\,
      \j_fu_72_reg[11]\(3) => \j_fu_72_reg_n_9_[3]\,
      \j_fu_72_reg[11]\(2) => \j_fu_72_reg_n_9_[2]\,
      \j_fu_72_reg[11]\(1) => \j_fu_72_reg_n_9_[1]\,
      \j_fu_72_reg[11]\(0) => \j_fu_72_reg_n_9_[0]\,
      \out\(11 downto 0) => \out\(11 downto 0),
      \sub_reg_164_reg[10]\(3) => flow_control_loop_pipe_sequential_init_U_n_36,
      \sub_reg_164_reg[10]\(2) => flow_control_loop_pipe_sequential_init_U_n_37,
      \sub_reg_164_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_38,
      \sub_reg_164_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_39
    );
icmp_ln102_fu_149_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln102_fu_149_p2_carry_n_9,
      CO(2) => icmp_ln102_fu_149_p2_carry_n_10,
      CO(1) => icmp_ln102_fu_149_p2_carry_n_11,
      CO(0) => icmp_ln102_fu_149_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      O(3 downto 0) => NLW_icmp_ln102_fu_149_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_31
    );
\icmp_ln102_fu_149_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln102_fu_149_p2_carry_n_9,
      CO(3) => \icmp_ln102_fu_149_p2_carry__0_n_9\,
      CO(2) => \icmp_ln102_fu_149_p2_carry__0_n_10\,
      CO(1) => \icmp_ln102_fu_149_p2_carry__0_n_11\,
      CO(0) => \icmp_ln102_fu_149_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_32,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_33,
      O(3 downto 0) => \NLW_icmp_ln102_fu_149_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_35
    );
\icmp_ln102_fu_149_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln102_fu_149_p2_carry__0_n_9\,
      CO(3) => \icmp_ln102_fu_149_p2_carry__1_n_9\,
      CO(2) => \icmp_ln102_fu_149_p2_carry__1_n_10\,
      CO(1) => \icmp_ln102_fu_149_p2_carry__1_n_11\,
      CO(0) => \icmp_ln102_fu_149_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln102_fu_149_p2_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln102_fu_149_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln102_fu_149_p2_carry__2_1\(3 downto 0)
    );
\icmp_ln102_fu_149_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln102_fu_149_p2_carry__1_n_9\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln102_fu_149_p2_carry__2_n_10\,
      CO(1) => \icmp_ln102_fu_149_p2_carry__2_n_11\,
      CO(0) => \icmp_ln102_fu_149_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => ap_enable_reg_pp0_iter1_reg_1(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln102_fu_149_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => ap_enable_reg_pp0_iter1_reg_2(3 downto 0)
    );
icmp_ln107_1_fu_167_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln107_1_fu_167_p2,
      CO(2) => icmp_ln107_1_fu_167_p2_carry_n_10,
      CO(1) => icmp_ln107_1_fu_167_p2_carry_n_11,
      CO(0) => icmp_ln107_1_fu_167_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln107_1_fu_167_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln107_1_fu_167_p2_carry_i_1_n_9,
      S(2) => icmp_ln107_1_fu_167_p2_carry_i_2_n_9,
      S(1) => icmp_ln107_1_fu_167_p2_carry_i_3_n_9,
      S(0) => icmp_ln107_1_fu_167_p2_carry_i_4_n_9
    );
icmp_ln107_1_fu_167_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => icmp_ln107_1_fu_167_p2_carry_0(11),
      I1 => icmp_ln107_1_fu_167_p2_carry_0(10),
      I2 => icmp_ln107_1_fu_167_p2_carry_1(9),
      I3 => icmp_ln107_1_fu_167_p2_carry_0(9),
      I4 => icmp_ln107_1_fu_167_p2_carry_1(10),
      I5 => icmp_ln107_1_fu_167_p2_carry_1(11),
      O => icmp_ln107_1_fu_167_p2_carry_i_1_n_9
    );
icmp_ln107_1_fu_167_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => icmp_ln107_1_fu_167_p2_carry_0(8),
      I1 => icmp_ln107_1_fu_167_p2_carry_0(7),
      I2 => icmp_ln107_1_fu_167_p2_carry_1(6),
      I3 => icmp_ln107_1_fu_167_p2_carry_0(6),
      I4 => icmp_ln107_1_fu_167_p2_carry_1(7),
      I5 => icmp_ln107_1_fu_167_p2_carry_1(8),
      O => icmp_ln107_1_fu_167_p2_carry_i_2_n_9
    );
icmp_ln107_1_fu_167_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => icmp_ln107_1_fu_167_p2_carry_0(5),
      I1 => icmp_ln107_1_fu_167_p2_carry_0(4),
      I2 => icmp_ln107_1_fu_167_p2_carry_1(3),
      I3 => icmp_ln107_1_fu_167_p2_carry_0(3),
      I4 => icmp_ln107_1_fu_167_p2_carry_1(4),
      I5 => icmp_ln107_1_fu_167_p2_carry_1(5),
      O => icmp_ln107_1_fu_167_p2_carry_i_3_n_9
    );
icmp_ln107_1_fu_167_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => icmp_ln107_1_fu_167_p2_carry_0(2),
      I1 => icmp_ln107_1_fu_167_p2_carry_0(1),
      I2 => icmp_ln107_1_fu_167_p2_carry_1(0),
      I3 => icmp_ln107_1_fu_167_p2_carry_0(0),
      I4 => icmp_ln107_1_fu_167_p2_carry_1(1),
      I5 => icmp_ln107_1_fu_167_p2_carry_1(2),
      O => icmp_ln107_1_fu_167_p2_carry_i_4_n_9
    );
icmp_ln107_fu_161_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln107_fu_161_p2_carry_n_9,
      CO(2) => icmp_ln107_fu_161_p2_carry_n_10,
      CO(1) => icmp_ln107_fu_161_p2_carry_n_11,
      CO(0) => icmp_ln107_fu_161_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln107_fu_161_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_36,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_37,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_38,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_39
    );
\icmp_ln107_fu_161_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln107_fu_161_p2_carry_n_9,
      CO(3) => \icmp_ln107_fu_161_p2_carry__0_n_9\,
      CO(2) => \icmp_ln107_fu_161_p2_carry__0_n_10\,
      CO(1) => \icmp_ln107_fu_161_p2_carry__0_n_11\,
      CO(0) => \icmp_ln107_fu_161_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln107_fu_161_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln107_fu_161_p2_carry__0_i_1_n_9\,
      S(2) => \icmp_ln107_fu_161_p2_carry__0_i_2_n_9\,
      S(1) => \icmp_ln107_fu_161_p2_carry__0_i_3_n_9\,
      S(0) => \icmp_ln107_fu_161_p2_carry__0_i_4_n_9\
    );
\icmp_ln107_fu_161_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln107_fu_161_p2_carry__1_0\(22),
      I1 => \icmp_ln107_fu_161_p2_carry__1_0\(23),
      I2 => \icmp_ln107_fu_161_p2_carry__1_0\(21),
      O => \icmp_ln107_fu_161_p2_carry__0_i_1_n_9\
    );
\icmp_ln107_fu_161_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln107_fu_161_p2_carry__1_0\(19),
      I1 => \icmp_ln107_fu_161_p2_carry__1_0\(20),
      I2 => \icmp_ln107_fu_161_p2_carry__1_0\(18),
      O => \icmp_ln107_fu_161_p2_carry__0_i_2_n_9\
    );
\icmp_ln107_fu_161_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln107_fu_161_p2_carry__1_0\(16),
      I1 => \icmp_ln107_fu_161_p2_carry__1_0\(17),
      I2 => \icmp_ln107_fu_161_p2_carry__1_0\(15),
      O => \icmp_ln107_fu_161_p2_carry__0_i_3_n_9\
    );
\icmp_ln107_fu_161_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln107_fu_161_p2_carry__1_0\(13),
      I1 => \icmp_ln107_fu_161_p2_carry__1_0\(14),
      I2 => \icmp_ln107_fu_161_p2_carry__1_0\(12),
      O => \icmp_ln107_fu_161_p2_carry__0_i_4_n_9\
    );
\icmp_ln107_fu_161_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln107_fu_161_p2_carry__0_n_9\,
      CO(3) => \NLW_icmp_ln107_fu_161_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln107_fu_161_p2,
      CO(1) => \icmp_ln107_fu_161_p2_carry__1_n_11\,
      CO(0) => \icmp_ln107_fu_161_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln107_fu_161_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln107_fu_161_p2_carry__1_i_1_n_9\,
      S(1) => \icmp_ln107_fu_161_p2_carry__1_i_2_n_9\,
      S(0) => \icmp_ln107_fu_161_p2_carry__1_i_3_n_9\
    );
\icmp_ln107_fu_161_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln107_fu_161_p2_carry__1_0\(30),
      I1 => \icmp_ln107_fu_161_p2_carry__1_0\(31),
      O => \icmp_ln107_fu_161_p2_carry__1_i_1_n_9\
    );
\icmp_ln107_fu_161_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln107_fu_161_p2_carry__1_0\(29),
      I1 => \icmp_ln107_fu_161_p2_carry__1_0\(28),
      I2 => \icmp_ln107_fu_161_p2_carry__1_0\(27),
      O => \icmp_ln107_fu_161_p2_carry__1_i_2_n_9\
    );
\icmp_ln107_fu_161_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln107_fu_161_p2_carry__1_0\(25),
      I1 => \icmp_ln107_fu_161_p2_carry__1_0\(26),
      I2 => \icmp_ln107_fu_161_p2_carry__1_0\(24),
      O => \icmp_ln107_fu_161_p2_carry__1_i_3_n_9\
    );
icmp_ln107_fu_161_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => \j_fu_72_reg_n_9_[11]\,
      I1 => \icmp_ln107_fu_161_p2_carry__1_0\(10),
      I2 => \j_fu_72_reg_n_9_[9]\,
      I3 => \icmp_ln107_fu_161_p2_carry__1_0\(9),
      I4 => \j_fu_72_reg_n_9_[10]\,
      I5 => \icmp_ln107_fu_161_p2_carry__1_0\(11),
      O => icmp_ln107_fu_161_p2_carry_i_5_n_9
    );
icmp_ln107_fu_161_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020080240100401"
    )
        port map (
      I0 => \j_fu_72_reg_n_9_[8]\,
      I1 => \icmp_ln107_fu_161_p2_carry__1_0\(7),
      I2 => \icmp_ln107_fu_161_p2_carry__1_0\(6),
      I3 => \j_fu_72_reg_n_9_[7]\,
      I4 => \j_fu_72_reg_n_9_[6]\,
      I5 => \icmp_ln107_fu_161_p2_carry__1_0\(8),
      O => icmp_ln107_fu_161_p2_carry_i_6_n_9
    );
icmp_ln107_fu_161_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => \j_fu_72_reg_n_9_[5]\,
      I1 => \icmp_ln107_fu_161_p2_carry__1_0\(4),
      I2 => \j_fu_72_reg_n_9_[3]\,
      I3 => \icmp_ln107_fu_161_p2_carry__1_0\(3),
      I4 => \j_fu_72_reg_n_9_[4]\,
      I5 => \icmp_ln107_fu_161_p2_carry__1_0\(5),
      O => icmp_ln107_fu_161_p2_carry_i_7_n_9
    );
icmp_ln107_fu_161_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020080240100401"
    )
        port map (
      I0 => \j_fu_72_reg_n_9_[2]\,
      I1 => \icmp_ln107_fu_161_p2_carry__1_0\(1),
      I2 => \icmp_ln107_fu_161_p2_carry__1_0\(0),
      I3 => \j_fu_72_reg_n_9_[1]\,
      I4 => \j_fu_72_reg_n_9_[0]\,
      I5 => \icmp_ln107_fu_161_p2_carry__1_0\(2),
      O => icmp_ln107_fu_161_p2_carry_i_8_n_9
    );
\j_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(0),
      Q => \j_fu_72_reg_n_9_[0]\,
      R => SR(0)
    );
\j_fu_72_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(10),
      Q => \j_fu_72_reg_n_9_[10]\,
      R => SR(0)
    );
\j_fu_72_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(11),
      Q => \j_fu_72_reg_n_9_[11]\,
      R => SR(0)
    );
\j_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(1),
      Q => \j_fu_72_reg_n_9_[1]\,
      R => SR(0)
    );
\j_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(2),
      Q => \j_fu_72_reg_n_9_[2]\,
      R => SR(0)
    );
\j_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(3),
      Q => \j_fu_72_reg_n_9_[3]\,
      R => SR(0)
    );
\j_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(4),
      Q => \j_fu_72_reg_n_9_[4]\,
      R => SR(0)
    );
\j_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(5),
      Q => \j_fu_72_reg_n_9_[5]\,
      R => SR(0)
    );
\j_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(6),
      Q => \j_fu_72_reg_n_9_[6]\,
      R => SR(0)
    );
\j_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(7),
      Q => \j_fu_72_reg_n_9_[7]\,
      R => SR(0)
    );
\j_fu_72_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(8),
      Q => \j_fu_72_reg_n_9_[8]\,
      R => SR(0)
    );
\j_fu_72_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(9),
      Q => \j_fu_72_reg_n_9_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_s is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    ap_loop_init_int_reg_3 : out STD_LOGIC;
    ap_loop_init_int_reg_4 : out STD_LOGIC;
    ap_loop_init : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    push : out STD_LOGIC;
    \push__0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    push_1 : out STD_LOGIC;
    \axi_data_reg_138_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln77_fu_107_p2_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln77_fu_107_p2_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln77_fu_107_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_02_fu_60_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_02_fu_60_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addr : in STD_LOGIC;
    \icmp_ln77_fu_107_p2_carry__0_i_7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln77_fu_107_p2_carry__0_i_7_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    img_inp_TVALID : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_2\ : in STD_LOGIC;
    in_mat_rows_c_full_n : in STD_LOGIC;
    in_mat_cols_c_full_n : in STD_LOGIC;
    in_mat_cols_c17_channel_empty_n : in STD_LOGIC;
    in_mat_rows_c16_channel_empty_n : in STD_LOGIC;
    start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n : in STD_LOGIC;
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_s : entity is "sobel_accel_axis2xfMat_24_16_2160_3840_1_s";
end sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_s is
  signal B_V_data_1_data_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ap_CS_fsm[0]_i_1__4_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0 : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_24 : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_25 : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_26 : STD_LOGIC;
  signal \i_fu_76[0]_i_4_n_9\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal icmp_ln77_fu_107_p2 : STD_LOGIC;
  signal img_inp_TVALID_int_regslice : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal regslice_both_img_inp_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_img_inp_V_data_V_U_n_13 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__1\ : label is "soft_lutpair124";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_76_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_76_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_76_reg[8]_i_1\ : label is 11;
begin
  \ap_CS_fsm_reg[1]_0\(1 downto 0) <= \^ap_cs_fsm_reg[1]_0\(1 downto 0);
  \out\(11 downto 0) <= \^out\(11 downto 0);
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \ap_CS_fsm_reg[1]_2\,
      I2 => in_mat_rows_c_full_n,
      I3 => in_mat_cols_c_full_n,
      O => push_0
    );
\SRL_SIG[0][15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \ap_CS_fsm_reg[1]_2\,
      I2 => in_mat_rows_c_full_n,
      I3 => in_mat_cols_c_full_n,
      O => push_1
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFF2AAA2AAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \ap_CS_fsm_reg[1]_2\,
      I2 => in_mat_rows_c_full_n,
      I3 => in_mat_cols_c_full_n,
      I4 => CO(0),
      I5 => \^ap_cs_fsm_reg[1]_0\(1),
      O => \ap_CS_fsm[0]_i_1__4_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__4_n_9\,
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_25,
      Q => \^ap_cs_fsm_reg[1]_0\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_24,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => in_mat_cols_c17_channel_empty_n,
      I2 => in_mat_rows_c16_channel_empty_n,
      I3 => start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n,
      O => \push__0\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(1),
      I1 => CO(0),
      O => \ap_CS_fsm_reg[1]_1\
    );
grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108: entity work.sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat
     port map (
      CO(0) => icmp_ln77_fu_107_p2,
      D(11 downto 0) => D(11 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => regslice_both_img_inp_V_data_V_U_n_13,
      Q(5 downto 0) => Q(5 downto 0),
      S(3 downto 0) => S(3 downto 0),
      addr => addr,
      \ap_CS_fsm_reg[0]\(1) => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_24,
      \ap_CS_fsm_reg[0]\(0) => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_25,
      \ap_CS_fsm_reg[1]\ => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_26,
      \ap_CS_fsm_reg[1]_0\(2) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[1]_0\(1 downto 0) => \^ap_cs_fsm_reg[1]_0\(1 downto 0),
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[1]_2\,
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init => ap_loop_init,
      ap_loop_init_int_reg => ap_loop_init_int_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg_0,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg_1,
      ap_loop_init_int_reg_2 => ap_loop_init_int_reg_2,
      ap_loop_init_int_reg_3 => ap_loop_init_int_reg_3,
      ap_loop_init_int_reg_4 => ap_loop_init_int_reg_4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_reg_138_reg[23]_0\(23 downto 0) => \axi_data_reg_138_reg[23]\(23 downto 0),
      \axi_data_reg_138_reg[23]_1\(0) => regslice_both_img_inp_V_data_V_U_n_11,
      \axi_data_reg_138_reg[23]_2\(23 downto 0) => B_V_data_1_data_out(23 downto 0),
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      \icmp_ln77_fu_107_p2_carry__0_i_7\(5 downto 0) => \icmp_ln77_fu_107_p2_carry__0_i_7\(5 downto 0),
      \icmp_ln77_fu_107_p2_carry__0_i_7_0\(5 downto 0) => \icmp_ln77_fu_107_p2_carry__0_i_7_0\(5 downto 0),
      \icmp_ln77_fu_107_p2_carry__1_0\(3 downto 0) => \icmp_ln77_fu_107_p2_carry__1\(3 downto 0),
      \icmp_ln77_fu_107_p2_carry__2_0\(3 downto 0) => \icmp_ln77_fu_107_p2_carry__2\(3 downto 0),
      \icmp_ln77_fu_107_p2_carry__2_1\(3 downto 0) => \icmp_ln77_fu_107_p2_carry__2_0\(3 downto 0),
      img_inp_TVALID_int_regslice => img_inp_TVALID_int_regslice,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_data_full_n => in_mat_data_full_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      \j_02_fu_60_reg[11]_0\(3 downto 0) => \j_02_fu_60_reg[11]\(3 downto 0),
      \j_02_fu_60_reg[11]_1\(3 downto 0) => \j_02_fu_60_reg[11]_0\(3 downto 0)
    );
grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_26,
      Q => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_fu_76[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \ap_CS_fsm_reg[1]_2\,
      I2 => in_mat_rows_c_full_n,
      I3 => in_mat_cols_c_full_n,
      O => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(1),
      I1 => CO(0),
      O => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0
    );
\i_fu_76[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => \i_fu_76[0]_i_4_n_9\
    );
\i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[0]_i_3_n_16\,
      Q => \^out\(0),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_76_reg[0]_i_3_n_9\,
      CO(2) => \i_fu_76_reg[0]_i_3_n_10\,
      CO(1) => \i_fu_76_reg[0]_i_3_n_11\,
      CO(0) => \i_fu_76_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_76_reg[0]_i_3_n_13\,
      O(2) => \i_fu_76_reg[0]_i_3_n_14\,
      O(1) => \i_fu_76_reg[0]_i_3_n_15\,
      O(0) => \i_fu_76_reg[0]_i_3_n_16\,
      S(3 downto 1) => \^out\(3 downto 1),
      S(0) => \i_fu_76[0]_i_4_n_9\
    );
\i_fu_76_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[8]_i_1_n_14\,
      Q => \^out\(10),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[8]_i_1_n_13\,
      Q => \^out\(11),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[0]_i_3_n_15\,
      Q => \^out\(1),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[0]_i_3_n_14\,
      Q => \^out\(2),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[0]_i_3_n_13\,
      Q => \^out\(3),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[4]_i_1_n_16\,
      Q => \^out\(4),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_76_reg[0]_i_3_n_9\,
      CO(3) => \i_fu_76_reg[4]_i_1_n_9\,
      CO(2) => \i_fu_76_reg[4]_i_1_n_10\,
      CO(1) => \i_fu_76_reg[4]_i_1_n_11\,
      CO(0) => \i_fu_76_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_76_reg[4]_i_1_n_13\,
      O(2) => \i_fu_76_reg[4]_i_1_n_14\,
      O(1) => \i_fu_76_reg[4]_i_1_n_15\,
      O(0) => \i_fu_76_reg[4]_i_1_n_16\,
      S(3 downto 0) => \^out\(7 downto 4)
    );
\i_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[4]_i_1_n_15\,
      Q => \^out\(5),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[4]_i_1_n_14\,
      Q => \^out\(6),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[4]_i_1_n_13\,
      Q => \^out\(7),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[8]_i_1_n_16\,
      Q => \^out\(8),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_76_reg[4]_i_1_n_9\,
      CO(3) => \NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_76_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_76_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_76_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_76_reg[8]_i_1_n_13\,
      O(2) => \i_fu_76_reg[8]_i_1_n_14\,
      O(1) => \i_fu_76_reg[8]_i_1_n_15\,
      O(0) => \i_fu_76_reg[8]_i_1_n_16\,
      S(3 downto 0) => \^out\(11 downto 8)
    );
\i_fu_76_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[8]_i_1_n_15\,
      Q => \^out\(9),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
regslice_both_img_inp_V_data_V_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => B_V_data_1_data_out(23 downto 0),
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      CO(0) => icmp_ln77_fu_107_p2,
      E(0) => regslice_both_img_inp_V_data_V_U_n_13,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(0) => regslice_both_img_inp_V_data_V_U_n_11,
      img_inp_TDATA(23 downto 0) => img_inp_TDATA(23 downto 0),
      img_inp_TVALID => img_inp_TVALID,
      img_inp_TVALID_int_regslice => img_inp_TVALID_int_regslice,
      in_mat_data_full_n => in_mat_data_full_n,
      push => push
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_0,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_convertTo_3_0_2160_3840_1_2_2_8 is
  port (
    convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read : out STD_LOGIC;
    \tmp_10_reg_232_reg[3]\ : out STD_LOGIC;
    \tmp_10_reg_232_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr0 : out STD_LOGIC;
    mOutPtr0_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    mOutPtr0_1 : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    trunc_ln105_reg_237 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rev_fu_108_p2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    p_dst_data_empty_n : in STD_LOGIC;
    dst_1_data_full_n : in STD_LOGIC;
    p_dst_rows_channel_empty_n : in STD_LOGIC;
    ap_sync_channel_write_p_dst_rows_channel0 : in STD_LOGIC;
    p_dst_cols_channel_empty_n : in STD_LOGIC;
    ap_sync_channel_write_p_dst_cols_channel0 : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buf_reg_227_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    if_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \height_reg_165_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    shift_c_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_convertTo_3_0_2160_3840_1_2_2_8 : entity is "sobel_accel_convertTo_3_0_2160_3840_1_2_2_8";
end sobel_design_sobel_accel_0_0_sobel_accel_convertTo_3_0_2160_3840_1_2_2_8;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_convertTo_3_0_2160_3840_1_2_2_8 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[0]_i_1__1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_10_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_11_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_12_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_13_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_14__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_15__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_16__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_17__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_18_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_19_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_20_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__1_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__1_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__1_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4__0_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4__0_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4__0_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4__0_n_9\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\ : STD_LOGIC;
  signal grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg : STD_LOGIC;
  signal grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0 : STD_LOGIC;
  signal grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_10 : STD_LOGIC;
  signal grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_15 : STD_LOGIC;
  signal grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_16 : STD_LOGIC;
  signal height_reg_165 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_shift_read_reg_155 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rev_reg_170 : STD_LOGIC;
  signal \row_fu_58[0]_i_3_n_9\ : STD_LOGIC;
  signal row_fu_58_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \row_fu_58_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \row_fu_58_reg[12]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sub_i377_i_reg_175 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal width_reg_160 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_2__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_4__0\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair194";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \row_fu_58_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_58_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_58_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_58_reg[8]_i_1\ : label is 11;
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read <= \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55553FFF0000"
    )
        port map (
      I0 => \^co\(0),
      I1 => p_dst_cols_channel_empty_n,
      I2 => p_dst_rows_channel_empty_n,
      I3 => shift_c_empty_n,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \ap_CS_fsm[0]_i_1__1_n_9\
    );
\ap_CS_fsm[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => height_reg_165(12),
      I1 => row_fu_58_reg(12),
      I2 => height_reg_165(13),
      O => \ap_CS_fsm[2]_i_10_n_9\
    );
\ap_CS_fsm[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => height_reg_165(10),
      I1 => row_fu_58_reg(10),
      I2 => height_reg_165(11),
      I3 => row_fu_58_reg(11),
      O => \ap_CS_fsm[2]_i_11_n_9\
    );
\ap_CS_fsm[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => height_reg_165(8),
      I1 => row_fu_58_reg(8),
      I2 => height_reg_165(9),
      I3 => row_fu_58_reg(9),
      O => \ap_CS_fsm[2]_i_12_n_9\
    );
\ap_CS_fsm[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_165(6),
      I1 => row_fu_58_reg(6),
      I2 => row_fu_58_reg(7),
      I3 => height_reg_165(7),
      O => \ap_CS_fsm[2]_i_13_n_9\
    );
\ap_CS_fsm[2]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_165(4),
      I1 => row_fu_58_reg(4),
      I2 => row_fu_58_reg(5),
      I3 => height_reg_165(5),
      O => \ap_CS_fsm[2]_i_14__0_n_9\
    );
\ap_CS_fsm[2]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_165(2),
      I1 => row_fu_58_reg(2),
      I2 => row_fu_58_reg(3),
      I3 => height_reg_165(3),
      O => \ap_CS_fsm[2]_i_15__0_n_9\
    );
\ap_CS_fsm[2]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_165(0),
      I1 => row_fu_58_reg(0),
      I2 => row_fu_58_reg(1),
      I3 => height_reg_165(1),
      O => \ap_CS_fsm[2]_i_16__0_n_9\
    );
\ap_CS_fsm[2]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => height_reg_165(6),
      I1 => row_fu_58_reg(6),
      I2 => height_reg_165(7),
      I3 => row_fu_58_reg(7),
      O => \ap_CS_fsm[2]_i_17__0_n_9\
    );
\ap_CS_fsm[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => height_reg_165(4),
      I1 => row_fu_58_reg(4),
      I2 => height_reg_165(5),
      I3 => row_fu_58_reg(5),
      O => \ap_CS_fsm[2]_i_18_n_9\
    );
\ap_CS_fsm[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => height_reg_165(2),
      I1 => row_fu_58_reg(2),
      I2 => height_reg_165(3),
      I3 => row_fu_58_reg(3),
      O => \ap_CS_fsm[2]_i_19_n_9\
    );
\ap_CS_fsm[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => height_reg_165(0),
      I1 => row_fu_58_reg(0),
      I2 => height_reg_165(1),
      I3 => row_fu_58_reg(1),
      O => \ap_CS_fsm[2]_i_20_n_9\
    );
\ap_CS_fsm[2]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => height_reg_165(14),
      I1 => height_reg_165(15),
      O => \ap_CS_fsm[2]_i_5__0_n_9\
    );
\ap_CS_fsm[2]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => height_reg_165(12),
      I1 => row_fu_58_reg(12),
      I2 => height_reg_165(13),
      O => \ap_CS_fsm[2]_i_6__1_n_9\
    );
\ap_CS_fsm[2]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_165(10),
      I1 => row_fu_58_reg(10),
      I2 => row_fu_58_reg(11),
      I3 => height_reg_165(11),
      O => \ap_CS_fsm[2]_i_7__1_n_9\
    );
\ap_CS_fsm[2]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_165(8),
      I1 => row_fu_58_reg(8),
      I2 => row_fu_58_reg(9),
      I3 => height_reg_165(9),
      O => \ap_CS_fsm[2]_i_8__0_n_9\
    );
\ap_CS_fsm[2]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => height_reg_165(14),
      I1 => height_reg_165(15),
      O => \ap_CS_fsm[2]_i_9__0_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__1_n_9\,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_16,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_15,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_4__0_n_9\,
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_2__1_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__1_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__1_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_5__0_n_9\,
      DI(2) => \ap_CS_fsm[2]_i_6__1_n_9\,
      DI(1) => \ap_CS_fsm[2]_i_7__1_n_9\,
      DI(0) => \ap_CS_fsm[2]_i_8__0_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_9__0_n_9\,
      S(2) => \ap_CS_fsm[2]_i_10_n_9\,
      S(1) => \ap_CS_fsm[2]_i_11_n_9\,
      S(0) => \ap_CS_fsm[2]_i_12_n_9\
    );
\ap_CS_fsm_reg[2]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[2]_i_4__0_n_9\,
      CO(2) => \ap_CS_fsm_reg[2]_i_4__0_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_4__0_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_4__0_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_13_n_9\,
      DI(2) => \ap_CS_fsm[2]_i_14__0_n_9\,
      DI(1) => \ap_CS_fsm[2]_i_15__0_n_9\,
      DI(0) => \ap_CS_fsm[2]_i_16__0_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_17__0_n_9\,
      S(2) => \ap_CS_fsm[2]_i_18_n_9\,
      S(1) => \ap_CS_fsm[2]_i_19_n_9\,
      S(0) => \ap_CS_fsm[2]_i_20_n_9\
    );
empty_n_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => \ap_CS_fsm_reg[1]_0\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => p_dst_rows_channel_empty_n,
      I3 => ap_sync_channel_write_p_dst_rows_channel0,
      O => mOutPtr0
    );
\full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => p_dst_cols_channel_empty_n,
      I3 => ap_sync_channel_write_p_dst_cols_channel0,
      O => mOutPtr0_0
    );
grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80: entity work.sobel_design_sobel_accel_0_0_sobel_accel_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP
     port map (
      CO(0) => \^co\(0),
      D(1) => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_15,
      D(0) => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_16,
      Q(2) => ap_CS_fsm_state3,
      Q(1 downto 0) => \^q\(1 downto 0),
      \ap_CS_fsm_reg[1]\ => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_10,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \buf_reg_227_reg[15]_0\(15 downto 0) => \buf_reg_227_reg[15]\(15 downto 0),
      dst_1_data_full_n => dst_1_data_full_n,
      grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      \icmp_ln81_fu_117_p2_carry__0_0\(15 downto 0) => width_reg_160(15 downto 0),
      mOutPtr(0) => mOutPtr(0),
      mOutPtr0_1 => mOutPtr0_1,
      mOutPtr18_out => mOutPtr18_out,
      p_dst_cols_channel_empty_n => p_dst_cols_channel_empty_n,
      p_dst_data_empty_n => p_dst_data_empty_n,
      p_dst_rows_channel_empty_n => p_dst_rows_channel_empty_n,
      push => push,
      push_2 => push_2,
      rev_reg_170 => rev_reg_170,
      shift_c_empty_n => shift_c_empty_n,
      \tmp_10_reg_232[6]_i_4_0\(31 downto 0) => sub_i377_i_reg_175(31 downto 0),
      \tmp_10_reg_232_reg[3]_0\ => \tmp_10_reg_232_reg[3]\,
      \tmp_10_reg_232_reg[6]_0\(2 downto 0) => \tmp_10_reg_232_reg[6]\(2 downto 0),
      trunc_ln105_reg_237(7 downto 0) => trunc_ln105_reg_237(7 downto 0),
      \trunc_ln105_reg_237_reg[0]_0\(31 downto 0) => p_shift_read_reg_155(31 downto 0)
    );
grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_10,
      Q => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      R => ap_rst_n_inv
    );
\height_reg_165_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(0),
      Q => height_reg_165(0),
      R => '0'
    );
\height_reg_165_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(10),
      Q => height_reg_165(10),
      R => '0'
    );
\height_reg_165_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(11),
      Q => height_reg_165(11),
      R => '0'
    );
\height_reg_165_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(12),
      Q => height_reg_165(12),
      R => '0'
    );
\height_reg_165_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(13),
      Q => height_reg_165(13),
      R => '0'
    );
\height_reg_165_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(14),
      Q => height_reg_165(14),
      R => '0'
    );
\height_reg_165_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(15),
      Q => height_reg_165(15),
      R => '0'
    );
\height_reg_165_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(1),
      Q => height_reg_165(1),
      R => '0'
    );
\height_reg_165_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(2),
      Q => height_reg_165(2),
      R => '0'
    );
\height_reg_165_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(3),
      Q => height_reg_165(3),
      R => '0'
    );
\height_reg_165_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(4),
      Q => height_reg_165(4),
      R => '0'
    );
\height_reg_165_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(5),
      Q => height_reg_165(5),
      R => '0'
    );
\height_reg_165_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(6),
      Q => height_reg_165(6),
      R => '0'
    );
\height_reg_165_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(7),
      Q => height_reg_165(7),
      R => '0'
    );
\height_reg_165_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(8),
      Q => height_reg_165(8),
      R => '0'
    );
\height_reg_165_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(9),
      Q => height_reg_165(9),
      R => '0'
    );
\p_shift_read_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(0),
      Q => p_shift_read_reg_155(0),
      R => '0'
    );
\p_shift_read_reg_155_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(10),
      Q => p_shift_read_reg_155(10),
      R => '0'
    );
\p_shift_read_reg_155_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(11),
      Q => p_shift_read_reg_155(11),
      R => '0'
    );
\p_shift_read_reg_155_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(12),
      Q => p_shift_read_reg_155(12),
      R => '0'
    );
\p_shift_read_reg_155_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(13),
      Q => p_shift_read_reg_155(13),
      R => '0'
    );
\p_shift_read_reg_155_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(14),
      Q => p_shift_read_reg_155(14),
      R => '0'
    );
\p_shift_read_reg_155_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(15),
      Q => p_shift_read_reg_155(15),
      R => '0'
    );
\p_shift_read_reg_155_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(16),
      Q => p_shift_read_reg_155(16),
      R => '0'
    );
\p_shift_read_reg_155_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(17),
      Q => p_shift_read_reg_155(17),
      R => '0'
    );
\p_shift_read_reg_155_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(18),
      Q => p_shift_read_reg_155(18),
      R => '0'
    );
\p_shift_read_reg_155_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(19),
      Q => p_shift_read_reg_155(19),
      R => '0'
    );
\p_shift_read_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(1),
      Q => p_shift_read_reg_155(1),
      R => '0'
    );
\p_shift_read_reg_155_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(20),
      Q => p_shift_read_reg_155(20),
      R => '0'
    );
\p_shift_read_reg_155_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(21),
      Q => p_shift_read_reg_155(21),
      R => '0'
    );
\p_shift_read_reg_155_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(22),
      Q => p_shift_read_reg_155(22),
      R => '0'
    );
\p_shift_read_reg_155_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(23),
      Q => p_shift_read_reg_155(23),
      R => '0'
    );
\p_shift_read_reg_155_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(24),
      Q => p_shift_read_reg_155(24),
      R => '0'
    );
\p_shift_read_reg_155_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(25),
      Q => p_shift_read_reg_155(25),
      R => '0'
    );
\p_shift_read_reg_155_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(26),
      Q => p_shift_read_reg_155(26),
      R => '0'
    );
\p_shift_read_reg_155_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(27),
      Q => p_shift_read_reg_155(27),
      R => '0'
    );
\p_shift_read_reg_155_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(28),
      Q => p_shift_read_reg_155(28),
      R => '0'
    );
\p_shift_read_reg_155_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(29),
      Q => p_shift_read_reg_155(29),
      R => '0'
    );
\p_shift_read_reg_155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(2),
      Q => p_shift_read_reg_155(2),
      R => '0'
    );
\p_shift_read_reg_155_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(30),
      Q => p_shift_read_reg_155(30),
      R => '0'
    );
\p_shift_read_reg_155_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(31),
      Q => p_shift_read_reg_155(31),
      R => '0'
    );
\p_shift_read_reg_155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(3),
      Q => p_shift_read_reg_155(3),
      R => '0'
    );
\p_shift_read_reg_155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(4),
      Q => p_shift_read_reg_155(4),
      R => '0'
    );
\p_shift_read_reg_155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(5),
      Q => p_shift_read_reg_155(5),
      R => '0'
    );
\p_shift_read_reg_155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(6),
      Q => p_shift_read_reg_155(6),
      R => '0'
    );
\p_shift_read_reg_155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(7),
      Q => p_shift_read_reg_155(7),
      R => '0'
    );
\p_shift_read_reg_155_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(8),
      Q => p_shift_read_reg_155(8),
      R => '0'
    );
\p_shift_read_reg_155_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(9),
      Q => p_shift_read_reg_155(9),
      R => '0'
    );
\rev_reg_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => rev_fu_108_p2,
      Q => rev_reg_170,
      R => '0'
    );
\row_fu_58[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      O => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0
    );
\row_fu_58[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_fu_58_reg(0),
      O => \row_fu_58[0]_i_3_n_9\
    );
\row_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[0]_i_2_n_16\,
      Q => row_fu_58_reg(0),
      R => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_fu_58_reg[0]_i_2_n_9\,
      CO(2) => \row_fu_58_reg[0]_i_2_n_10\,
      CO(1) => \row_fu_58_reg[0]_i_2_n_11\,
      CO(0) => \row_fu_58_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \row_fu_58_reg[0]_i_2_n_13\,
      O(2) => \row_fu_58_reg[0]_i_2_n_14\,
      O(1) => \row_fu_58_reg[0]_i_2_n_15\,
      O(0) => \row_fu_58_reg[0]_i_2_n_16\,
      S(3 downto 1) => row_fu_58_reg(3 downto 1),
      S(0) => \row_fu_58[0]_i_3_n_9\
    );
\row_fu_58_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[8]_i_1_n_14\,
      Q => row_fu_58_reg(10),
      R => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[8]_i_1_n_13\,
      Q => row_fu_58_reg(11),
      R => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[12]_i_1_n_16\,
      Q => row_fu_58_reg(12),
      R => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_58_reg[8]_i_1_n_9\,
      CO(3 downto 0) => \NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \row_fu_58_reg[12]_i_1_n_16\,
      S(3 downto 1) => B"000",
      S(0) => row_fu_58_reg(12)
    );
\row_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[0]_i_2_n_15\,
      Q => row_fu_58_reg(1),
      R => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[0]_i_2_n_14\,
      Q => row_fu_58_reg(2),
      R => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[0]_i_2_n_13\,
      Q => row_fu_58_reg(3),
      R => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[4]_i_1_n_16\,
      Q => row_fu_58_reg(4),
      R => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_58_reg[0]_i_2_n_9\,
      CO(3) => \row_fu_58_reg[4]_i_1_n_9\,
      CO(2) => \row_fu_58_reg[4]_i_1_n_10\,
      CO(1) => \row_fu_58_reg[4]_i_1_n_11\,
      CO(0) => \row_fu_58_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_fu_58_reg[4]_i_1_n_13\,
      O(2) => \row_fu_58_reg[4]_i_1_n_14\,
      O(1) => \row_fu_58_reg[4]_i_1_n_15\,
      O(0) => \row_fu_58_reg[4]_i_1_n_16\,
      S(3 downto 0) => row_fu_58_reg(7 downto 4)
    );
\row_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[4]_i_1_n_15\,
      Q => row_fu_58_reg(5),
      R => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[4]_i_1_n_14\,
      Q => row_fu_58_reg(6),
      R => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[4]_i_1_n_13\,
      Q => row_fu_58_reg(7),
      R => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[8]_i_1_n_16\,
      Q => row_fu_58_reg(8),
      R => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_58_reg[4]_i_1_n_9\,
      CO(3) => \row_fu_58_reg[8]_i_1_n_9\,
      CO(2) => \row_fu_58_reg[8]_i_1_n_10\,
      CO(1) => \row_fu_58_reg[8]_i_1_n_11\,
      CO(0) => \row_fu_58_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_fu_58_reg[8]_i_1_n_13\,
      O(2) => \row_fu_58_reg[8]_i_1_n_14\,
      O(1) => \row_fu_58_reg[8]_i_1_n_15\,
      O(0) => \row_fu_58_reg[8]_i_1_n_16\,
      S(3 downto 0) => row_fu_58_reg(11 downto 8)
    );
\row_fu_58_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_3_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[8]_i_1_n_15\,
      Q => row_fu_58_reg(9),
      R => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\sub_i377_i_reg_175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(0),
      Q => sub_i377_i_reg_175(0),
      R => '0'
    );
\sub_i377_i_reg_175_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(10),
      Q => sub_i377_i_reg_175(10),
      R => '0'
    );
\sub_i377_i_reg_175_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(11),
      Q => sub_i377_i_reg_175(11),
      R => '0'
    );
\sub_i377_i_reg_175_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(12),
      Q => sub_i377_i_reg_175(12),
      R => '0'
    );
\sub_i377_i_reg_175_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(13),
      Q => sub_i377_i_reg_175(13),
      R => '0'
    );
\sub_i377_i_reg_175_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(14),
      Q => sub_i377_i_reg_175(14),
      R => '0'
    );
\sub_i377_i_reg_175_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(15),
      Q => sub_i377_i_reg_175(15),
      R => '0'
    );
\sub_i377_i_reg_175_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(16),
      Q => sub_i377_i_reg_175(16),
      R => '0'
    );
\sub_i377_i_reg_175_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(17),
      Q => sub_i377_i_reg_175(17),
      R => '0'
    );
\sub_i377_i_reg_175_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(18),
      Q => sub_i377_i_reg_175(18),
      R => '0'
    );
\sub_i377_i_reg_175_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(19),
      Q => sub_i377_i_reg_175(19),
      R => '0'
    );
\sub_i377_i_reg_175_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(1),
      Q => sub_i377_i_reg_175(1),
      R => '0'
    );
\sub_i377_i_reg_175_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(20),
      Q => sub_i377_i_reg_175(20),
      R => '0'
    );
\sub_i377_i_reg_175_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(21),
      Q => sub_i377_i_reg_175(21),
      R => '0'
    );
\sub_i377_i_reg_175_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(22),
      Q => sub_i377_i_reg_175(22),
      R => '0'
    );
\sub_i377_i_reg_175_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(23),
      Q => sub_i377_i_reg_175(23),
      R => '0'
    );
\sub_i377_i_reg_175_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(24),
      Q => sub_i377_i_reg_175(24),
      R => '0'
    );
\sub_i377_i_reg_175_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(25),
      Q => sub_i377_i_reg_175(25),
      R => '0'
    );
\sub_i377_i_reg_175_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(26),
      Q => sub_i377_i_reg_175(26),
      R => '0'
    );
\sub_i377_i_reg_175_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(27),
      Q => sub_i377_i_reg_175(27),
      R => '0'
    );
\sub_i377_i_reg_175_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(28),
      Q => sub_i377_i_reg_175(28),
      R => '0'
    );
\sub_i377_i_reg_175_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(29),
      Q => sub_i377_i_reg_175(29),
      R => '0'
    );
\sub_i377_i_reg_175_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(2),
      Q => sub_i377_i_reg_175(2),
      R => '0'
    );
\sub_i377_i_reg_175_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(30),
      Q => sub_i377_i_reg_175(30),
      R => '0'
    );
\sub_i377_i_reg_175_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(31),
      Q => sub_i377_i_reg_175(31),
      R => '0'
    );
\sub_i377_i_reg_175_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(3),
      Q => sub_i377_i_reg_175(3),
      R => '0'
    );
\sub_i377_i_reg_175_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(4),
      Q => sub_i377_i_reg_175(4),
      R => '0'
    );
\sub_i377_i_reg_175_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(5),
      Q => sub_i377_i_reg_175(5),
      R => '0'
    );
\sub_i377_i_reg_175_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(6),
      Q => sub_i377_i_reg_175(6),
      R => '0'
    );
\sub_i377_i_reg_175_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(7),
      Q => sub_i377_i_reg_175(7),
      R => '0'
    );
\sub_i377_i_reg_175_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(8),
      Q => sub_i377_i_reg_175(8),
      R => '0'
    );
\sub_i377_i_reg_175_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(9),
      Q => sub_i377_i_reg_175(9),
      R => '0'
    );
\width_reg_160[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => shift_c_empty_n,
      I2 => p_dst_rows_channel_empty_n,
      I3 => p_dst_cols_channel_empty_n,
      O => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\width_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(0),
      Q => width_reg_160(0),
      R => '0'
    );
\width_reg_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(10),
      Q => width_reg_160(10),
      R => '0'
    );
\width_reg_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(11),
      Q => width_reg_160(11),
      R => '0'
    );
\width_reg_160_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(12),
      Q => width_reg_160(12),
      R => '0'
    );
\width_reg_160_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(13),
      Q => width_reg_160(13),
      R => '0'
    );
\width_reg_160_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(14),
      Q => width_reg_160(14),
      R => '0'
    );
\width_reg_160_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(15),
      Q => width_reg_160(15),
      R => '0'
    );
\width_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(1),
      Q => width_reg_160(1),
      R => '0'
    );
\width_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(2),
      Q => width_reg_160(2),
      R => '0'
    );
\width_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(3),
      Q => width_reg_160(3),
      R => '0'
    );
\width_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(4),
      Q => width_reg_160(4),
      R => '0'
    );
\width_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(5),
      Q => width_reg_160(5),
      R => '0'
    );
\width_reg_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(6),
      Q => width_reg_160(6),
      R => '0'
    );
\width_reg_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(7),
      Q => width_reg_160(7),
      R => '0'
    );
\width_reg_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(8),
      Q => width_reg_160(8),
      R => '0'
    );
\width_reg_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_3_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(9),
      Q => width_reg_160(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFMagnitudeKernel_Pipeline_colLoop is
  port (
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp1_reg_207_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in0_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_dstgx_data_empty_n : in STD_LOGIC;
    push : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_dstgy_data_empty_n : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_data_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    imgwidth_empty_n : in STD_LOGIC;
    height_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFMagnitudeKernel_Pipeline_colLoop : entity is "sobel_accel_xFMagnitudeKernel_Pipeline_colLoop";
end sobel_design_sobel_accel_0_0_sobel_accel_xFMagnitudeKernel_Pipeline_colLoop;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFMagnitudeKernel_Pipeline_colLoop is
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_r_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11_reg_r_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12_reg_r_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13_reg_r_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14_reg_r_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter15_reg_r_n_9 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter15_reg_srl10___xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter15_reg_r_n_9\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter16_reg_gate_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter16_reg_r_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter16_reg_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter16_reg_r_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter17 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_reg_srl2___xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter7_reg_r_n_9\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_gate_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter8_reg_r_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_reg_r_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_r_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_reg_r_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9_reg_r_n_9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter15_reg_reg_srl15_n_9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
  signal ap_sig_allocacmp_j_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal grp_Sqrt_fu_77_ap_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_ready : STD_LOGIC;
  signal icmp_ln81_fu_90_p2 : STD_LOGIC;
  signal icmp_ln81_fu_90_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln81_fu_90_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln81_fu_90_p2_carry_n_12 : STD_LOGIC;
  signal \icmp_ln81_reg_177_pp0_iter14_reg_reg[0]_srl15_n_9\ : STD_LOGIC;
  signal icmp_ln81_reg_177_pp0_iter15_reg : STD_LOGIC;
  signal j_4_fu_96_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_4_fu_96_p2_carry__0_n_10\ : STD_LOGIC;
  signal \j_4_fu_96_p2_carry__0_n_11\ : STD_LOGIC;
  signal \j_4_fu_96_p2_carry__0_n_12\ : STD_LOGIC;
  signal \j_4_fu_96_p2_carry__0_n_9\ : STD_LOGIC;
  signal \j_4_fu_96_p2_carry__1_n_11\ : STD_LOGIC;
  signal \j_4_fu_96_p2_carry__1_n_12\ : STD_LOGIC;
  signal j_4_fu_96_p2_carry_n_10 : STD_LOGIC;
  signal j_4_fu_96_p2_carry_n_11 : STD_LOGIC;
  signal j_4_fu_96_p2_carry_n_12 : STD_LOGIC;
  signal j_4_fu_96_p2_carry_n_9 : STD_LOGIC;
  signal \j_fu_48_reg_n_9_[0]\ : STD_LOGIC;
  signal \j_fu_48_reg_n_9_[10]\ : STD_LOGIC;
  signal \j_fu_48_reg_n_9_[11]\ : STD_LOGIC;
  signal \j_fu_48_reg_n_9_[1]\ : STD_LOGIC;
  signal \j_fu_48_reg_n_9_[2]\ : STD_LOGIC;
  signal \j_fu_48_reg_n_9_[3]\ : STD_LOGIC;
  signal \j_fu_48_reg_n_9_[4]\ : STD_LOGIC;
  signal \j_fu_48_reg_n_9_[5]\ : STD_LOGIC;
  signal \j_fu_48_reg_n_9_[6]\ : STD_LOGIC;
  signal \j_fu_48_reg_n_9_[7]\ : STD_LOGIC;
  signal \j_fu_48_reg_n_9_[8]\ : STD_LOGIC;
  signal \j_fu_48_reg_n_9_[9]\ : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_10 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_11 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_12 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_29 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_30 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_31 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_32 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_33 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_34 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_35 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_36 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_37 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_38 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_39 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_40 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_32_4_1_U106_n_9 : STD_LOGIC;
  signal result_temp_reg_202 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \result_temp_reg_202[31]_i_1_n_9\ : STD_LOGIC;
  signal \tmp1_reg_207[15]_i_1_n_9\ : STD_LOGIC;
  signal NLW_icmp_ln81_fu_90_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_4_fu_96_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_4_fu_96_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_name : string;
  attribute srl_name of \ap_enable_reg_pp0_iter15_reg_srl10___xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter15_reg_r\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/ap_enable_reg_pp0_iter15_reg_srl10___xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter15_reg_r ";
  attribute srl_name of \ap_enable_reg_pp0_iter3_reg_srl2___xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter7_reg_r\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/ap_enable_reg_pp0_iter3_reg_srl2___xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter7_reg_r ";
  attribute srl_name of ap_loop_exit_ready_pp0_iter15_reg_reg_srl15 : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/ap_loop_exit_ready_pp0_iter15_reg_reg_srl15 ";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln81_reg_177_pp0_iter14_reg_reg[0]_srl15\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/icmp_ln81_reg_177_pp0_iter14_reg_reg ";
  attribute srl_name of \icmp_ln81_reg_177_pp0_iter14_reg_reg[0]_srl15\ : label is "inst/\xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0/grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56/icmp_ln81_reg_177_pp0_iter14_reg_reg[0]_srl15 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of j_4_fu_96_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \j_4_fu_96_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \j_4_fu_96_p2_carry__1\ : label is 35;
begin
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000888800000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter17,
      I1 => p_dst_data_full_n,
      I2 => p_dstgx_data_empty_n,
      I3 => p_dstgy_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => Q(2),
      O => E(0)
    );
ap_enable_reg_pp0_iter10_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter9_reg_r_n_9,
      Q => ap_enable_reg_pp0_iter10_reg_r_n_9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter11_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter10_reg_r_n_9,
      Q => ap_enable_reg_pp0_iter11_reg_r_n_9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter12_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter11_reg_r_n_9,
      Q => ap_enable_reg_pp0_iter12_reg_r_n_9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter13_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter12_reg_r_n_9,
      Q => ap_enable_reg_pp0_iter13_reg_r_n_9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter14_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter13_reg_r_n_9,
      Q => ap_enable_reg_pp0_iter14_reg_r_n_9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter15_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter14_reg_r_n_9,
      Q => ap_enable_reg_pp0_iter15_reg_r_n_9,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter15_reg_srl10___xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter15_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_enable_reg_pp0_iter5,
      Q => \ap_enable_reg_pp0_iter15_reg_srl10___xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter15_reg_r_n_9\
    );
ap_enable_reg_pp0_iter16_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter16_reg_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter16_reg_r_n_9,
      I1 => ap_enable_reg_pp0_iter16_reg_r_n_9,
      O => ap_enable_reg_pp0_iter16_reg_gate_n_9
    );
ap_enable_reg_pp0_iter16_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter15_reg_r_n_9,
      Q => ap_enable_reg_pp0_iter16_reg_r_n_9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter16_reg_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter16_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_enable_reg_pp0_iter15_reg_srl10___xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter15_reg_r_n_9\,
      Q => ap_enable_reg_pp0_iter16_reg_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter16_reg_r_n_9,
      R => '0'
    );
ap_enable_reg_pp0_iter17_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter16_reg_gate_n_9,
      Q => ap_enable_reg_pp0_iter17,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_enable_reg_pp0_iter3_reg_srl2___xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter7_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_enable_reg_pp0_iter1,
      Q => \ap_enable_reg_pp0_iter3_reg_srl2___xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter7_reg_r_n_9\
    );
ap_enable_reg_pp0_iter4_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter8_reg_r_n_9,
      I1 => ap_enable_reg_pp0_iter8_reg_r_n_9,
      O => ap_enable_reg_pp0_iter4_reg_gate_n_9
    );
ap_enable_reg_pp0_iter4_reg_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter8_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_enable_reg_pp0_iter3_reg_srl2___xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter7_reg_r_n_9\,
      Q => ap_enable_reg_pp0_iter4_reg_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_enable_reg_pp0_iter8_reg_r_n_9,
      R => '0'
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4_reg_gate_n_9,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => '1',
      Q => ap_enable_reg_pp0_iter6_reg_r_n_9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6_reg_r_n_9,
      Q => ap_enable_reg_pp0_iter7_reg_r_n_9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7_reg_r_n_9,
      Q => ap_enable_reg_pp0_iter8_reg_r_n_9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8_reg_r_n_9,
      Q => ap_enable_reg_pp0_iter9_reg_r_n_9,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter15_reg_reg_srl15: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter15_reg_reg_srl15_n_9
    );
\ap_loop_exit_ready_pp0_iter16_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter15_reg_reg_srl15_n_9,
      Q => ap_loop_exit_ready_pp0_iter16_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_9
     port map (
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_12,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_17,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_11,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter17 => ap_enable_reg_pp0_iter17,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_13,
      ap_loop_exit_ready_pp0_iter16_reg => ap_loop_exit_ready_pp0_iter16_reg,
      ap_loop_init_int_reg_0(0) => j_4_fu_96_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_j_3(11 downto 0) => ap_sig_allocacmp_j_3(11 downto 0),
      grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_ready => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_ready,
      grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_reg(0) => icmp_ln81_fu_90_p2,
      height_empty_n => height_empty_n,
      imgwidth_empty_n => imgwidth_empty_n,
      \j_fu_48_reg[11]\(11) => \j_fu_48_reg_n_9_[11]\,
      \j_fu_48_reg[11]\(10) => \j_fu_48_reg_n_9_[10]\,
      \j_fu_48_reg[11]\(9) => \j_fu_48_reg_n_9_[9]\,
      \j_fu_48_reg[11]\(8) => \j_fu_48_reg_n_9_[8]\,
      \j_fu_48_reg[11]\(7) => \j_fu_48_reg_n_9_[7]\,
      \j_fu_48_reg[11]\(6) => \j_fu_48_reg_n_9_[6]\,
      \j_fu_48_reg[11]\(5) => \j_fu_48_reg_n_9_[5]\,
      \j_fu_48_reg[11]\(4) => \j_fu_48_reg_n_9_[4]\,
      \j_fu_48_reg[11]\(3) => \j_fu_48_reg_n_9_[3]\,
      \j_fu_48_reg[11]\(2) => \j_fu_48_reg_n_9_[2]\,
      \j_fu_48_reg[11]\(1) => \j_fu_48_reg_n_9_[1]\,
      \j_fu_48_reg[11]\(0) => \j_fu_48_reg_n_9_[0]\,
      \out\(11 downto 0) => \out\(11 downto 0),
      p_dst_data_full_n => p_dst_data_full_n,
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgy_data_empty_n => p_dstgy_data_empty_n
    );
grp_Sqrt_fu_77: entity work.sobel_design_sobel_accel_0_0_sobel_accel_Sqrt
     port map (
      D(15 downto 0) => grp_Sqrt_fu_77_ap_return(15 downto 0),
      Q(31 downto 0) => result_temp_reg_202(31 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter17 => ap_enable_reg_pp0_iter17,
      p_dst_data_full_n => p_dst_data_full_n,
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgy_data_empty_n => p_dstgy_data_empty_n
    );
icmp_ln81_fu_90_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln81_fu_90_p2,
      CO(2) => icmp_ln81_fu_90_p2_carry_n_10,
      CO(1) => icmp_ln81_fu_90_p2_carry_n_11,
      CO(0) => icmp_ln81_fu_90_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln81_fu_90_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_17
    );
\icmp_ln81_reg_177_pp0_iter14_reg_reg[0]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln81_fu_90_p2,
      Q => \icmp_ln81_reg_177_pp0_iter14_reg_reg[0]_srl15_n_9\
    );
\icmp_ln81_reg_177_pp0_iter15_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln81_reg_177_pp0_iter14_reg_reg[0]_srl15_n_9\,
      Q => icmp_ln81_reg_177_pp0_iter15_reg,
      R => '0'
    );
j_4_fu_96_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => j_4_fu_96_p2_carry_n_9,
      CO(2) => j_4_fu_96_p2_carry_n_10,
      CO(1) => j_4_fu_96_p2_carry_n_11,
      CO(0) => j_4_fu_96_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_j_3(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => j_4_fu_96_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_j_3(4 downto 1)
    );
\j_4_fu_96_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => j_4_fu_96_p2_carry_n_9,
      CO(3) => \j_4_fu_96_p2_carry__0_n_9\,
      CO(2) => \j_4_fu_96_p2_carry__0_n_10\,
      CO(1) => \j_4_fu_96_p2_carry__0_n_11\,
      CO(0) => \j_4_fu_96_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => j_4_fu_96_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_j_3(8 downto 5)
    );
\j_4_fu_96_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_4_fu_96_p2_carry__0_n_9\,
      CO(3 downto 2) => \NLW_j_4_fu_96_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_4_fu_96_p2_carry__1_n_11\,
      CO(0) => \j_4_fu_96_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_4_fu_96_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => j_4_fu_96_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_j_3(11 downto 9)
    );
\j_fu_48_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_12,
      D => j_4_fu_96_p2(0),
      Q => \j_fu_48_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_48_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_12,
      D => j_4_fu_96_p2(10),
      Q => \j_fu_48_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_48_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_12,
      D => j_4_fu_96_p2(11),
      Q => \j_fu_48_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_48_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_12,
      D => j_4_fu_96_p2(1),
      Q => \j_fu_48_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_48_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_12,
      D => j_4_fu_96_p2(2),
      Q => \j_fu_48_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_48_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_12,
      D => j_4_fu_96_p2(3),
      Q => \j_fu_48_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_48_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_12,
      D => j_4_fu_96_p2(4),
      Q => \j_fu_48_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_48_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_12,
      D => j_4_fu_96_p2(5),
      Q => \j_fu_48_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_48_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_12,
      D => j_4_fu_96_p2(6),
      Q => \j_fu_48_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_48_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_12,
      D => j_4_fu_96_p2(7),
      Q => \j_fu_48_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_48_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_12,
      D => j_4_fu_96_p2(8),
      Q => \j_fu_48_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_48_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_12,
      D => j_4_fu_96_p2(9),
      Q => \j_fu_48_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000DFFFDFFF2000"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => p_dstgy_data_empty_n,
      I4 => push_1,
      I5 => \mOutPtr_reg[0]_0\(0),
      O => \ap_CS_fsm_reg[2]_0\
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000DFFFDFFF2000"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => p_dstgx_data_empty_n,
      I4 => push,
      I5 => \mOutPtr_reg[0]\(0),
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter17,
      I1 => p_dst_data_full_n,
      I2 => p_dstgx_data_empty_n,
      I3 => p_dstgy_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => Q(2),
      O => pop
    );
mac_muladd_16s_16s_32s_32_4_1_U106: entity work.sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_16s_16s_32s_32_4_1
     port map (
      D(31) => mac_muladd_16s_16s_32s_32_4_1_U106_n_9,
      D(30) => mac_muladd_16s_16s_32s_32_4_1_U106_n_10,
      D(29) => mac_muladd_16s_16s_32s_32_4_1_U106_n_11,
      D(28) => mac_muladd_16s_16s_32s_32_4_1_U106_n_12,
      D(27) => mac_muladd_16s_16s_32s_32_4_1_U106_n_13,
      D(26) => mac_muladd_16s_16s_32s_32_4_1_U106_n_14,
      D(25) => mac_muladd_16s_16s_32s_32_4_1_U106_n_15,
      D(24) => mac_muladd_16s_16s_32s_32_4_1_U106_n_16,
      D(23) => mac_muladd_16s_16s_32s_32_4_1_U106_n_17,
      D(22) => mac_muladd_16s_16s_32s_32_4_1_U106_n_18,
      D(21) => mac_muladd_16s_16s_32s_32_4_1_U106_n_19,
      D(20) => mac_muladd_16s_16s_32s_32_4_1_U106_n_20,
      D(19) => mac_muladd_16s_16s_32s_32_4_1_U106_n_21,
      D(18) => mac_muladd_16s_16s_32s_32_4_1_U106_n_22,
      D(17) => mac_muladd_16s_16s_32s_32_4_1_U106_n_23,
      D(16) => mac_muladd_16s_16s_32s_32_4_1_U106_n_24,
      D(15) => mac_muladd_16s_16s_32s_32_4_1_U106_n_25,
      D(14) => mac_muladd_16s_16s_32s_32_4_1_U106_n_26,
      D(13) => mac_muladd_16s_16s_32s_32_4_1_U106_n_27,
      D(12) => mac_muladd_16s_16s_32s_32_4_1_U106_n_28,
      D(11) => mac_muladd_16s_16s_32s_32_4_1_U106_n_29,
      D(10) => mac_muladd_16s_16s_32s_32_4_1_U106_n_30,
      D(9) => mac_muladd_16s_16s_32s_32_4_1_U106_n_31,
      D(8) => mac_muladd_16s_16s_32s_32_4_1_U106_n_32,
      D(7) => mac_muladd_16s_16s_32s_32_4_1_U106_n_33,
      D(6) => mac_muladd_16s_16s_32s_32_4_1_U106_n_34,
      D(5) => mac_muladd_16s_16s_32s_32_4_1_U106_n_35,
      D(4) => mac_muladd_16s_16s_32s_32_4_1_U106_n_36,
      D(3) => mac_muladd_16s_16s_32s_32_4_1_U106_n_37,
      D(2) => mac_muladd_16s_16s_32s_32_4_1_U106_n_38,
      D(1) => mac_muladd_16s_16s_32s_32_4_1_U106_n_39,
      D(0) => mac_muladd_16s_16s_32s_32_4_1_U106_n_40,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_0_in0_out(15 downto 0) => p_0_in0_out(15 downto 0),
      p_reg_reg(15 downto 0) => p_reg_reg(15 downto 0)
    );
\result_temp_reg_202[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2000000A2A2A2A2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => ap_enable_reg_pp0_iter17,
      I2 => p_dst_data_full_n,
      I3 => p_dstgx_data_empty_n,
      I4 => p_dstgy_data_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => \result_temp_reg_202[31]_i_1_n_9\
    );
\result_temp_reg_202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_40,
      Q => result_temp_reg_202(0),
      R => '0'
    );
\result_temp_reg_202_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_30,
      Q => result_temp_reg_202(10),
      R => '0'
    );
\result_temp_reg_202_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_29,
      Q => result_temp_reg_202(11),
      R => '0'
    );
\result_temp_reg_202_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_28,
      Q => result_temp_reg_202(12),
      R => '0'
    );
\result_temp_reg_202_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_27,
      Q => result_temp_reg_202(13),
      R => '0'
    );
\result_temp_reg_202_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_26,
      Q => result_temp_reg_202(14),
      R => '0'
    );
\result_temp_reg_202_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_25,
      Q => result_temp_reg_202(15),
      R => '0'
    );
\result_temp_reg_202_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_24,
      Q => result_temp_reg_202(16),
      R => '0'
    );
\result_temp_reg_202_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_23,
      Q => result_temp_reg_202(17),
      R => '0'
    );
\result_temp_reg_202_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_22,
      Q => result_temp_reg_202(18),
      R => '0'
    );
\result_temp_reg_202_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_21,
      Q => result_temp_reg_202(19),
      R => '0'
    );
\result_temp_reg_202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_39,
      Q => result_temp_reg_202(1),
      R => '0'
    );
\result_temp_reg_202_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_20,
      Q => result_temp_reg_202(20),
      R => '0'
    );
\result_temp_reg_202_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_19,
      Q => result_temp_reg_202(21),
      R => '0'
    );
\result_temp_reg_202_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_18,
      Q => result_temp_reg_202(22),
      R => '0'
    );
\result_temp_reg_202_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_17,
      Q => result_temp_reg_202(23),
      R => '0'
    );
\result_temp_reg_202_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_16,
      Q => result_temp_reg_202(24),
      R => '0'
    );
\result_temp_reg_202_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_15,
      Q => result_temp_reg_202(25),
      R => '0'
    );
\result_temp_reg_202_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_14,
      Q => result_temp_reg_202(26),
      R => '0'
    );
\result_temp_reg_202_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_13,
      Q => result_temp_reg_202(27),
      R => '0'
    );
\result_temp_reg_202_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_12,
      Q => result_temp_reg_202(28),
      R => '0'
    );
\result_temp_reg_202_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_11,
      Q => result_temp_reg_202(29),
      R => '0'
    );
\result_temp_reg_202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_38,
      Q => result_temp_reg_202(2),
      R => '0'
    );
\result_temp_reg_202_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_10,
      Q => result_temp_reg_202(30),
      R => '0'
    );
\result_temp_reg_202_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_9,
      Q => result_temp_reg_202(31),
      R => '0'
    );
\result_temp_reg_202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_37,
      Q => result_temp_reg_202(3),
      R => '0'
    );
\result_temp_reg_202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_36,
      Q => result_temp_reg_202(4),
      R => '0'
    );
\result_temp_reg_202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_35,
      Q => result_temp_reg_202(5),
      R => '0'
    );
\result_temp_reg_202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_34,
      Q => result_temp_reg_202(6),
      R => '0'
    );
\result_temp_reg_202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_33,
      Q => result_temp_reg_202(7),
      R => '0'
    );
\result_temp_reg_202_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_32,
      Q => result_temp_reg_202(8),
      R => '0'
    );
\result_temp_reg_202_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_temp_reg_202[31]_i_1_n_9\,
      D => mac_muladd_16s_16s_32s_32_4_1_U106_n_31,
      Q => result_temp_reg_202(9),
      R => '0'
    );
\tmp1_reg_207[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D000DDDD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter17,
      I1 => p_dst_data_full_n,
      I2 => p_dstgx_data_empty_n,
      I3 => p_dstgy_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => icmp_ln81_reg_177_pp0_iter15_reg,
      O => \tmp1_reg_207[15]_i_1_n_9\
    );
\tmp1_reg_207_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(0),
      Q => \tmp1_reg_207_reg[15]_0\(0),
      R => '0'
    );
\tmp1_reg_207_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(10),
      Q => \tmp1_reg_207_reg[15]_0\(10),
      R => '0'
    );
\tmp1_reg_207_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(11),
      Q => \tmp1_reg_207_reg[15]_0\(11),
      R => '0'
    );
\tmp1_reg_207_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(12),
      Q => \tmp1_reg_207_reg[15]_0\(12),
      R => '0'
    );
\tmp1_reg_207_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(13),
      Q => \tmp1_reg_207_reg[15]_0\(13),
      R => '0'
    );
\tmp1_reg_207_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(14),
      Q => \tmp1_reg_207_reg[15]_0\(14),
      R => '0'
    );
\tmp1_reg_207_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(15),
      Q => \tmp1_reg_207_reg[15]_0\(15),
      R => '0'
    );
\tmp1_reg_207_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(1),
      Q => \tmp1_reg_207_reg[15]_0\(1),
      R => '0'
    );
\tmp1_reg_207_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(2),
      Q => \tmp1_reg_207_reg[15]_0\(2),
      R => '0'
    );
\tmp1_reg_207_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(3),
      Q => \tmp1_reg_207_reg[15]_0\(3),
      R => '0'
    );
\tmp1_reg_207_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(4),
      Q => \tmp1_reg_207_reg[15]_0\(4),
      R => '0'
    );
\tmp1_reg_207_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(5),
      Q => \tmp1_reg_207_reg[15]_0\(5),
      R => '0'
    );
\tmp1_reg_207_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(6),
      Q => \tmp1_reg_207_reg[15]_0\(6),
      R => '0'
    );
\tmp1_reg_207_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(7),
      Q => \tmp1_reg_207_reg[15]_0\(7),
      R => '0'
    );
\tmp1_reg_207_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(8),
      Q => \tmp1_reg_207_reg[15]_0\(8),
      R => '0'
    );
\tmp1_reg_207_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp1_reg_207[15]_i_1_n_9\,
      D => grp_Sqrt_fu_77_ap_return(9),
      Q => \tmp1_reg_207_reg[15]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_1 : out STD_LOGIC;
    \ap_loop_exit_ready_pp0_iter5_reg_reg__0_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bottom_1_reg_599_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    buf_1_we1 : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    \col_1_reg_674_pp0_iter1_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \src_buf3_3_reg_729_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_3_reg_723_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf3_1_fu_114_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf2_fu_110_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_fu_106_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \P0_fu_118_reg[11]_0\ : out STD_LOGIC;
    \P0_fu_118_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \P0_fu_118_reg[12]_0\ : out STD_LOGIC;
    \P0_fu_118_reg[13]_0\ : out STD_LOGIC;
    \P0_fu_118_reg[14]_0\ : out STD_LOGIC;
    \P0_fu_118_reg[15]_0\ : out STD_LOGIC;
    \GradientValuesX_reg_735_reg[15]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \GradientValuesY_reg_740_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    pop : out STD_LOGIC;
    push : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    \GradientValuesX_reg_735_reg[14]_0\ : out STD_LOGIC;
    \GradientValuesX_reg_735_reg[14]_1\ : out STD_LOGIC;
    \GradientValuesX_reg_735_reg[14]_2\ : out STD_LOGIC;
    \GradientValuesX_reg_735_reg[14]_3\ : out STD_LOGIC;
    \col_1_reg_674_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \P1_fu_122_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln225_reg_682_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC;
    p_dstgy_data_full_n : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg_reg : in STD_LOGIC;
    ram_reg_2_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_2_2 : in STD_LOGIC;
    ram_reg_2_3 : in STD_LOGIC;
    \P0_fu_118_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \P1_fu_122_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    k_fu_80 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln438_reg_767_reg[0]\ : in STD_LOGIC;
    \GradientValuesX_fu_72_reg[15]\ : in STD_LOGIC;
    \GradientValuesX_fu_72_reg[15]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    push_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_buf3_2_reg_717_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_buf1_2_reg_705_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_buf2_2_reg_711_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop : entity is "sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal P0_fu_118 : STD_LOGIC;
  signal \SRL_SIG[0][15]_i_3_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2_n_9\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_i_1_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9 : STD_LOGIC;
  signal \^ap_loop_exit_ready_pp0_iter5_reg_reg__0_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_return_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_sig_allocacmp_col_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal b2_val : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_1_reg_674 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal col_1_reg_674_pp0_iter1_reg : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^col_1_reg_674_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal col_2_fu_430_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal col_fu_102 : STD_LOGIC;
  signal col_fu_1020_in : STD_LOGIC;
  signal \col_fu_102[12]_i_4_n_9\ : STD_LOGIC;
  signal \col_fu_102_reg_n_9_[0]\ : STD_LOGIC;
  signal \col_fu_102_reg_n_9_[10]\ : STD_LOGIC;
  signal \col_fu_102_reg_n_9_[11]\ : STD_LOGIC;
  signal \col_fu_102_reg_n_9_[12]\ : STD_LOGIC;
  signal \col_fu_102_reg_n_9_[1]\ : STD_LOGIC;
  signal \col_fu_102_reg_n_9_[2]\ : STD_LOGIC;
  signal \col_fu_102_reg_n_9_[3]\ : STD_LOGIC;
  signal \col_fu_102_reg_n_9_[4]\ : STD_LOGIC;
  signal \col_fu_102_reg_n_9_[5]\ : STD_LOGIC;
  signal \col_fu_102_reg_n_9_[6]\ : STD_LOGIC;
  signal \col_fu_102_reg_n_9_[7]\ : STD_LOGIC;
  signal \col_fu_102_reg_n_9_[8]\ : STD_LOGIC;
  signal \col_fu_102_reg_n_9_[9]\ : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_10 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_11 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_12 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_13 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_14 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_15 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_16 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_17 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_18 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_19 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_20 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_21 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_22 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_23 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_24 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_25 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_26 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_27 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_28 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_29 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_30 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_31 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_32 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_33 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_34 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_35 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_36 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_66 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_67 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_68 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_69 : STD_LOGIC;
  signal grp_xFSobel3x3_3_1_16_4_s_fu_360_n_9 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \icmp_ln225_fu_424_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln225_fu_424_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln225_fu_424_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln225_fu_424_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln225_fu_424_p2_carry__0_n_12\ : STD_LOGIC;
  signal icmp_ln225_fu_424_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln225_fu_424_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln225_fu_424_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln225_fu_424_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln225_reg_682 : STD_LOGIC;
  signal icmp_ln225_reg_682_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln225_reg_682_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln225_reg_682_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln250_reg_701[0]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln250_reg_701[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln250_reg_701[0]_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln250_reg_701[0]_i_4_n_9\ : STD_LOGIC;
  signal \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2_n_9\ : STD_LOGIC;
  signal \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9\ : STD_LOGIC;
  signal \icmp_ln250_reg_701_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3_n_9\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \ram_reg_0_i_12__0_n_9\ : STD_LOGIC;
  signal ram_reg_0_i_23_n_9 : STD_LOGIC;
  signal \ram_reg_0_i_24__0_n_9\ : STD_LOGIC;
  signal ram_reg_0_i_28_n_9 : STD_LOGIC;
  signal ram_reg_0_i_30_n_9 : STD_LOGIC;
  signal src_buf1_1_fu_130 : STD_LOGIC;
  signal src_buf1_1_fu_1300_in : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[0]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[10]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[11]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[12]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[13]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[14]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[15]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[16]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[17]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[18]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[19]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[1]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[20]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[21]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[22]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[23]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[2]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[3]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[4]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[5]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[6]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[7]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[8]\ : STD_LOGIC;
  signal \src_buf1_1_fu_130_reg_n_9_[9]\ : STD_LOGIC;
  signal src_buf1_2_reg_705 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf1_2_reg_7050 : STD_LOGIC;
  signal src_buf2_1_fu_126 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \src_buf2_2_reg_711_reg_n_9_[10]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[11]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[12]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[13]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[14]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[15]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[16]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[17]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[18]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[19]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[20]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[21]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[22]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[23]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[8]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[9]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[0]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[10]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[11]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[12]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[13]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[14]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[15]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[1]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[2]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[3]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[4]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[5]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[6]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[7]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[8]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[9]\ : STD_LOGIC;
  signal src_buf3_fu_134 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal zext_ln60_fu_76_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal NLW_icmp_ln225_fu_424_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln225_fu_424_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GradientValuesX_fu_72[11]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \GradientValuesX_fu_72[12]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \GradientValuesX_fu_72[13]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \GradientValuesX_fu_72[14]_i_1\ : label is "soft_lutpair99";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 : label is "inst/\Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 ";
  attribute SOFT_HLUTNM of \col_fu_102[12]_i_4\ : label is "soft_lutpair97";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln225_fu_424_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln225_fu_424_p2_carry__0\ : label is 11;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln250_reg_701_pp0_iter4_reg_reg ";
  attribute srl_name of \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \ram_reg_0_i_12__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of ram_reg_0_i_28 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of ram_reg_0_i_30 : label is "soft_lutpair96";
begin
  CO(0) <= \^co\(0);
  E(0) <= \^e\(0);
  \ap_loop_exit_ready_pp0_iter5_reg_reg__0_0\ <= \^ap_loop_exit_ready_pp0_iter5_reg_reg__0_0\;
  \col_1_reg_674_pp0_iter1_reg_reg[11]_0\(11 downto 0) <= \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(11 downto 0);
  \col_1_reg_674_reg[11]_0\(11 downto 0) <= \^col_1_reg_674_reg[11]_0\(11 downto 0);
  empty_n_reg <= \^empty_n_reg\;
  pop <= \^pop\;
\GradientValuesX_fu_72[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(11),
      I1 => \GradientValuesX_fu_72_reg[15]\,
      I2 => \GradientValuesX_fu_72_reg[15]_0\,
      O => \P0_fu_118_reg[11]_0\
    );
\GradientValuesX_fu_72[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(12),
      I1 => \GradientValuesX_fu_72_reg[15]\,
      I2 => \GradientValuesX_fu_72_reg[15]_0\,
      O => \P0_fu_118_reg[12]_0\
    );
\GradientValuesX_fu_72[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(13),
      I1 => \GradientValuesX_fu_72_reg[15]\,
      I2 => \GradientValuesX_fu_72_reg[15]_0\,
      O => \P0_fu_118_reg[13]_0\
    );
\GradientValuesX_fu_72[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(14),
      I1 => \GradientValuesX_fu_72_reg[15]\,
      I2 => \GradientValuesX_fu_72_reg[15]_0\,
      O => \P0_fu_118_reg[14]_0\
    );
\GradientValuesX_fu_72[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(15),
      I1 => \GradientValuesX_fu_72_reg[15]\,
      I2 => \GradientValuesX_fu_72_reg[15]_0\,
      O => \P0_fu_118_reg[15]_0\
    );
\GradientValuesX_reg_735_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_0(0),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(0),
      R => '0'
    );
\GradientValuesX_reg_735_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_0(10),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(10),
      R => '0'
    );
\GradientValuesX_reg_735_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_0(14),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(14),
      R => '0'
    );
\GradientValuesX_reg_735_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_0(15),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(15),
      R => '0'
    );
\GradientValuesX_reg_735_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_0(1),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(1),
      R => '0'
    );
\GradientValuesX_reg_735_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_0(2),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(2),
      R => '0'
    );
\GradientValuesX_reg_735_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_0(3),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(3),
      R => '0'
    );
\GradientValuesX_reg_735_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_0(4),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(4),
      R => '0'
    );
\GradientValuesX_reg_735_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_0(5),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(5),
      R => '0'
    );
\GradientValuesX_reg_735_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_0(6),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(6),
      R => '0'
    );
\GradientValuesX_reg_735_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_0(7),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(7),
      R => '0'
    );
\GradientValuesX_reg_735_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_0(8),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(8),
      R => '0'
    );
\GradientValuesX_reg_735_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_0(9),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(9),
      R => '0'
    );
\GradientValuesY_reg_740_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(0),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(0),
      R => '0'
    );
\GradientValuesY_reg_740_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(10),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(10),
      R => '0'
    );
\GradientValuesY_reg_740_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(11),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(11),
      R => '0'
    );
\GradientValuesY_reg_740_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(12),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(12),
      R => '0'
    );
\GradientValuesY_reg_740_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(13),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(13),
      R => '0'
    );
\GradientValuesY_reg_740_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(14),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(14),
      R => '0'
    );
\GradientValuesY_reg_740_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(15),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(15),
      R => '0'
    );
\GradientValuesY_reg_740_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(1),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(1),
      R => '0'
    );
\GradientValuesY_reg_740_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(2),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(2),
      R => '0'
    );
\GradientValuesY_reg_740_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(3),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(3),
      R => '0'
    );
\GradientValuesY_reg_740_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(4),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(4),
      R => '0'
    );
\GradientValuesY_reg_740_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(5),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(5),
      R => '0'
    );
\GradientValuesY_reg_740_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(6),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(6),
      R => '0'
    );
\GradientValuesY_reg_740_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(7),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(7),
      R => '0'
    );
\GradientValuesY_reg_740_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(8),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(8),
      R => '0'
    );
\GradientValuesY_reg_740_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_return_1(9),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(9),
      R => '0'
    );
\P0_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_20,
      Q => \P0_fu_118_reg[10]_0\(0),
      R => '0'
    );
\P0_fu_118_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_10,
      Q => \P0_fu_118_reg[10]_0\(10),
      R => '0'
    );
\P0_fu_118_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_69,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(11),
      S => '0'
    );
\P0_fu_118_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_68,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(12),
      S => '0'
    );
\P0_fu_118_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_67,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(13),
      S => '0'
    );
\P0_fu_118_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_66,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(14),
      S => '0'
    );
\P0_fu_118_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_9,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(15),
      R => '0'
    );
\P0_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_19,
      Q => \P0_fu_118_reg[10]_0\(1),
      R => '0'
    );
\P0_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_18,
      Q => \P0_fu_118_reg[10]_0\(2),
      R => '0'
    );
\P0_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_17,
      Q => \P0_fu_118_reg[10]_0\(3),
      R => '0'
    );
\P0_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_16,
      Q => \P0_fu_118_reg[10]_0\(4),
      R => '0'
    );
\P0_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_15,
      Q => \P0_fu_118_reg[10]_0\(5),
      R => '0'
    );
\P0_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_14,
      Q => \P0_fu_118_reg[10]_0\(6),
      R => '0'
    );
\P0_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_13,
      Q => \P0_fu_118_reg[10]_0\(7),
      R => '0'
    );
\P0_fu_118_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_12,
      Q => \P0_fu_118_reg[10]_0\(8),
      R => '0'
    );
\P0_fu_118_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_11,
      Q => \P0_fu_118_reg[10]_0\(9),
      R => '0'
    );
\P1_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_36,
      Q => \P1_fu_122_reg[15]_0\(0),
      R => '0'
    );
\P1_fu_122_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_26,
      Q => \P1_fu_122_reg[15]_0\(10),
      R => '0'
    );
\P1_fu_122_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_25,
      Q => \P1_fu_122_reg[15]_0\(11),
      R => '0'
    );
\P1_fu_122_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_24,
      Q => \P1_fu_122_reg[15]_0\(12),
      R => '0'
    );
\P1_fu_122_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_23,
      Q => \P1_fu_122_reg[15]_0\(13),
      R => '0'
    );
\P1_fu_122_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_22,
      Q => \P1_fu_122_reg[15]_0\(14),
      R => '0'
    );
\P1_fu_122_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_21,
      Q => \P1_fu_122_reg[15]_0\(15),
      R => '0'
    );
\P1_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_35,
      Q => \P1_fu_122_reg[15]_0\(1),
      R => '0'
    );
\P1_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_34,
      Q => \P1_fu_122_reg[15]_0\(2),
      R => '0'
    );
\P1_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_33,
      Q => \P1_fu_122_reg[15]_0\(3),
      R => '0'
    );
\P1_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_32,
      Q => \P1_fu_122_reg[15]_0\(4),
      R => '0'
    );
\P1_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_31,
      Q => \P1_fu_122_reg[15]_0\(5),
      R => '0'
    );
\P1_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_30,
      Q => \P1_fu_122_reg[15]_0\(6),
      R => '0'
    );
\P1_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_29,
      Q => \P1_fu_122_reg[15]_0\(7),
      R => '0'
    );
\P1_fu_122_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_28,
      Q => \P1_fu_122_reg[15]_0\(8),
      R => '0'
    );
\P1_fu_122_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_118,
      D => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_27,
      Q => \P1_fu_122_reg[15]_0\(9),
      R => '0'
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(0),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]\(0),
      O => \GradientValuesX_reg_735_reg[15]_0\(0)
    );
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(0),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(0),
      O => \GradientValuesY_reg_740_reg[15]_0\(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(10),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]\(10),
      O => \GradientValuesX_reg_735_reg[15]_0\(10)
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(10),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(10),
      O => \GradientValuesY_reg_740_reg[15]_0\(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(11),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(11),
      O => \GradientValuesY_reg_740_reg[15]_0\(11)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAA2AAA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(14),
      I1 => p_dstgx_data_full_n,
      I2 => p_dstgy_data_full_n,
      I3 => Q(2),
      I4 => \SRL_SIG_reg[0][15]\(11),
      O => \GradientValuesX_reg_735_reg[14]_3\
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(12),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(12),
      O => \GradientValuesY_reg_740_reg[15]_0\(12)
    );
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAA2AAA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(14),
      I1 => p_dstgx_data_full_n,
      I2 => p_dstgy_data_full_n,
      I3 => Q(2),
      I4 => \SRL_SIG_reg[0][15]\(12),
      O => \GradientValuesX_reg_735_reg[14]_2\
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(13),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(13),
      O => \GradientValuesY_reg_740_reg[15]_0\(13)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAA2AAA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(14),
      I1 => p_dstgx_data_full_n,
      I2 => p_dstgy_data_full_n,
      I3 => Q(2),
      I4 => \SRL_SIG_reg[0][15]\(13),
      O => \GradientValuesX_reg_735_reg[14]_1\
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(14),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(14),
      O => \GradientValuesY_reg_740_reg[15]_0\(14)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAA2AAA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(14),
      I1 => p_dstgx_data_full_n,
      I2 => p_dstgy_data_full_n,
      I3 => Q(2),
      I4 => \SRL_SIG_reg[0][15]\(14),
      O => \GradientValuesX_reg_735_reg[14]_0\
    );
\SRL_SIG[0][15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\(0),
      I1 => p_dstgx_data_full_n,
      I2 => p_dstgy_data_full_n,
      I3 => Q(2),
      I4 => \SRL_SIG[0][15]_i_3_n_9\,
      I5 => \col_fu_102[12]_i_4_n_9\,
      O => push
    );
\SRL_SIG[0][15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0800080008000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\(0),
      I1 => p_dstgx_data_full_n,
      I2 => p_dstgy_data_full_n,
      I3 => Q(2),
      I4 => \SRL_SIG[0][15]_i_3_n_9\,
      I5 => \col_fu_102[12]_i_4_n_9\,
      O => push_0
    );
\SRL_SIG[0][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(15),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]\(15),
      O => \GradientValuesX_reg_735_reg[15]_0\(11)
    );
\SRL_SIG[0][15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(15),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(15),
      O => \GradientValuesY_reg_740_reg[15]_0\(15)
    );
\SRL_SIG[0][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => Q(1),
      I2 => \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9\,
      I3 => p_dstgx_data_full_n,
      I4 => p_dstgy_data_full_n,
      O => \SRL_SIG[0][15]_i_3_n_9\
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(1),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]\(1),
      O => \GradientValuesX_reg_735_reg[15]_0\(1)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(1),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(1),
      O => \GradientValuesY_reg_740_reg[15]_0\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(2),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]\(2),
      O => \GradientValuesX_reg_735_reg[15]_0\(2)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(2),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(2),
      O => \GradientValuesY_reg_740_reg[15]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(3),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]\(3),
      O => \GradientValuesX_reg_735_reg[15]_0\(3)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(3),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(3),
      O => \GradientValuesY_reg_740_reg[15]_0\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(4),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]\(4),
      O => \GradientValuesX_reg_735_reg[15]_0\(4)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(4),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(4),
      O => \GradientValuesY_reg_740_reg[15]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(5),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]\(5),
      O => \GradientValuesX_reg_735_reg[15]_0\(5)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(5),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(5),
      O => \GradientValuesY_reg_740_reg[15]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(6),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]\(6),
      O => \GradientValuesX_reg_735_reg[15]_0\(6)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(6),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(6),
      O => \GradientValuesY_reg_740_reg[15]_0\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(7),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]\(7),
      O => \GradientValuesX_reg_735_reg[15]_0\(7)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(7),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(7),
      O => \GradientValuesY_reg_740_reg[15]_0\(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(8),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]\(8),
      O => \GradientValuesX_reg_735_reg[15]_0\(8)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(8),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(8),
      O => \GradientValuesY_reg_740_reg[15]_0\(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(9),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]\(9),
      O => \GradientValuesX_reg_735_reg[15]_0\(9)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(9),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][15]_0\(9),
      O => \GradientValuesY_reg_740_reg[15]_0\(9)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0070FFFF"
    )
        port map (
      I0 => p_dstgy_data_full_n,
      I1 => p_dstgx_data_full_n,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9\,
      I4 => \col_fu_102[12]_i_4_n_9\,
      O => \ap_CS_fsm[5]_i_2_n_9\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_enable_reg_pp0_iter1_reg_0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A80020202020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^e\(0),
      I2 => ap_enable_reg_pp0_iter5,
      I3 => \ap_CS_fsm[5]_i_2_n_9\,
      I4 => icmp_ln225_reg_682_pp0_iter3_reg,
      I5 => ap_enable_reg_pp0_iter4,
      O => ap_enable_reg_pp0_iter5_i_1_n_9
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5_i_1_n_9,
      Q => ap_enable_reg_pp0_iter5,
      R => '0'
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter4_reg_reg_srl4: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9
    );
\ap_loop_exit_ready_pp0_iter5_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9,
      Q => \^ap_loop_exit_ready_pp0_iter5_reg_reg__0_0\,
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^col_1_reg_674_reg[11]_0\(0),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(0),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^col_1_reg_674_reg[11]_0\(10),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(10),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^col_1_reg_674_reg[11]_0\(11),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(11),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => col_1_reg_674(12),
      Q => col_1_reg_674_pp0_iter1_reg(12),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^col_1_reg_674_reg[11]_0\(1),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(1),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^col_1_reg_674_reg[11]_0\(2),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(2),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^col_1_reg_674_reg[11]_0\(3),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(3),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^col_1_reg_674_reg[11]_0\(4),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(4),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^col_1_reg_674_reg[11]_0\(5),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(5),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^col_1_reg_674_reg[11]_0\(6),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(6),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^col_1_reg_674_reg[11]_0\(7),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(7),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^col_1_reg_674_reg[11]_0\(8),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(8),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^col_1_reg_674_reg[11]_0\(9),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(9),
      R => '0'
    );
\col_1_reg_674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_sig_allocacmp_col_1(0),
      Q => \^col_1_reg_674_reg[11]_0\(0),
      R => '0'
    );
\col_1_reg_674_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \col_fu_102_reg_n_9_[10]\,
      Q => \^col_1_reg_674_reg[11]_0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_50
    );
\col_1_reg_674_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \col_fu_102_reg_n_9_[11]\,
      Q => \^col_1_reg_674_reg[11]_0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_50
    );
\col_1_reg_674_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => ap_sig_allocacmp_col_1(12),
      Q => col_1_reg_674(12),
      R => '0'
    );
\col_1_reg_674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \col_fu_102_reg_n_9_[1]\,
      Q => \^col_1_reg_674_reg[11]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_50
    );
\col_1_reg_674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \col_fu_102_reg_n_9_[2]\,
      Q => \^col_1_reg_674_reg[11]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_50
    );
\col_1_reg_674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \col_fu_102_reg_n_9_[3]\,
      Q => \^col_1_reg_674_reg[11]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_50
    );
\col_1_reg_674_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \col_fu_102_reg_n_9_[4]\,
      Q => \^col_1_reg_674_reg[11]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_50
    );
\col_1_reg_674_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \col_fu_102_reg_n_9_[5]\,
      Q => \^col_1_reg_674_reg[11]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_50
    );
\col_1_reg_674_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \col_fu_102_reg_n_9_[6]\,
      Q => \^col_1_reg_674_reg[11]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_50
    );
\col_1_reg_674_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \col_fu_102_reg_n_9_[7]\,
      Q => \^col_1_reg_674_reg[11]_0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_50
    );
\col_1_reg_674_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \col_fu_102_reg_n_9_[8]\,
      Q => \^col_1_reg_674_reg[11]_0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_50
    );
\col_1_reg_674_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \col_fu_102_reg_n_9_[9]\,
      Q => \^col_1_reg_674_reg[11]_0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_50
    );
\col_fu_102[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => ap_ce_reg_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln225_reg_682,
      I3 => in_mat_data_empty_n,
      O => \col_fu_102[12]_i_4_n_9\
    );
\col_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1020_in,
      D => col_2_fu_430_p2(0),
      Q => \col_fu_102_reg_n_9_[0]\,
      R => col_fu_102
    );
\col_fu_102_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1020_in,
      D => col_2_fu_430_p2(10),
      Q => \col_fu_102_reg_n_9_[10]\,
      R => col_fu_102
    );
\col_fu_102_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1020_in,
      D => col_2_fu_430_p2(11),
      Q => \col_fu_102_reg_n_9_[11]\,
      R => col_fu_102
    );
\col_fu_102_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1020_in,
      D => col_2_fu_430_p2(12),
      Q => \col_fu_102_reg_n_9_[12]\,
      R => col_fu_102
    );
\col_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1020_in,
      D => col_2_fu_430_p2(1),
      Q => \col_fu_102_reg_n_9_[1]\,
      R => col_fu_102
    );
\col_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1020_in,
      D => col_2_fu_430_p2(2),
      Q => \col_fu_102_reg_n_9_[2]\,
      R => col_fu_102
    );
\col_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1020_in,
      D => col_2_fu_430_p2(3),
      Q => \col_fu_102_reg_n_9_[3]\,
      R => col_fu_102
    );
\col_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1020_in,
      D => col_2_fu_430_p2(4),
      Q => \col_fu_102_reg_n_9_[4]\,
      R => col_fu_102
    );
\col_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1020_in,
      D => col_2_fu_430_p2(5),
      Q => \col_fu_102_reg_n_9_[5]\,
      R => col_fu_102
    );
\col_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1020_in,
      D => col_2_fu_430_p2(6),
      Q => \col_fu_102_reg_n_9_[6]\,
      R => col_fu_102
    );
\col_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1020_in,
      D => col_2_fu_430_p2(7),
      Q => \col_fu_102_reg_n_9_[7]\,
      R => col_fu_102
    );
\col_fu_102_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1020_in,
      D => col_2_fu_430_p2(8),
      Q => \col_fu_102_reg_n_9_[8]\,
      R => col_fu_102
    );
\col_fu_102_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1020_in,
      D => col_2_fu_430_p2(9),
      Q => \col_fu_102_reg_n_9_[9]\,
      R => col_fu_102
    );
flow_control_loop_pipe_sequential_init_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_24
     port map (
      CO(0) => \^co\(0),
      D(1 downto 0) => D(1 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      E(0) => col_fu_1020_in,
      P0_fu_118 => P0_fu_118,
      Q(12) => \col_fu_102_reg_n_9_[12]\,
      Q(11) => \col_fu_102_reg_n_9_[11]\,
      Q(10) => \col_fu_102_reg_n_9_[10]\,
      Q(9) => \col_fu_102_reg_n_9_[9]\,
      Q(8) => \col_fu_102_reg_n_9_[8]\,
      Q(7) => \col_fu_102_reg_n_9_[7]\,
      Q(6) => \col_fu_102_reg_n_9_[6]\,
      Q(5) => \col_fu_102_reg_n_9_[5]\,
      Q(4) => \col_fu_102_reg_n_9_[4]\,
      Q(3) => \col_fu_102_reg_n_9_[3]\,
      Q(2) => \col_fu_102_reg_n_9_[2]\,
      Q(1) => \col_fu_102_reg_n_9_[1]\,
      Q(0) => \col_fu_102_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_14,
      SR(0) => col_fu_102,
      \ap_CS_fsm_reg[5]\ => ap_enable_reg_pp0_iter1_reg_0,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm[5]_i_2_n_9\,
      \ap_CS_fsm_reg[5]_1\ => \^ap_loop_exit_ready_pp0_iter5_reg_reg__0_0\,
      \ap_CS_fsm_reg[5]_2\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[6]\(0) => Q(1),
      ap_ce_reg_reg => ap_ce_reg_reg,
      ap_clk => ap_clk,
      ap_done_cache_1 => ap_done_cache_1,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      ap_loop_init_int => ap_loop_init_int,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_32,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \col_fu_102_reg[0]\ => \col_fu_102[12]_i_4_n_9\,
      \col_fu_102_reg[0]_0\ => \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9\,
      \col_fu_102_reg[12]\(1) => ap_sig_allocacmp_col_1(12),
      \col_fu_102_reg[12]\(0) => ap_sig_allocacmp_col_1(0),
      \col_fu_102_reg[12]_0\(12 downto 0) => col_2_fu_430_p2(12 downto 0),
      empty_n_reg => \^e\(0),
      empty_n_reg_0(0) => src_buf1_1_fu_130,
      grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready,
      grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(2) => flow_control_loop_pipe_sequential_init_U_n_19,
      grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(1) => flow_control_loop_pipe_sequential_init_U_n_20,
      grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_21,
      grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_50,
      icmp_ln225_reg_682 => icmp_ln225_reg_682,
      \icmp_ln225_reg_682_reg[0]\(13 downto 0) => \icmp_ln225_reg_682_reg[0]_0\(13 downto 0),
      \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\ => flow_control_loop_pipe_sequential_init_U_n_28,
      in_mat_data_empty_n => in_mat_data_empty_n,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n,
      \width_reg_68_reg[12]\(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      \width_reg_68_reg[12]\(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      \width_reg_68_reg[12]\(0) => flow_control_loop_pipe_sequential_init_U_n_24
    );
grp_xFSobel3x3_3_1_16_4_s_fu_360: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobel3x3_3_1_16_4_s
     port map (
      D(11) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_9,
      D(10) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_10,
      D(9) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_11,
      D(8) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_12,
      D(7) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_13,
      D(6) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_14,
      D(5) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_15,
      D(4) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_16,
      D(3) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_17,
      D(2) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_18,
      D(1) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_19,
      D(0) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_20,
      \P0_fu_118_reg[15]\(15 downto 0) => \P0_fu_118_reg[15]_1\(15 downto 0),
      \P1_fu_122_reg[14]\ => ap_enable_reg_pp0_iter1_reg_0,
      \P1_fu_122_reg[15]\(15 downto 0) => \P1_fu_122_reg[15]_1\(15 downto 0),
      \P1_fu_122_reg[15]_0\ => flow_control_loop_pipe_sequential_init_U_n_32,
      Q(8) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(16),
      Q(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(7 downto 0),
      ap_ce_reg_reg_0(15) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_21,
      ap_ce_reg_reg_0(14) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_22,
      ap_ce_reg_reg_0(13) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_23,
      ap_ce_reg_reg_0(12) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_24,
      ap_ce_reg_reg_0(11) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_25,
      ap_ce_reg_reg_0(10) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_26,
      ap_ce_reg_reg_0(9) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_27,
      ap_ce_reg_reg_0(8) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_28,
      ap_ce_reg_reg_0(7) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_29,
      ap_ce_reg_reg_0(6) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_30,
      ap_ce_reg_reg_0(5) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_31,
      ap_ce_reg_reg_0(4) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_32,
      ap_ce_reg_reg_0(3) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_33,
      ap_ce_reg_reg_0(2) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_34,
      ap_ce_reg_reg_0(1) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_35,
      ap_ce_reg_reg_0(0) => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_36,
      ap_ce_reg_reg_1 => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_66,
      ap_ce_reg_reg_2 => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_67,
      ap_ce_reg_reg_3 => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_68,
      ap_ce_reg_reg_4 => grp_xFSobel3x3_3_1_16_4_s_fu_360_n_69,
      ap_ce_reg_reg_5 => \^e\(0),
      ap_clk => ap_clk,
      ap_loop_init_int => ap_loop_init_int,
      \b0_val_read_reg_120_reg[0]\(12 downto 11) => ap_return_0(15 downto 14),
      \b0_val_read_reg_120_reg[0]\(10 downto 0) => ap_return_0(10 downto 0),
      \b1_val_read_reg_114_reg[7]\(7 downto 0) => src_buf3_fu_134(7 downto 0),
      \b2_val_read_reg_115_reg[0]\(8) => b2_val(0),
      \b2_val_read_reg_115_reg[0]\(7) => \src_buf3_2_reg_717_reg_n_9_[7]\,
      \b2_val_read_reg_115_reg[0]\(6) => \src_buf3_2_reg_717_reg_n_9_[6]\,
      \b2_val_read_reg_115_reg[0]\(5) => \src_buf3_2_reg_717_reg_n_9_[5]\,
      \b2_val_read_reg_115_reg[0]\(4) => \src_buf3_2_reg_717_reg_n_9_[4]\,
      \b2_val_read_reg_115_reg[0]\(3) => \src_buf3_2_reg_717_reg_n_9_[3]\,
      \b2_val_read_reg_115_reg[0]\(2) => \src_buf3_2_reg_717_reg_n_9_[2]\,
      \b2_val_read_reg_115_reg[0]\(1) => \src_buf3_2_reg_717_reg_n_9_[1]\,
      \b2_val_read_reg_115_reg[0]\(0) => \src_buf3_2_reg_717_reg_n_9_[0]\,
      \out_pix_2_reg_119_reg[0]\(15 downto 0) => ap_return_1(15 downto 0),
      \out_pix_2_reg_119_reg[0]_0\(8) => src_buf1_2_reg_705(16),
      \out_pix_2_reg_119_reg[0]_0\(7 downto 0) => src_buf1_2_reg_705(7 downto 0),
      \out_pix_2_reg_119_reg[0]_1\(8) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(16),
      \out_pix_2_reg_119_reg[0]_1\(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(7 downto 0),
      \out_pix_2_reg_119_reg[10]\(7) => \src_buf1_1_fu_130_reg_n_9_[7]\,
      \out_pix_2_reg_119_reg[10]\(6) => \src_buf1_1_fu_130_reg_n_9_[6]\,
      \out_pix_2_reg_119_reg[10]\(5) => \src_buf1_1_fu_130_reg_n_9_[5]\,
      \out_pix_2_reg_119_reg[10]\(4) => \src_buf1_1_fu_130_reg_n_9_[4]\,
      \out_pix_2_reg_119_reg[10]\(3) => \src_buf1_1_fu_130_reg_n_9_[3]\,
      \out_pix_2_reg_119_reg[10]\(2) => \src_buf1_1_fu_130_reg_n_9_[2]\,
      \out_pix_2_reg_119_reg[10]\(1) => \src_buf1_1_fu_130_reg_n_9_[1]\,
      \out_pix_2_reg_119_reg[10]\(0) => \src_buf1_1_fu_130_reg_n_9_[0]\,
      \out_pix_6_reg_125_reg[13]\(7 downto 0) => zext_ln60_fu_76_p1(8 downto 1),
      \out_pix_6_reg_125_reg[13]_0\(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(7 downto 0)
    );
icmp_ln225_fu_424_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln225_fu_424_p2_carry_n_9,
      CO(2) => icmp_ln225_fu_424_p2_carry_n_10,
      CO(1) => icmp_ln225_fu_424_p2_carry_n_11,
      CO(0) => icmp_ln225_fu_424_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      O(3 downto 0) => NLW_icmp_ln225_fu_424_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_14
    );
\icmp_ln225_fu_424_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln225_fu_424_p2_carry_n_9,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln225_fu_424_p2_carry__0_n_10\,
      CO(1) => \icmp_ln225_fu_424_p2_carry__0_n_11\,
      CO(0) => \icmp_ln225_fu_424_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \icmp_ln225_fu_424_p2_carry__0_i_1_n_9\,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      O(3 downto 0) => \NLW_icmp_ln225_fu_424_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln225_fu_424_p2_carry__0_i_5_n_9\,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_19,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_20,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_21
    );
\icmp_ln225_fu_424_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln225_reg_682_reg[0]_0\(14),
      I1 => \icmp_ln225_reg_682_reg[0]_0\(15),
      O => \icmp_ln225_fu_424_p2_carry__0_i_1_n_9\
    );
\icmp_ln225_fu_424_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln225_reg_682_reg[0]_0\(15),
      I1 => \icmp_ln225_reg_682_reg[0]_0\(14),
      O => \icmp_ln225_fu_424_p2_carry__0_i_5_n_9\
    );
\icmp_ln225_reg_682_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => icmp_ln225_reg_682,
      Q => icmp_ln225_reg_682_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln225_reg_682_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => icmp_ln225_reg_682_pp0_iter1_reg,
      Q => icmp_ln225_reg_682_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln225_reg_682_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => icmp_ln225_reg_682_pp0_iter2_reg,
      Q => icmp_ln225_reg_682_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln225_reg_682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^co\(0),
      Q => icmp_ln225_reg_682,
      R => '0'
    );
\icmp_ln250_reg_701[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF88"
    )
        port map (
      I0 => \icmp_ln250_reg_701[0]_i_2_n_9\,
      I1 => \^e\(0),
      I2 => icmp_ln225_reg_682_pp0_iter1_reg,
      I3 => \icmp_ln250_reg_701_reg_n_9_[0]\,
      O => \icmp_ln250_reg_701[0]_i_1_n_9\
    );
\icmp_ln250_reg_701[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \icmp_ln250_reg_701[0]_i_3_n_9\,
      I1 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(0),
      I2 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(1),
      I3 => \icmp_ln250_reg_701[0]_i_4_n_9\,
      O => \icmp_ln250_reg_701[0]_i_2_n_9\
    );
\icmp_ln250_reg_701[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(10),
      I1 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(11),
      I2 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(8),
      I3 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(9),
      I4 => col_1_reg_674_pp0_iter1_reg(12),
      I5 => icmp_ln225_reg_682_pp0_iter1_reg,
      O => \icmp_ln250_reg_701[0]_i_3_n_9\
    );
\icmp_ln250_reg_701[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(4),
      I1 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(5),
      I2 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(2),
      I3 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(3),
      I4 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(7),
      I5 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(6),
      O => \icmp_ln250_reg_701[0]_i_4_n_9\
    );
\icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => \icmp_ln250_reg_701_reg_n_9_[0]\,
      Q => \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2_n_9\
    );
\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2_n_9\,
      Q => \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9\,
      R => '0'
    );
\icmp_ln250_reg_701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln250_reg_701[0]_i_1_n_9\,
      Q => \icmp_ln250_reg_701_reg_n_9_[0]\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pop\,
      I1 => push_1,
      I2 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AA0000000000"
    )
        port map (
      I0 => \mOutPtr[1]_i_3_n_9\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => in_mat_data_empty_n,
      I4 => ram_reg_2,
      I5 => \SRL_SIG_reg[1][0]\(0),
      O => \^pop\
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_28,
      I1 => in_mat_data_empty_n,
      I2 => Q(1),
      I3 => ap_ce_reg_reg,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => icmp_ln225_reg_682,
      O => \mOutPtr[1]_i_3_n_9\
    );
\ram_reg_0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln225_reg_682,
      O => \ram_reg_0_i_12__0_n_9\
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3202020200000000"
    )
        port map (
      I0 => ram_reg_2_0(0),
      I1 => \ram_reg_0_i_12__0_n_9\,
      I2 => ap_ce_reg_reg,
      I3 => in_mat_data_empty_n,
      I4 => ram_reg_2_1(1),
      I5 => flow_control_loop_pipe_sequential_init_U_n_28,
      O => \bottom_1_reg_599_reg[1]\(0)
    );
\ram_reg_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ram_reg_2,
      I3 => in_mat_data_empty_n,
      I4 => ram_reg_0_i_23_n_9,
      I5 => \ram_reg_0_i_24__0_n_9\,
      O => buf_1_we1
    );
ram_reg_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => ap_enable_reg_pp0_iter2,
      O => ce0
    );
ram_reg_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_28,
      I1 => in_mat_data_empty_n,
      I2 => ram_reg_2_1(0),
      I3 => ram_reg_2_1(1),
      I4 => Q(1),
      I5 => ram_reg_0_i_28_n_9,
      O => ram_reg_0_i_23_n_9
    );
ram_reg_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFBAAAAAA"
    )
        port map (
      I0 => \^empty_n_reg\,
      I1 => ram_reg_2,
      I2 => in_mat_data_empty_n,
      I3 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I4 => Q(0),
      I5 => Q(1),
      O => WEA(0)
    );
\ram_reg_0_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_ce_reg_reg,
      I2 => Q(1),
      I3 => icmp_ln225_reg_682,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => flow_control_loop_pipe_sequential_init_U_n_28,
      O => \ram_reg_0_i_24__0_n_9\
    );
ram_reg_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40404000000000"
    )
        port map (
      I0 => ram_reg_0_i_28_n_9,
      I1 => in_mat_data_empty_n,
      I2 => ram_reg_2_2,
      I3 => ram_reg_0_i_30_n_9,
      I4 => ram_reg_2_3,
      I5 => flow_control_loop_pipe_sequential_init_U_n_28,
      O => \^empty_n_reg\
    );
ram_reg_0_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => icmp_ln225_reg_682,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_ce_reg_reg,
      O => ram_reg_0_i_28_n_9
    );
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => Q(1),
      I2 => \^e\(0),
      O => ap_enable_reg_pp0_iter2_reg_0
    );
ram_reg_0_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ap_ce_reg_reg,
      I1 => Q(1),
      I2 => icmp_ln225_reg_682,
      I3 => ap_enable_reg_pp0_iter1,
      O => ram_reg_0_i_30_n_9
    );
\src_buf1_1_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(0),
      Q => \src_buf1_1_fu_130_reg_n_9_[0]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(10),
      Q => \src_buf1_1_fu_130_reg_n_9_[10]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(11),
      Q => \src_buf1_1_fu_130_reg_n_9_[11]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(12),
      Q => \src_buf1_1_fu_130_reg_n_9_[12]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(13),
      Q => \src_buf1_1_fu_130_reg_n_9_[13]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(14),
      Q => \src_buf1_1_fu_130_reg_n_9_[14]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(15),
      Q => \src_buf1_1_fu_130_reg_n_9_[15]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(16),
      Q => \src_buf1_1_fu_130_reg_n_9_[16]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(17),
      Q => \src_buf1_1_fu_130_reg_n_9_[17]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(18),
      Q => \src_buf1_1_fu_130_reg_n_9_[18]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(19),
      Q => \src_buf1_1_fu_130_reg_n_9_[19]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(1),
      Q => \src_buf1_1_fu_130_reg_n_9_[1]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(20),
      Q => \src_buf1_1_fu_130_reg_n_9_[20]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(21),
      Q => \src_buf1_1_fu_130_reg_n_9_[21]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(22),
      Q => \src_buf1_1_fu_130_reg_n_9_[22]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(23),
      Q => \src_buf1_1_fu_130_reg_n_9_[23]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(2),
      Q => \src_buf1_1_fu_130_reg_n_9_[2]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(3),
      Q => \src_buf1_1_fu_130_reg_n_9_[3]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(4),
      Q => \src_buf1_1_fu_130_reg_n_9_[4]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(5),
      Q => \src_buf1_1_fu_130_reg_n_9_[5]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(6),
      Q => \src_buf1_1_fu_130_reg_n_9_[6]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(7),
      Q => \src_buf1_1_fu_130_reg_n_9_[7]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(8),
      Q => \src_buf1_1_fu_130_reg_n_9_[8]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_1_fu_130_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf1_2_reg_705(9),
      Q => \src_buf1_1_fu_130_reg_n_9_[9]\,
      R => src_buf1_1_fu_130
    );
\src_buf1_2_reg_705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(0),
      Q => src_buf1_2_reg_705(0),
      R => '0'
    );
\src_buf1_2_reg_705_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(10),
      Q => src_buf1_2_reg_705(10),
      R => '0'
    );
\src_buf1_2_reg_705_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(11),
      Q => src_buf1_2_reg_705(11),
      R => '0'
    );
\src_buf1_2_reg_705_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(12),
      Q => src_buf1_2_reg_705(12),
      R => '0'
    );
\src_buf1_2_reg_705_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(13),
      Q => src_buf1_2_reg_705(13),
      R => '0'
    );
\src_buf1_2_reg_705_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(14),
      Q => src_buf1_2_reg_705(14),
      R => '0'
    );
\src_buf1_2_reg_705_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(15),
      Q => src_buf1_2_reg_705(15),
      R => '0'
    );
\src_buf1_2_reg_705_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(16),
      Q => src_buf1_2_reg_705(16),
      R => '0'
    );
\src_buf1_2_reg_705_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(17),
      Q => src_buf1_2_reg_705(17),
      R => '0'
    );
\src_buf1_2_reg_705_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(18),
      Q => src_buf1_2_reg_705(18),
      R => '0'
    );
\src_buf1_2_reg_705_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(19),
      Q => src_buf1_2_reg_705(19),
      R => '0'
    );
\src_buf1_2_reg_705_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(1),
      Q => src_buf1_2_reg_705(1),
      R => '0'
    );
\src_buf1_2_reg_705_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(20),
      Q => src_buf1_2_reg_705(20),
      R => '0'
    );
\src_buf1_2_reg_705_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(21),
      Q => src_buf1_2_reg_705(21),
      R => '0'
    );
\src_buf1_2_reg_705_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(22),
      Q => src_buf1_2_reg_705(22),
      R => '0'
    );
\src_buf1_2_reg_705_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(23),
      Q => src_buf1_2_reg_705(23),
      R => '0'
    );
\src_buf1_2_reg_705_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(2),
      Q => src_buf1_2_reg_705(2),
      R => '0'
    );
\src_buf1_2_reg_705_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(3),
      Q => src_buf1_2_reg_705(3),
      R => '0'
    );
\src_buf1_2_reg_705_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(4),
      Q => src_buf1_2_reg_705(4),
      R => '0'
    );
\src_buf1_2_reg_705_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(5),
      Q => src_buf1_2_reg_705(5),
      R => '0'
    );
\src_buf1_2_reg_705_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(6),
      Q => src_buf1_2_reg_705(6),
      R => '0'
    );
\src_buf1_2_reg_705_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(7),
      Q => src_buf1_2_reg_705(7),
      R => '0'
    );
\src_buf1_2_reg_705_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(8),
      Q => src_buf1_2_reg_705(8),
      R => '0'
    );
\src_buf1_2_reg_705_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(9),
      Q => src_buf1_2_reg_705(9),
      R => '0'
    );
\src_buf1_3_reg_723_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[0]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(0),
      R => '0'
    );
\src_buf1_3_reg_723_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[10]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(10),
      R => '0'
    );
\src_buf1_3_reg_723_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[11]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(11),
      R => '0'
    );
\src_buf1_3_reg_723_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[12]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(12),
      R => '0'
    );
\src_buf1_3_reg_723_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[13]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(13),
      R => '0'
    );
\src_buf1_3_reg_723_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[14]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(14),
      R => '0'
    );
\src_buf1_3_reg_723_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[15]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(15),
      R => '0'
    );
\src_buf1_3_reg_723_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[16]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(16),
      R => '0'
    );
\src_buf1_3_reg_723_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[17]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(17),
      R => '0'
    );
\src_buf1_3_reg_723_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[18]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(18),
      R => '0'
    );
\src_buf1_3_reg_723_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[19]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(19),
      R => '0'
    );
\src_buf1_3_reg_723_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[1]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(1),
      R => '0'
    );
\src_buf1_3_reg_723_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[20]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(20),
      R => '0'
    );
\src_buf1_3_reg_723_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[21]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(21),
      R => '0'
    );
\src_buf1_3_reg_723_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[22]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(22),
      R => '0'
    );
\src_buf1_3_reg_723_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[23]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(23),
      R => '0'
    );
\src_buf1_3_reg_723_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[2]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(2),
      R => '0'
    );
\src_buf1_3_reg_723_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[3]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(3),
      R => '0'
    );
\src_buf1_3_reg_723_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[4]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(4),
      R => '0'
    );
\src_buf1_3_reg_723_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[5]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(5),
      R => '0'
    );
\src_buf1_3_reg_723_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[6]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(6),
      R => '0'
    );
\src_buf1_3_reg_723_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[7]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(7),
      R => '0'
    );
\src_buf1_3_reg_723_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[8]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(8),
      R => '0'
    );
\src_buf1_3_reg_723_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_130_reg_n_9_[9]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(9),
      R => '0'
    );
\src_buf1_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[0]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(0),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[10]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(10),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[11]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(11),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[12]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(12),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[13]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(13),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[14]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(14),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[15]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(15),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[16]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(16),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[17]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(17),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[18]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(18),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[19]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(19),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[1]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(1),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[20]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(20),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[21]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(21),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[22]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(22),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[23]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(23),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[2]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(2),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[3]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(3),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[4]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(4),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[5]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(5),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[6]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(6),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[7]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(7),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[8]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(8),
      R => src_buf1_1_fu_130
    );
\src_buf1_fu_106_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf1_1_fu_130_reg_n_9_[9]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(9),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => zext_ln60_fu_76_p1(1),
      Q => src_buf2_1_fu_126(0),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[10]\,
      Q => src_buf2_1_fu_126(10),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[11]\,
      Q => src_buf2_1_fu_126(11),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[12]\,
      Q => src_buf2_1_fu_126(12),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[13]\,
      Q => src_buf2_1_fu_126(13),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[14]\,
      Q => src_buf2_1_fu_126(14),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[15]\,
      Q => src_buf2_1_fu_126(15),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[16]\,
      Q => src_buf2_1_fu_126(16),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[17]\,
      Q => src_buf2_1_fu_126(17),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[18]\,
      Q => src_buf2_1_fu_126(18),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[19]\,
      Q => src_buf2_1_fu_126(19),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => zext_ln60_fu_76_p1(2),
      Q => src_buf2_1_fu_126(1),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[20]\,
      Q => src_buf2_1_fu_126(20),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[21]\,
      Q => src_buf2_1_fu_126(21),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[22]\,
      Q => src_buf2_1_fu_126(22),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[23]\,
      Q => src_buf2_1_fu_126(23),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => zext_ln60_fu_76_p1(3),
      Q => src_buf2_1_fu_126(2),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => zext_ln60_fu_76_p1(4),
      Q => src_buf2_1_fu_126(3),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => zext_ln60_fu_76_p1(5),
      Q => src_buf2_1_fu_126(4),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => zext_ln60_fu_76_p1(6),
      Q => src_buf2_1_fu_126(5),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => zext_ln60_fu_76_p1(7),
      Q => src_buf2_1_fu_126(6),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => zext_ln60_fu_76_p1(8),
      Q => src_buf2_1_fu_126(7),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[8]\,
      Q => src_buf2_1_fu_126(8),
      R => src_buf1_1_fu_130
    );
\src_buf2_1_fu_126_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf2_2_reg_711_reg_n_9_[9]\,
      Q => src_buf2_1_fu_126(9),
      R => src_buf1_1_fu_130
    );
\src_buf2_2_reg_711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(0),
      Q => zext_ln60_fu_76_p1(1),
      R => '0'
    );
\src_buf2_2_reg_711_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(10),
      Q => \src_buf2_2_reg_711_reg_n_9_[10]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(11),
      Q => \src_buf2_2_reg_711_reg_n_9_[11]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(12),
      Q => \src_buf2_2_reg_711_reg_n_9_[12]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(13),
      Q => \src_buf2_2_reg_711_reg_n_9_[13]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(14),
      Q => \src_buf2_2_reg_711_reg_n_9_[14]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(15),
      Q => \src_buf2_2_reg_711_reg_n_9_[15]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(16),
      Q => \src_buf2_2_reg_711_reg_n_9_[16]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(17),
      Q => \src_buf2_2_reg_711_reg_n_9_[17]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(18),
      Q => \src_buf2_2_reg_711_reg_n_9_[18]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(19),
      Q => \src_buf2_2_reg_711_reg_n_9_[19]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(1),
      Q => zext_ln60_fu_76_p1(2),
      R => '0'
    );
\src_buf2_2_reg_711_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(20),
      Q => \src_buf2_2_reg_711_reg_n_9_[20]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(21),
      Q => \src_buf2_2_reg_711_reg_n_9_[21]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(22),
      Q => \src_buf2_2_reg_711_reg_n_9_[22]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(23),
      Q => \src_buf2_2_reg_711_reg_n_9_[23]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(2),
      Q => zext_ln60_fu_76_p1(3),
      R => '0'
    );
\src_buf2_2_reg_711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(3),
      Q => zext_ln60_fu_76_p1(4),
      R => '0'
    );
\src_buf2_2_reg_711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(4),
      Q => zext_ln60_fu_76_p1(5),
      R => '0'
    );
\src_buf2_2_reg_711_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(5),
      Q => zext_ln60_fu_76_p1(6),
      R => '0'
    );
\src_buf2_2_reg_711_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(6),
      Q => zext_ln60_fu_76_p1(7),
      R => '0'
    );
\src_buf2_2_reg_711_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(7),
      Q => zext_ln60_fu_76_p1(8),
      R => '0'
    );
\src_buf2_2_reg_711_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(8),
      Q => \src_buf2_2_reg_711_reg_n_9_[8]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(9),
      Q => \src_buf2_2_reg_711_reg_n_9_[9]\,
      R => '0'
    );
\src_buf2_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(0),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(0),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(10),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(10),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(11),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(11),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(12),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(12),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(13),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(13),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(14),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(14),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(15),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(15),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(16),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(16),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(17),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(17),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(18),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(18),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(19),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(19),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(1),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(1),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(20),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(20),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(21),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(21),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(22),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(22),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(23),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(23),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(2),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(2),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(3),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(3),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(4),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(4),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(5),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(5),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(6),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(6),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(7),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(7),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(8),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(8),
      R => src_buf1_1_fu_130
    );
\src_buf2_fu_110_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf2_1_fu_126(9),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(9),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(0),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(0),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(10),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(10),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(11),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(11),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(12),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(12),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(13),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(13),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(14),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(14),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(15),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(15),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(16),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(16),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(17),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(17),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(18),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(18),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(19),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(19),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(1),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(1),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(20),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(20),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(21),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(21),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(22),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(22),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(23),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(23),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(2),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(2),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(3),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(3),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(4),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(4),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(5),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(5),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(6),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(6),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(7),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(7),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(8),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(8),
      R => src_buf1_1_fu_130
    );
\src_buf3_1_fu_114_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => src_buf3_fu_134(9),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(9),
      R => src_buf1_1_fu_130
    );
\src_buf3_2_reg_717[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => icmp_ln225_reg_682_pp0_iter2_reg,
      O => src_buf1_2_reg_7050
    );
\src_buf3_2_reg_717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(0),
      Q => \src_buf3_2_reg_717_reg_n_9_[0]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(10),
      Q => \src_buf3_2_reg_717_reg_n_9_[10]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(11),
      Q => \src_buf3_2_reg_717_reg_n_9_[11]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(12),
      Q => \src_buf3_2_reg_717_reg_n_9_[12]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(13),
      Q => \src_buf3_2_reg_717_reg_n_9_[13]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(14),
      Q => \src_buf3_2_reg_717_reg_n_9_[14]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(15),
      Q => \src_buf3_2_reg_717_reg_n_9_[15]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(16),
      Q => b2_val(0),
      R => '0'
    );
\src_buf3_2_reg_717_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(17),
      Q => b2_val(1),
      R => '0'
    );
\src_buf3_2_reg_717_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(18),
      Q => b2_val(2),
      R => '0'
    );
\src_buf3_2_reg_717_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(19),
      Q => b2_val(3),
      R => '0'
    );
\src_buf3_2_reg_717_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(1),
      Q => \src_buf3_2_reg_717_reg_n_9_[1]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(20),
      Q => b2_val(4),
      R => '0'
    );
\src_buf3_2_reg_717_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(21),
      Q => b2_val(5),
      R => '0'
    );
\src_buf3_2_reg_717_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(22),
      Q => b2_val(6),
      R => '0'
    );
\src_buf3_2_reg_717_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(23),
      Q => b2_val(7),
      R => '0'
    );
\src_buf3_2_reg_717_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(2),
      Q => \src_buf3_2_reg_717_reg_n_9_[2]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(3),
      Q => \src_buf3_2_reg_717_reg_n_9_[3]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(4),
      Q => \src_buf3_2_reg_717_reg_n_9_[4]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(5),
      Q => \src_buf3_2_reg_717_reg_n_9_[5]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(6),
      Q => \src_buf3_2_reg_717_reg_n_9_[6]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(7),
      Q => \src_buf3_2_reg_717_reg_n_9_[7]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(8),
      Q => \src_buf3_2_reg_717_reg_n_9_[8]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(9),
      Q => \src_buf3_2_reg_717_reg_n_9_[9]\,
      R => '0'
    );
\src_buf3_3_reg_729[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => ap_enable_reg_pp0_iter4,
      O => p_3_in
    );
\src_buf3_3_reg_729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(0),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(0),
      R => '0'
    );
\src_buf3_3_reg_729_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(10),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(10),
      R => '0'
    );
\src_buf3_3_reg_729_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(11),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(11),
      R => '0'
    );
\src_buf3_3_reg_729_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(12),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(12),
      R => '0'
    );
\src_buf3_3_reg_729_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(13),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(13),
      R => '0'
    );
\src_buf3_3_reg_729_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(14),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(14),
      R => '0'
    );
\src_buf3_3_reg_729_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(15),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(15),
      R => '0'
    );
\src_buf3_3_reg_729_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(16),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(16),
      R => '0'
    );
\src_buf3_3_reg_729_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(17),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(17),
      R => '0'
    );
\src_buf3_3_reg_729_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(18),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(18),
      R => '0'
    );
\src_buf3_3_reg_729_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(19),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(19),
      R => '0'
    );
\src_buf3_3_reg_729_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(1),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(1),
      R => '0'
    );
\src_buf3_3_reg_729_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(20),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(20),
      R => '0'
    );
\src_buf3_3_reg_729_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(21),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(21),
      R => '0'
    );
\src_buf3_3_reg_729_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(22),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(22),
      R => '0'
    );
\src_buf3_3_reg_729_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(23),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(23),
      R => '0'
    );
\src_buf3_3_reg_729_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(2),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(2),
      R => '0'
    );
\src_buf3_3_reg_729_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(3),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(3),
      R => '0'
    );
\src_buf3_3_reg_729_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(4),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(4),
      R => '0'
    );
\src_buf3_3_reg_729_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(5),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(5),
      R => '0'
    );
\src_buf3_3_reg_729_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(6),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(6),
      R => '0'
    );
\src_buf3_3_reg_729_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(7),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(7),
      R => '0'
    );
\src_buf3_3_reg_729_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(8),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(8),
      R => '0'
    );
\src_buf3_3_reg_729_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_134(9),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(9),
      R => '0'
    );
\src_buf3_fu_134[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => icmp_ln225_reg_682_pp0_iter3_reg,
      I2 => \^e\(0),
      O => src_buf1_1_fu_1300_in
    );
\src_buf3_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[0]\,
      Q => src_buf3_fu_134(0),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[10]\,
      Q => src_buf3_fu_134(10),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[11]\,
      Q => src_buf3_fu_134(11),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[12]\,
      Q => src_buf3_fu_134(12),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[13]\,
      Q => src_buf3_fu_134(13),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[14]\,
      Q => src_buf3_fu_134(14),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[15]\,
      Q => src_buf3_fu_134(15),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => b2_val(0),
      Q => src_buf3_fu_134(16),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => b2_val(1),
      Q => src_buf3_fu_134(17),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => b2_val(2),
      Q => src_buf3_fu_134(18),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => b2_val(3),
      Q => src_buf3_fu_134(19),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[1]\,
      Q => src_buf3_fu_134(1),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => b2_val(4),
      Q => src_buf3_fu_134(20),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => b2_val(5),
      Q => src_buf3_fu_134(21),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => b2_val(6),
      Q => src_buf3_fu_134(22),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => b2_val(7),
      Q => src_buf3_fu_134(23),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[2]\,
      Q => src_buf3_fu_134(2),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[3]\,
      Q => src_buf3_fu_134(3),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[4]\,
      Q => src_buf3_fu_134(4),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[5]\,
      Q => src_buf3_fu_134(5),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[6]\,
      Q => src_buf3_fu_134(6),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[7]\,
      Q => src_buf3_fu_134(7),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[8]\,
      Q => src_buf3_fu_134(8),
      R => src_buf1_1_fu_130
    );
\src_buf3_fu_134_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1300_in,
      D => \src_buf3_2_reg_717_reg_n_9_[9]\,
      Q => src_buf3_fu_134(9),
      R => src_buf1_1_fu_130
    );
\trunc_ln433_reg_756[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(16),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(8),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(0),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_1_fu_114_reg[23]_0\(0)
    );
\trunc_ln433_reg_756[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(17),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(9),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(1),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_1_fu_114_reg[23]_0\(1)
    );
\trunc_ln433_reg_756[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(18),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(10),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(2),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_1_fu_114_reg[23]_0\(2)
    );
\trunc_ln433_reg_756[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(19),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(11),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(3),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_1_fu_114_reg[23]_0\(3)
    );
\trunc_ln433_reg_756[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(20),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(12),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(4),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_1_fu_114_reg[23]_0\(4)
    );
\trunc_ln433_reg_756[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(21),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(13),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(5),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_1_fu_114_reg[23]_0\(5)
    );
\trunc_ln433_reg_756[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(22),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(14),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(6),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_1_fu_114_reg[23]_0\(6)
    );
\trunc_ln433_reg_756[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(23),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(15),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(7),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_1_fu_114_reg[23]_0\(7)
    );
\trunc_ln435_reg_745[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(16),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(8),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(0),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_fu_106_reg[23]_0\(0)
    );
\trunc_ln435_reg_745[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(17),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(9),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(1),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_fu_106_reg[23]_0\(1)
    );
\trunc_ln435_reg_745[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(18),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(10),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(2),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_fu_106_reg[23]_0\(2)
    );
\trunc_ln435_reg_745[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(19),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(11),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(3),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_fu_106_reg[23]_0\(3)
    );
\trunc_ln435_reg_745[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(20),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(12),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(4),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_fu_106_reg[23]_0\(4)
    );
\trunc_ln435_reg_745[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(21),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(13),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(5),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_fu_106_reg[23]_0\(5)
    );
\trunc_ln435_reg_745[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(22),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(14),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(6),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_fu_106_reg[23]_0\(6)
    );
\trunc_ln435_reg_745[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(23),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(15),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(7),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_fu_106_reg[23]_0\(7)
    );
\trunc_ln436_reg_751[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(16),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(8),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(0),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf2_fu_110_reg[23]_0\(0)
    );
\trunc_ln436_reg_751[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(17),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(9),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(1),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf2_fu_110_reg[23]_0\(1)
    );
\trunc_ln436_reg_751[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(18),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(10),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(2),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf2_fu_110_reg[23]_0\(2)
    );
\trunc_ln436_reg_751[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(19),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(11),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(3),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf2_fu_110_reg[23]_0\(3)
    );
\trunc_ln436_reg_751[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(20),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(12),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(4),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf2_fu_110_reg[23]_0\(4)
    );
\trunc_ln436_reg_751[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(21),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(13),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(5),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf2_fu_110_reg[23]_0\(5)
    );
\trunc_ln436_reg_751[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(22),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(14),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(6),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf2_fu_110_reg[23]_0\(6)
    );
\trunc_ln436_reg_751[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(23),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(15),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(7),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf2_fu_110_reg[23]_0\(7)
    );
\trunc_ln438_reg_767[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(8),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(16),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(0),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(0)
    );
\trunc_ln438_reg_767[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(9),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(17),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(1),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(1)
    );
\trunc_ln438_reg_767[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(10),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(18),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(2),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(2)
    );
\trunc_ln438_reg_767[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(11),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(19),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(3),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(3)
    );
\trunc_ln438_reg_767[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(12),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(20),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(4),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(4)
    );
\trunc_ln438_reg_767[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(13),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(21),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(5),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(5)
    );
\trunc_ln438_reg_767[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(14),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(22),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(6),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(6)
    );
\trunc_ln438_reg_767[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(15),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(23),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(7),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(7)
    );
\trunc_ln441_reg_762[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(8),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(16),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(0),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(0)
    );
\trunc_ln441_reg_762[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(9),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(17),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(1),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(1)
    );
\trunc_ln441_reg_762[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(10),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(18),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(2),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(2)
    );
\trunc_ln441_reg_762[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(11),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(19),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(3),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(3)
    );
\trunc_ln441_reg_762[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(12),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(20),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(4),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(4)
    );
\trunc_ln441_reg_762[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(13),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(21),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(5),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(5)
    );
\trunc_ln441_reg_762[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(14),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(22),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(6),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(6)
    );
\trunc_ln441_reg_762[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(15),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(23),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(7),
      I3 => k_fu_80(1),
      I4 => k_fu_80(0),
      I5 => \trunc_ln438_reg_767_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_s is
  port (
    img_out_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read : out STD_LOGIC;
    xfMat2axis_8_0_2160_3840_1_U0_ap_done : out STD_LOGIC;
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    mOutPtr0_0 : out STD_LOGIC;
    img_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln102_fu_149_p2_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln102_fu_149_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[3]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    dst_1_data_empty_n : in STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    dst_1_rows_channel_empty_n : in STD_LOGIC;
    dst_1_cols_channel_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[3]_i_12_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \mOutPtr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_channel_write_dst_1_rows_channel0 : in STD_LOGIC;
    \mOutPtr_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_channel_write_dst_1_cols_channel0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sub13_reg_169_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \B_V_data_1_payload_B_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_s : entity is "sobel_accel_xfMat2axis_8_0_2160_3840_1_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[3]_i_24_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_25_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_28_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_29_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_30_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_31_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_32_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_33_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_34_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_35_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_36_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_37_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_12_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_12_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_12_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_21_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_21_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_21_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_21_n_9\ : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal axi_last_reg_194 : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg : STD_LOGIC;
  signal i_1_reg_174 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_62[0]_i_3_n_9\ : STD_LOGIC;
  signal i_fu_62_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_62_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal icmp_ln102_fu_149_p2 : STD_LOGIC;
  signal \^img_out_tready_int_regslice\ : STD_LOGIC;
  signal j_fu_72 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_24 : STD_LOGIC;
  signal sub13_reg_169 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sub_reg_164 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^xfmat2axis_8_0_2160_3840_1_u0_dst_1_data_read\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_21\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_62_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_62_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_62_reg[8]_i_1\ : label is 11;
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  img_out_TREADY_int_regslice <= \^img_out_tready_int_regslice\;
  xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read <= \^xfmat2axis_8_0_2160_3840_1_u0_dst_1_data_read\;
\ap_CS_fsm[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(11),
      I1 => i_fu_62_reg(10),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(10),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(11),
      O => \ap_CS_fsm[3]_i_24_n_9\
    );
\ap_CS_fsm[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(9),
      I1 => i_fu_62_reg(8),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(8),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(9),
      O => \ap_CS_fsm[3]_i_25_n_9\
    );
\ap_CS_fsm[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(11),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(10),
      I2 => i_fu_62_reg(10),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(11),
      O => \ap_CS_fsm[3]_i_28_n_9\
    );
\ap_CS_fsm[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(9),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(8),
      I2 => i_fu_62_reg(8),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(9),
      O => \ap_CS_fsm[3]_i_29_n_9\
    );
\ap_CS_fsm[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(7),
      I1 => i_fu_62_reg(6),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(6),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(7),
      O => \ap_CS_fsm[3]_i_30_n_9\
    );
\ap_CS_fsm[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(5),
      I1 => i_fu_62_reg(4),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(4),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(5),
      O => \ap_CS_fsm[3]_i_31_n_9\
    );
\ap_CS_fsm[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(3),
      I1 => i_fu_62_reg(2),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(2),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(3),
      O => \ap_CS_fsm[3]_i_32_n_9\
    );
\ap_CS_fsm[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(1),
      I1 => i_fu_62_reg(0),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(0),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(1),
      O => \ap_CS_fsm[3]_i_33_n_9\
    );
\ap_CS_fsm[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(7),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(6),
      I2 => i_fu_62_reg(6),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(7),
      O => \ap_CS_fsm[3]_i_34_n_9\
    );
\ap_CS_fsm[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(5),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(4),
      I2 => i_fu_62_reg(4),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(5),
      O => \ap_CS_fsm[3]_i_35_n_9\
    );
\ap_CS_fsm[3]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(3),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(2),
      I2 => i_fu_62_reg(2),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(3),
      O => \ap_CS_fsm[3]_i_36_n_9\
    );
\ap_CS_fsm[3]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(1),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(0),
      I2 => i_fu_62_reg(0),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(1),
      O => \ap_CS_fsm[3]_i_37_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_21_n_9\,
      CO(3) => CO(0),
      CO(2) => \ap_CS_fsm_reg[3]_i_12_n_10\,
      CO(1) => \ap_CS_fsm_reg[3]_i_12_n_11\,
      CO(0) => \ap_CS_fsm_reg[3]_i_12_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => \ap_CS_fsm_reg[3]_i_3\(1 downto 0),
      DI(1) => \ap_CS_fsm[3]_i_24_n_9\,
      DI(0) => \ap_CS_fsm[3]_i_25_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \ap_CS_fsm_reg[3]_i_3_0\(1 downto 0),
      S(1) => \ap_CS_fsm[3]_i_28_n_9\,
      S(0) => \ap_CS_fsm[3]_i_29_n_9\
    );
\ap_CS_fsm_reg[3]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[3]_i_21_n_9\,
      CO(2) => \ap_CS_fsm_reg[3]_i_21_n_10\,
      CO(1) => \ap_CS_fsm_reg[3]_i_21_n_11\,
      CO(0) => \ap_CS_fsm_reg[3]_i_21_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_30_n_9\,
      DI(2) => \ap_CS_fsm[3]_i_31_n_9\,
      DI(1) => \ap_CS_fsm[3]_i_32_n_9\,
      DI(0) => \ap_CS_fsm[3]_i_33_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_34_n_9\,
      S(2) => \ap_CS_fsm[3]_i_35_n_9\,
      S(1) => \ap_CS_fsm[3]_i_36_n_9\,
      S(0) => \ap_CS_fsm[3]_i_37_n_9\
    );
grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi
     port map (
      CO(0) => icmp_ln102_fu_149_p2,
      D(0) => ap_NS_fsm(1),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => j_fu_72,
      Q(1) => \^q\(2),
      Q(0) => \^q\(0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => regslice_both_img_out_V_data_V_U_n_15,
      \ap_CS_fsm_reg[1]\ => regslice_both_img_out_V_data_V_U_n_17,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => regslice_both_img_out_V_data_V_U_n_23,
      ap_enable_reg_pp0_iter1_reg_0 => \^ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter1_reg_1(3 downto 0) => ap_enable_reg_pp0_iter1_reg(3 downto 0),
      ap_enable_reg_pp0_iter1_reg_2(3 downto 0) => ap_enable_reg_pp0_iter1_reg_0(3 downto 0),
      ap_enable_reg_pp0_iter1_reg_3 => regslice_both_img_out_V_data_V_U_n_18,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_loop_init_int_reg => regslice_both_img_out_V_data_V_U_n_13,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_reg_194 => axi_last_reg_194,
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      dst_1_data_empty_n => dst_1_data_empty_n,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      \icmp_ln102_fu_149_p2_carry__2_0\(3 downto 0) => \icmp_ln102_fu_149_p2_carry__2\(3 downto 0),
      \icmp_ln102_fu_149_p2_carry__2_1\(3 downto 0) => \icmp_ln102_fu_149_p2_carry__2_0\(3 downto 0),
      icmp_ln107_1_fu_167_p2_carry_0(11 downto 0) => i_1_reg_174(11 downto 0),
      icmp_ln107_1_fu_167_p2_carry_1(11 downto 0) => sub13_reg_169(11 downto 0),
      \icmp_ln107_fu_161_p2_carry__1_0\(31 downto 0) => sub_reg_164(31 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0)
    );
grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_img_out_V_data_V_U_n_24,
      Q => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_1_reg_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(0),
      Q => i_1_reg_174(0),
      R => '0'
    );
\i_1_reg_174_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(10),
      Q => i_1_reg_174(10),
      R => '0'
    );
\i_1_reg_174_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(11),
      Q => i_1_reg_174(11),
      R => '0'
    );
\i_1_reg_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(1),
      Q => i_1_reg_174(1),
      R => '0'
    );
\i_1_reg_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(2),
      Q => i_1_reg_174(2),
      R => '0'
    );
\i_1_reg_174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(3),
      Q => i_1_reg_174(3),
      R => '0'
    );
\i_1_reg_174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(4),
      Q => i_1_reg_174(4),
      R => '0'
    );
\i_1_reg_174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(5),
      Q => i_1_reg_174(5),
      R => '0'
    );
\i_1_reg_174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(6),
      Q => i_1_reg_174(6),
      R => '0'
    );
\i_1_reg_174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(7),
      Q => i_1_reg_174(7),
      R => '0'
    );
\i_1_reg_174_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(8),
      Q => i_1_reg_174(8),
      R => '0'
    );
\i_1_reg_174_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(9),
      Q => i_1_reg_174(9),
      R => '0'
    );
\i_fu_62[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_62_reg(0),
      O => \i_fu_62[0]_i_3_n_9\
    );
\i_fu_62_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[0]_i_2_n_16\,
      Q => i_fu_62_reg(0),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_62_reg[0]_i_2_n_9\,
      CO(2) => \i_fu_62_reg[0]_i_2_n_10\,
      CO(1) => \i_fu_62_reg[0]_i_2_n_11\,
      CO(0) => \i_fu_62_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_62_reg[0]_i_2_n_13\,
      O(2) => \i_fu_62_reg[0]_i_2_n_14\,
      O(1) => \i_fu_62_reg[0]_i_2_n_15\,
      O(0) => \i_fu_62_reg[0]_i_2_n_16\,
      S(3 downto 1) => i_fu_62_reg(3 downto 1),
      S(0) => \i_fu_62[0]_i_3_n_9\
    );
\i_fu_62_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[8]_i_1_n_14\,
      Q => i_fu_62_reg(10),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[8]_i_1_n_13\,
      Q => i_fu_62_reg(11),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[0]_i_2_n_15\,
      Q => i_fu_62_reg(1),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[0]_i_2_n_14\,
      Q => i_fu_62_reg(2),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[0]_i_2_n_13\,
      Q => i_fu_62_reg(3),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[4]_i_1_n_16\,
      Q => i_fu_62_reg(4),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_62_reg[0]_i_2_n_9\,
      CO(3) => \i_fu_62_reg[4]_i_1_n_9\,
      CO(2) => \i_fu_62_reg[4]_i_1_n_10\,
      CO(1) => \i_fu_62_reg[4]_i_1_n_11\,
      CO(0) => \i_fu_62_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_62_reg[4]_i_1_n_13\,
      O(2) => \i_fu_62_reg[4]_i_1_n_14\,
      O(1) => \i_fu_62_reg[4]_i_1_n_15\,
      O(0) => \i_fu_62_reg[4]_i_1_n_16\,
      S(3 downto 0) => i_fu_62_reg(7 downto 4)
    );
\i_fu_62_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[4]_i_1_n_15\,
      Q => i_fu_62_reg(5),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[4]_i_1_n_14\,
      Q => i_fu_62_reg(6),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[4]_i_1_n_13\,
      Q => i_fu_62_reg(7),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[8]_i_1_n_16\,
      Q => i_fu_62_reg(8),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_62_reg[4]_i_1_n_9\,
      CO(3) => \NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_62_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_62_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_62_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_62_reg[8]_i_1_n_13\,
      O(2) => \i_fu_62_reg[8]_i_1_n_14\,
      O(1) => \i_fu_62_reg[8]_i_1_n_15\,
      O(0) => \i_fu_62_reg[8]_i_1_n_16\,
      S(3 downto 0) => i_fu_62_reg(11 downto 8)
    );
\i_fu_62_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      D => \i_fu_62_reg[8]_i_1_n_15\,
      Q => i_fu_62_reg(9),
      R => ap_NS_fsm12_out
    );
regslice_both_img_out_V_data_V_U: entity work.\sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized2\
     port map (
      \B_V_data_1_payload_B_reg[7]_0\(7 downto 0) => \B_V_data_1_payload_B_reg[7]\(7 downto 0),
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[1]_0\ => \^img_out_tready_int_regslice\,
      \B_V_data_1_state_reg[1]_1\ => regslice_both_img_out_V_data_V_U_n_17,
      \B_V_data_1_state_reg[1]_2\ => \^ap_enable_reg_pp0_iter1\,
      CO(0) => icmp_ln102_fu_149_p2,
      D(2 downto 1) => ap_NS_fsm(3 downto 2),
      D(0) => ap_NS_fsm(0),
      E(0) => j_fu_72,
      Q(3) => ap_CS_fsm_state4,
      Q(2 downto 0) => \^q\(2 downto 0),
      SR(0) => regslice_both_img_out_V_data_V_U_n_15,
      \ap_CS_fsm_reg[1]\ => regslice_both_img_out_V_data_V_U_n_24,
      \ap_CS_fsm_reg[2]\ => regslice_both_img_out_V_data_V_U_n_11,
      \ap_CS_fsm_reg[2]_0\ => regslice_both_img_out_V_data_V_U_n_18,
      \ap_CS_fsm_reg[2]_1\(0) => \ap_CS_fsm_reg[2]_0\(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_img_out_V_data_V_U_n_13,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_dst_1_cols_channel0 => ap_sync_channel_write_dst_1_cols_channel0,
      ap_sync_channel_write_dst_1_rows_channel0 => ap_sync_channel_write_dst_1_rows_channel0,
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      dst_1_data_empty_n => dst_1_data_empty_n,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      empty_n_reg => empty_n_reg,
      empty_n_reg_0 => empty_n_reg_0,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg => regslice_both_img_out_V_data_V_U_n_23,
      img_out_TDATA(7 downto 0) => img_out_TDATA(7 downto 0),
      img_out_TREADY => img_out_TREADY,
      mOutPtr0 => mOutPtr0,
      mOutPtr0_0 => mOutPtr0_0,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[0]_1\(0) => \mOutPtr_reg[0]_1\(0),
      \mOutPtr_reg[0]_2\(0) => \mOutPtr_reg[0]_2\(0),
      xfMat2axis_8_0_2160_3840_1_U0_ap_done => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read => \^xfmat2axis_8_0_2160_3840_1_u0_dst_1_data_read\
    );
regslice_both_img_out_V_last_V_U: entity work.\sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized1\
     port map (
      B_V_data_1_sel_wr_reg_0 => \^ap_enable_reg_pp0_iter1\,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_img_out_V_data_V_U_n_11,
      Q(0) => \^q\(2),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_reg_194 => axi_last_reg_194,
      dst_1_data_empty_n => dst_1_data_empty_n,
      img_out_TLAST(0) => img_out_TLAST(0),
      img_out_TREADY => img_out_TREADY,
      img_out_TREADY_int_regslice => \^img_out_tready_int_regslice\,
      xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read => \^xfmat2axis_8_0_2160_3840_1_u0_dst_1_data_read\
    );
\sub13_reg_169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(0),
      Q => sub13_reg_169(0),
      R => '0'
    );
\sub13_reg_169_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(10),
      Q => sub13_reg_169(10),
      R => '0'
    );
\sub13_reg_169_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(11),
      Q => sub13_reg_169(11),
      R => '0'
    );
\sub13_reg_169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(1),
      Q => sub13_reg_169(1),
      R => '0'
    );
\sub13_reg_169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(2),
      Q => sub13_reg_169(2),
      R => '0'
    );
\sub13_reg_169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(3),
      Q => sub13_reg_169(3),
      R => '0'
    );
\sub13_reg_169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(4),
      Q => sub13_reg_169(4),
      R => '0'
    );
\sub13_reg_169_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(5),
      Q => sub13_reg_169(5),
      R => '0'
    );
\sub13_reg_169_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(6),
      Q => sub13_reg_169(6),
      R => '0'
    );
\sub13_reg_169_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(7),
      Q => sub13_reg_169(7),
      R => '0'
    );
\sub13_reg_169_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(8),
      Q => sub13_reg_169(8),
      R => '0'
    );
\sub13_reg_169_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(9),
      Q => sub13_reg_169(9),
      R => '0'
    );
\sub_reg_164[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => dst_1_cols_channel_empty_n,
      I2 => dst_1_rows_channel_empty_n,
      O => ap_NS_fsm12_out
    );
\sub_reg_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(0),
      Q => sub_reg_164(0),
      R => '0'
    );
\sub_reg_164_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(10),
      Q => sub_reg_164(10),
      R => '0'
    );
\sub_reg_164_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(11),
      Q => sub_reg_164(11),
      R => '0'
    );
\sub_reg_164_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(12),
      Q => sub_reg_164(12),
      R => '0'
    );
\sub_reg_164_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(13),
      Q => sub_reg_164(13),
      R => '0'
    );
\sub_reg_164_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(14),
      Q => sub_reg_164(14),
      R => '0'
    );
\sub_reg_164_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(15),
      Q => sub_reg_164(15),
      R => '0'
    );
\sub_reg_164_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(16),
      Q => sub_reg_164(16),
      R => '0'
    );
\sub_reg_164_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(17),
      Q => sub_reg_164(17),
      R => '0'
    );
\sub_reg_164_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(18),
      Q => sub_reg_164(18),
      R => '0'
    );
\sub_reg_164_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(19),
      Q => sub_reg_164(19),
      R => '0'
    );
\sub_reg_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(1),
      Q => sub_reg_164(1),
      R => '0'
    );
\sub_reg_164_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(20),
      Q => sub_reg_164(20),
      R => '0'
    );
\sub_reg_164_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(21),
      Q => sub_reg_164(21),
      R => '0'
    );
\sub_reg_164_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(22),
      Q => sub_reg_164(22),
      R => '0'
    );
\sub_reg_164_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(23),
      Q => sub_reg_164(23),
      R => '0'
    );
\sub_reg_164_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(24),
      Q => sub_reg_164(24),
      R => '0'
    );
\sub_reg_164_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(25),
      Q => sub_reg_164(25),
      R => '0'
    );
\sub_reg_164_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(26),
      Q => sub_reg_164(26),
      R => '0'
    );
\sub_reg_164_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(27),
      Q => sub_reg_164(27),
      R => '0'
    );
\sub_reg_164_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(28),
      Q => sub_reg_164(28),
      R => '0'
    );
\sub_reg_164_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(29),
      Q => sub_reg_164(29),
      R => '0'
    );
\sub_reg_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(2),
      Q => sub_reg_164(2),
      R => '0'
    );
\sub_reg_164_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(30),
      Q => sub_reg_164(30),
      R => '0'
    );
\sub_reg_164_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(31),
      Q => sub_reg_164(31),
      R => '0'
    );
\sub_reg_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(3),
      Q => sub_reg_164(3),
      R => '0'
    );
\sub_reg_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(4),
      Q => sub_reg_164(4),
      R => '0'
    );
\sub_reg_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(5),
      Q => sub_reg_164(5),
      R => '0'
    );
\sub_reg_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(6),
      Q => sub_reg_164(6),
      R => '0'
    );
\sub_reg_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(7),
      Q => sub_reg_164(7),
      R => '0'
    );
\sub_reg_164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(8),
      Q => sub_reg_164(8),
      R => '0'
    );
\sub_reg_164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(9),
      Q => sub_reg_164(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_s is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__0\ : out STD_LOGIC;
    \mOutPtr0__0_0\ : out STD_LOGIC;
    pop : out STD_LOGIC;
    \tmp1_reg_207_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0_in0_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    p_dstgx_data_empty_n : in STD_LOGIC;
    push : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_dstgy_data_empty_n : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_data_full_n : in STD_LOGIC;
    height_empty_n : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    imgwidth_empty_n : in STD_LOGIC;
    push_3 : in STD_LOGIC;
    \i_fu_40_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[2]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_s : entity is "sobel_accel_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_s is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__0_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__0_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__0_n_12\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg : STD_LOGIC;
  signal grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0 : STD_LOGIC;
  signal grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_14 : STD_LOGIC;
  signal grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_15 : STD_LOGIC;
  signal grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_9 : STD_LOGIC;
  signal \i_fu_40[0]_i_4_n_9\ : STD_LOGIC;
  signal i_fu_40_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_40_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \i_fu_40_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \i_fu_40_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \i_fu_40_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \i_fu_40_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \i_fu_40_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \i_fu_40_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \i_fu_40_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \i_fu_40_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_40_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_40_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_40_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_40_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_40_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_40_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_40_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_40_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_40_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_40_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_40_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_40_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_40_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_40_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_40_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair229";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_40_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_40_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_40_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair229";
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEE0CCC"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => imgwidth_empty_n,
      I3 => height_empty_n,
      I4 => \^q\(1),
      O => \ap_CS_fsm[0]_i_1__0_n_9\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_40_reg(9),
      I1 => \ap_CS_fsm_reg[2]_i_2__0_0\(9),
      I2 => \ap_CS_fsm_reg[2]_i_2__0_0\(11),
      I3 => i_fu_40_reg(11),
      I4 => \ap_CS_fsm_reg[2]_i_2__0_0\(10),
      I5 => i_fu_40_reg(10),
      O => \ap_CS_fsm[2]_i_4_n_9\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_40_reg(6),
      I1 => \ap_CS_fsm_reg[2]_i_2__0_0\(6),
      I2 => \ap_CS_fsm_reg[2]_i_2__0_0\(8),
      I3 => i_fu_40_reg(8),
      I4 => \ap_CS_fsm_reg[2]_i_2__0_0\(7),
      I5 => i_fu_40_reg(7),
      O => \ap_CS_fsm[2]_i_5_n_9\
    );
\ap_CS_fsm[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_40_reg(3),
      I1 => \ap_CS_fsm_reg[2]_i_2__0_0\(3),
      I2 => \ap_CS_fsm_reg[2]_i_2__0_0\(5),
      I3 => i_fu_40_reg(5),
      I4 => \ap_CS_fsm_reg[2]_i_2__0_0\(4),
      I5 => i_fu_40_reg(4),
      O => \ap_CS_fsm[2]_i_6__0_n_9\
    );
\ap_CS_fsm[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_40_reg(0),
      I1 => \ap_CS_fsm_reg[2]_i_2__0_0\(0),
      I2 => \ap_CS_fsm_reg[2]_i_2__0_0\(2),
      I3 => i_fu_40_reg(2),
      I4 => \ap_CS_fsm_reg[2]_i_2__0_0\(1),
      I5 => i_fu_40_reg(1),
      O => \ap_CS_fsm[2]_i_7__0_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__0_n_9\,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_15,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_14,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_2__0_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__0_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__0_n_12\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_4_n_9\,
      S(2) => \ap_CS_fsm[2]_i_5_n_9\,
      S(1) => \ap_CS_fsm[2]_i_6__0_n_9\,
      S(0) => \ap_CS_fsm[2]_i_7__0_n_9\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => height_empty_n,
      I3 => push_2,
      O => \mOutPtr0__0\
    );
\full_n_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => imgwidth_empty_n,
      I3 => push_3,
      O => \mOutPtr0__0_0\
    );
grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFMagnitudeKernel_Pipeline_colLoop
     port map (
      CO(0) => \^co\(0),
      D(1) => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_14,
      D(0) => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_15,
      E(0) => E(0),
      Q(2) => ap_CS_fsm_state3,
      Q(1 downto 0) => \^q\(1 downto 0),
      \ap_CS_fsm_reg[1]\ => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_9,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_1\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      height_empty_n => height_empty_n,
      imgwidth_empty_n => imgwidth_empty_n,
      \mOutPtr_reg[0]\(0) => \mOutPtr_reg[0]\(0),
      \mOutPtr_reg[0]_0\(0) => \mOutPtr_reg[0]_0\(0),
      \out\(11 downto 0) => \out\(11 downto 0),
      p_0_in0_out(15 downto 0) => p_0_in0_out(15 downto 0),
      p_dst_data_full_n => p_dst_data_full_n,
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgy_data_empty_n => p_dstgy_data_empty_n,
      p_reg_reg(15 downto 0) => p_reg_reg(15 downto 0),
      pop => pop,
      push => push,
      push_1 => push_1,
      \tmp1_reg_207_reg[15]_0\(15 downto 0) => \tmp1_reg_207_reg[15]\(15 downto 0)
    );
grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_n_9,
      Q => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_fu_40[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0
    );
\i_fu_40[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_40_reg(0),
      O => \i_fu_40[0]_i_4_n_9\
    );
\i_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0,
      D => \i_fu_40_reg[0]_i_3_n_16\,
      Q => i_fu_40_reg(0),
      R => \i_fu_40_reg[0]_0\
    );
\i_fu_40_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_40_reg[0]_i_3_n_9\,
      CO(2) => \i_fu_40_reg[0]_i_3_n_10\,
      CO(1) => \i_fu_40_reg[0]_i_3_n_11\,
      CO(0) => \i_fu_40_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_40_reg[0]_i_3_n_13\,
      O(2) => \i_fu_40_reg[0]_i_3_n_14\,
      O(1) => \i_fu_40_reg[0]_i_3_n_15\,
      O(0) => \i_fu_40_reg[0]_i_3_n_16\,
      S(3 downto 1) => i_fu_40_reg(3 downto 1),
      S(0) => \i_fu_40[0]_i_4_n_9\
    );
\i_fu_40_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0,
      D => \i_fu_40_reg[8]_i_1_n_14\,
      Q => i_fu_40_reg(10),
      R => \i_fu_40_reg[0]_0\
    );
\i_fu_40_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0,
      D => \i_fu_40_reg[8]_i_1_n_13\,
      Q => i_fu_40_reg(11),
      R => \i_fu_40_reg[0]_0\
    );
\i_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0,
      D => \i_fu_40_reg[0]_i_3_n_15\,
      Q => i_fu_40_reg(1),
      R => \i_fu_40_reg[0]_0\
    );
\i_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0,
      D => \i_fu_40_reg[0]_i_3_n_14\,
      Q => i_fu_40_reg(2),
      R => \i_fu_40_reg[0]_0\
    );
\i_fu_40_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0,
      D => \i_fu_40_reg[0]_i_3_n_13\,
      Q => i_fu_40_reg(3),
      R => \i_fu_40_reg[0]_0\
    );
\i_fu_40_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0,
      D => \i_fu_40_reg[4]_i_1_n_16\,
      Q => i_fu_40_reg(4),
      R => \i_fu_40_reg[0]_0\
    );
\i_fu_40_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_40_reg[0]_i_3_n_9\,
      CO(3) => \i_fu_40_reg[4]_i_1_n_9\,
      CO(2) => \i_fu_40_reg[4]_i_1_n_10\,
      CO(1) => \i_fu_40_reg[4]_i_1_n_11\,
      CO(0) => \i_fu_40_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_40_reg[4]_i_1_n_13\,
      O(2) => \i_fu_40_reg[4]_i_1_n_14\,
      O(1) => \i_fu_40_reg[4]_i_1_n_15\,
      O(0) => \i_fu_40_reg[4]_i_1_n_16\,
      S(3 downto 0) => i_fu_40_reg(7 downto 4)
    );
\i_fu_40_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0,
      D => \i_fu_40_reg[4]_i_1_n_15\,
      Q => i_fu_40_reg(5),
      R => \i_fu_40_reg[0]_0\
    );
\i_fu_40_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0,
      D => \i_fu_40_reg[4]_i_1_n_14\,
      Q => i_fu_40_reg(6),
      R => \i_fu_40_reg[0]_0\
    );
\i_fu_40_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0,
      D => \i_fu_40_reg[4]_i_1_n_13\,
      Q => i_fu_40_reg(7),
      R => \i_fu_40_reg[0]_0\
    );
\i_fu_40_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0,
      D => \i_fu_40_reg[8]_i_1_n_16\,
      Q => i_fu_40_reg(8),
      R => \i_fu_40_reg[0]_0\
    );
\i_fu_40_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_40_reg[4]_i_1_n_9\,
      CO(3) => \NLW_i_fu_40_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_40_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_40_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_40_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_40_reg[8]_i_1_n_13\,
      O(2) => \i_fu_40_reg[8]_i_1_n_14\,
      O(1) => \i_fu_40_reg[8]_i_1_n_15\,
      O(0) => \i_fu_40_reg[8]_i_1_n_16\,
      S(3 downto 0) => i_fu_40_reg(11 downto 8)
    );
\i_fu_40_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56_ap_start_reg0,
      D => \i_fu_40_reg[8]_i_1_n_15\,
      Q => i_fu_40_reg(9),
      R => \i_fu_40_reg[0]_0\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      O => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s is
  port (
    ap_block_pp0_stage0_subdone_0 : out STD_LOGIC;
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp_i_i633_i_reg_614_reg[0]_0\ : out STD_LOGIC;
    \width_reg_68_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_done_cache_1 : out STD_LOGIC;
    ap_done_cache_2 : out STD_LOGIC;
    ap_loop_init_int : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : out STD_LOGIC;
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg : out STD_LOGIC;
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter5_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln311_reg_594_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_76_reg[1]\ : out STD_LOGIC;
    \i_fu_76_reg[0]\ : out STD_LOGIC;
    \height_reg_73_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln311_reg_594_reg[0]_0\ : out STD_LOGIC;
    \trunc_ln311_reg_594_reg[0]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \GradientValuesY_reg_740_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    pop : out STD_LOGIC;
    \pop__0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    \GradientValuesX_reg_735_reg[14]\ : out STD_LOGIC;
    \GradientValuesX_reg_735_reg[14]_0\ : out STD_LOGIC;
    \GradientValuesX_reg_735_reg[14]_1\ : out STD_LOGIC;
    \GradientValuesX_reg_735_reg[14]_2\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_done_cache_reg_1 : in STD_LOGIC;
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    \icmp_ln225_reg_682_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : in STD_LOGIC;
    p_dstgy_data_full_n : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg : in STD_LOGIC;
    \cmp_i_i633_i_reg_614_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    push_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start : in STD_LOGIC;
    in_mat_rows_c_empty_n : in STD_LOGIC;
    in_mat_cols_c_empty_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    d1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s : entity is "sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s is
  signal GradientValuesX_0_fu_86 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal GradientValuesY_0_fu_90 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_ap_ready\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_10_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_11_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_12_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_13_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_14_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_15_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_16_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_17_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_18_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_5_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_7_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_8_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_9_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[3]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \^ap_loop_init_int\ : STD_LOGIC;
  signal bottom_1_fu_301_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bottom_fu_82 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal buf_1_U_n_9 : STD_LOGIC;
  signal buf_1_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal buf_1_q0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal buf_1_we1 : STD_LOGIC;
  signal buf_2_q0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal buf_U_n_10 : STD_LOGIC;
  signal buf_U_n_35 : STD_LOGIC;
  signal buf_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal buf_ce0 : STD_LOGIC;
  signal buf_ce1 : STD_LOGIC;
  signal buf_we1 : STD_LOGIC;
  signal cmp_i_i633_i_fu_372_p2 : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_10_n_9\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_11_n_9\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_12_n_9\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_13_n_9\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_14_n_9\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_15_n_9\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_16_n_9\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_17_n_9\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_18_n_9\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_3_n_9\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_4_n_9\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_5_n_9\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_6_n_9\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_7_n_9\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_8_n_9\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614[0]_i_9_n_9\ : STD_LOGIC;
  signal \^cmp_i_i633_i_reg_614_reg[0]_0\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \cmp_i_i633_i_reg_614_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_done : STD_LOGIC;
  signal \^grp_xfsobelfilter3x3_pipeline_clear_row_loop_fu_168_ap_start_reg\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^grp_xfsobelfilter3x3_pipeline_col_loop_fu_177_ap_start_reg\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_ce0 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_we1 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_14 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_73 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_85 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_86 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_87 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_88 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^grp_xfsobelfilter3x3_pipeline_vitis_loop_432_2_fu_205_ap_start_reg\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_n_16 : STD_LOGIC;
  signal \^height_reg_73_reg[13]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal k_fu_80 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal lshr_ln434_fu_281_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln435_fu_375_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln436_fu_469_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln439_fu_563_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln441_fu_657_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mid_1_fu_332_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mid_fu_78 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \row_fu_70[0]_i_2_n_9\ : STD_LOGIC;
  signal row_fu_70_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \row_fu_70_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \row_fu_70_reg[12]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal row_ind_1_fu_378_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal row_ind_fu_660_in : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \row_ind_fu_66[12]_i_2_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66[12]_i_4_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66[12]_i_5_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66[1]_i_1_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[12]_i_3_n_10\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[12]_i_3_n_11\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[12]_i_3_n_12\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[0]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[10]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[11]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[12]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[1]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[2]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[3]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[4]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[5]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[6]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[7]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[8]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[9]\ : STD_LOGIC;
  signal src_buf1_2_fu_464_p5 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf2_2_fu_475_p5 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf3_2_fu_486_p5 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tp_1_fu_363_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tp_1_reg_609[1]_i_2_n_9\ : STD_LOGIC;
  signal \tp_1_reg_609[1]_i_3_n_9\ : STD_LOGIC;
  signal \tp_1_reg_609[1]_i_4_n_9\ : STD_LOGIC;
  signal tp_fu_74 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln311_reg_594 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^trunc_ln311_reg_594_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp_i_i633_i_reg_614_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp_i_i633_i_reg_614_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_ind_fu_66_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__1\ : label is "soft_lutpair106";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[0]_i_3\ : label is 11;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of \bottom_1_reg_599[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \bottom_1_reg_599[1]_i_1\ : label is "soft_lutpair109";
  attribute COMPARATOR_THRESHOLD of \cmp_i_i633_i_reg_614_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp_i_i633_i_reg_614_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of \mid_1_reg_604[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mid_1_reg_604[1]_i_1\ : label is "soft_lutpair107";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \row_fu_70_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_70_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_70_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_70_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_ind_fu_66_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \row_ind_fu_66_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \row_ind_fu_66_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \tp_1_reg_609[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tp_1_reg_609[1]_i_1\ : label is "soft_lutpair109";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready <= \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_ap_ready\;
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  ap_loop_init_int <= \^ap_loop_init_int\;
  \cmp_i_i633_i_reg_614_reg[0]_0\ <= \^cmp_i_i633_i_reg_614_reg[0]_0\;
  grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg <= \^grp_xfsobelfilter3x3_pipeline_clear_row_loop_fu_168_ap_start_reg\;
  grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg <= \^grp_xfsobelfilter3x3_pipeline_col_loop_fu_177_ap_start_reg\;
  grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg <= \^grp_xfsobelfilter3x3_pipeline_vitis_loop_432_2_fu_205_ap_start_reg\;
  \height_reg_73_reg[13]\(0) <= \^height_reg_73_reg[13]\(0);
  \trunc_ln311_reg_594_reg[1]_0\(0) <= \^trunc_ln311_reg_594_reg[1]_0\(0);
\GradientValuesX_0_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(0),
      Q => GradientValuesX_0_fu_86(0),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(10),
      Q => GradientValuesX_0_fu_86(10),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(11),
      Q => GradientValuesX_0_fu_86(11),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(12),
      Q => GradientValuesX_0_fu_86(12),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(13),
      Q => GradientValuesX_0_fu_86(13),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(14),
      Q => GradientValuesX_0_fu_86(14),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(15),
      Q => GradientValuesX_0_fu_86(15),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(1),
      Q => GradientValuesX_0_fu_86(1),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(2),
      Q => GradientValuesX_0_fu_86(2),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(3),
      Q => GradientValuesX_0_fu_86(3),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(4),
      Q => GradientValuesX_0_fu_86(4),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(5),
      Q => GradientValuesX_0_fu_86(5),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(6),
      Q => GradientValuesX_0_fu_86(6),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(7),
      Q => GradientValuesX_0_fu_86(7),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(8),
      Q => GradientValuesX_0_fu_86(8),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(9),
      Q => GradientValuesX_0_fu_86(9),
      R => '0'
    );
\GradientValuesY_0_fu_90[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => p_dstgy_data_full_n,
      I2 => p_dstgx_data_full_n,
      O => ap_NS_fsm12_out
    );
\GradientValuesY_0_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(0),
      Q => GradientValuesY_0_fu_90(0),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(10),
      Q => GradientValuesY_0_fu_90(10),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(11),
      Q => GradientValuesY_0_fu_90(11),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(12),
      Q => GradientValuesY_0_fu_90(12),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(13),
      Q => GradientValuesY_0_fu_90(13),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(14),
      Q => GradientValuesY_0_fu_90(14),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(15),
      Q => GradientValuesY_0_fu_90(15),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(1),
      Q => GradientValuesY_0_fu_90(1),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(2),
      Q => GradientValuesY_0_fu_90(2),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(3),
      Q => GradientValuesY_0_fu_90(3),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(4),
      Q => GradientValuesY_0_fu_90(4),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(5),
      Q => GradientValuesY_0_fu_90(5),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(6),
      Q => GradientValuesY_0_fu_90(6),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(7),
      Q => GradientValuesY_0_fu_90(7),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(8),
      Q => GradientValuesY_0_fu_90(8),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(9),
      Q => GradientValuesY_0_fu_90(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^height_reg_73_reg[13]\(0),
      I2 => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_9_[0]\,
      O => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_done
    );
\ap_CS_fsm[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(8),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(8),
      I2 => row_fu_70_reg(9),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(9),
      O => \ap_CS_fsm[0]_i_10_n_9\
    );
\ap_CS_fsm[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(6),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(6),
      I2 => row_fu_70_reg(7),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(7),
      O => \ap_CS_fsm[0]_i_11_n_9\
    );
\ap_CS_fsm[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(4),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(4),
      I2 => row_fu_70_reg(5),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(5),
      O => \ap_CS_fsm[0]_i_12_n_9\
    );
\ap_CS_fsm[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(2),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(2),
      I2 => row_fu_70_reg(3),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(3),
      O => \ap_CS_fsm[0]_i_13_n_9\
    );
\ap_CS_fsm[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(0),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(0),
      I2 => row_fu_70_reg(1),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(1),
      O => \ap_CS_fsm[0]_i_14_n_9\
    );
\ap_CS_fsm[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(6),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(6),
      I2 => row_fu_70_reg(7),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(7),
      O => \ap_CS_fsm[0]_i_15_n_9\
    );
\ap_CS_fsm[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(4),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(4),
      I2 => row_fu_70_reg(5),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(5),
      O => \ap_CS_fsm[0]_i_16_n_9\
    );
\ap_CS_fsm[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(2),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(2),
      I2 => row_fu_70_reg(3),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(3),
      O => \ap_CS_fsm[0]_i_17_n_9\
    );
\ap_CS_fsm[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(0),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(0),
      I2 => row_fu_70_reg(1),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(1),
      O => \ap_CS_fsm[0]_i_18_n_9\
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2EEEEEEE"
    )
        port map (
      I0 => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_ap_ready\,
      I1 => \SRL_SIG_reg[1][0]\(0),
      I2 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
      I3 => in_mat_rows_c_empty_n,
      I4 => in_mat_cols_c_empty_n,
      O => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \cmp_i_i633_i_reg_614_reg[0]_1\(13),
      I1 => row_fu_70_reg(12),
      I2 => \cmp_i_i633_i_reg_614_reg[0]_1\(12),
      O => \ap_CS_fsm[0]_i_4_n_9\
    );
\ap_CS_fsm[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(10),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(10),
      I2 => row_fu_70_reg(11),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(11),
      O => \ap_CS_fsm[0]_i_5_n_9\
    );
\ap_CS_fsm[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(8),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(8),
      I2 => row_fu_70_reg(9),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(9),
      O => \ap_CS_fsm[0]_i_6_n_9\
    );
\ap_CS_fsm[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmp_i_i633_i_reg_614_reg[0]_1\(14),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(15),
      O => \ap_CS_fsm[0]_i_7_n_9\
    );
\ap_CS_fsm[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => row_fu_70_reg(12),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(12),
      I2 => \cmp_i_i633_i_reg_614_reg[0]_1\(13),
      O => \ap_CS_fsm[0]_i_8_n_9\
    );
\ap_CS_fsm[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(10),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(10),
      I2 => row_fu_70_reg(11),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(11),
      O => \ap_CS_fsm[0]_i_9_n_9\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1111111"
    )
        port map (
      I0 => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_ap_ready\,
      I1 => \SRL_SIG_reg[1][0]\(0),
      I2 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
      I3 => in_mat_rows_c_empty_n,
      I4 => in_mat_cols_c_empty_n,
      O => \ap_CS_fsm_reg[0]_0\(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2220000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg,
      I2 => \^height_reg_73_reg[13]\(0),
      I3 => \^q\(1),
      I4 => \SRL_SIG_reg[1][0]\(1),
      O => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_ap_ready\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[3]\,
      I1 => ap_CS_fsm_state9,
      I2 => p_dstgy_data_full_n,
      I3 => p_dstgx_data_full_n,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_done,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[0]_i_3_n_9\,
      CO(3) => \^height_reg_73_reg[13]\(0),
      CO(2) => \ap_CS_fsm_reg[0]_i_2_n_10\,
      CO(1) => \ap_CS_fsm_reg[0]_i_2_n_11\,
      CO(0) => \ap_CS_fsm_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ap_CS_fsm[0]_i_4_n_9\,
      DI(1) => \ap_CS_fsm[0]_i_5_n_9\,
      DI(0) => \ap_CS_fsm[0]_i_6_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[0]_i_7_n_9\,
      S(2) => \ap_CS_fsm[0]_i_8_n_9\,
      S(1) => \ap_CS_fsm[0]_i_9_n_9\,
      S(0) => \ap_CS_fsm[0]_i_10_n_9\
    );
\ap_CS_fsm_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[0]_i_3_n_9\,
      CO(2) => \ap_CS_fsm_reg[0]_i_3_n_10\,
      CO(1) => \ap_CS_fsm_reg[0]_i_3_n_11\,
      CO(0) => \ap_CS_fsm_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[0]_i_11_n_9\,
      DI(2) => \ap_CS_fsm[0]_i_12_n_9\,
      DI(1) => \ap_CS_fsm[0]_i_13_n_9\,
      DI(0) => \ap_CS_fsm[0]_i_14_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[0]_i_15_n_9\,
      S(2) => \ap_CS_fsm[0]_i_16_n_9\,
      S(1) => \ap_CS_fsm[0]_i_17_n_9\,
      S(0) => \ap_CS_fsm[0]_i_18_n_9\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \ap_CS_fsm_reg_n_9_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\bottom_1_reg_599[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB88"
    )
        port map (
      I0 => bottom_fu_82(0),
      I1 => \tp_1_reg_609[1]_i_2_n_9\,
      I2 => \row_ind_fu_66_reg_n_9_[1]\,
      I3 => \row_ind_fu_66_reg_n_9_[0]\,
      O => bottom_1_fu_301_p3(0)
    );
\bottom_1_reg_599[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB88"
    )
        port map (
      I0 => bottom_fu_82(1),
      I1 => \tp_1_reg_609[1]_i_2_n_9\,
      I2 => \row_ind_fu_66_reg_n_9_[0]\,
      I3 => \row_ind_fu_66_reg_n_9_[1]\,
      O => bottom_1_fu_301_p3(1)
    );
\bottom_1_reg_599_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => bottom_1_fu_301_p3(0),
      Q => bottom_fu_82(0),
      R => '0'
    );
\bottom_1_reg_599_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => bottom_1_fu_301_p3(1),
      Q => bottom_fu_82(1),
      R => '0'
    );
buf_1_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb
     port map (
      Q(1 downto 0) => bottom_fu_82(1 downto 0),
      address1(11 downto 0) => buf_1_address1(11 downto 0),
      ap_clk => ap_clk,
      \bottom_1_reg_599_reg[0]\ => buf_1_U_n_9,
      buf_1_we1 => buf_1_we1,
      ce0 => buf_ce0,
      q0(23 downto 0) => buf_1_q0(23 downto 0),
      ram_reg_2_0(1) => \^trunc_ln311_reg_594_reg[1]_0\(0),
      ram_reg_2_0(0) => trunc_ln311_reg_594(0),
      ram_reg_2_1 => \^cmp_i_i633_i_reg_614_reg[0]_0\,
      ram_reg_2_2(0) => ap_CS_fsm_state6,
      ram_reg_2_3(11 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0(11 downto 0),
      ram_reg_2_4(23 downto 0) => ram_reg_2(23 downto 0),
      \trunc_ln311_reg_594_reg[0]\ => \trunc_ln311_reg_594_reg[0]_1\
    );
buf_2_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb_21
     port map (
      ADDRARDADDR(11 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1(11 downto 0),
      Q(11 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0(11 downto 0),
      WEA(0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_we1,
      ap_clk => ap_clk,
      ce0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_ce0,
      q0(23 downto 0) => buf_2_q0(23 downto 0),
      ram_reg_2_0(23 downto 0) => ram_reg_2_0(23 downto 0)
    );
buf_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_buf_RAM_S2P_bkb_22
     port map (
      D(23 downto 0) => src_buf3_2_fu_486_p5(23 downto 0),
      Q(1) => \^trunc_ln311_reg_594_reg[1]_0\(0),
      Q(0) => trunc_ln311_reg_594(0),
      WEA(0) => buf_ce1,
      address1(11 downto 0) => buf_address1(11 downto 0),
      ap_clk => ap_clk,
      \bottom_1_reg_599_reg[0]\ => buf_U_n_35,
      ce0 => buf_ce0,
      d1(23 downto 0) => d1(23 downto 0),
      \mid_1_reg_604_reg[0]\(23 downto 0) => src_buf2_2_fu_475_p5(23 downto 0),
      q0(23 downto 0) => buf_1_q0(23 downto 0),
      ram_reg_2_0(0) => ap_CS_fsm_state6,
      ram_reg_2_1 => \^cmp_i_i633_i_reg_614_reg[0]_0\,
      ram_reg_2_2(11 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0(11 downto 0),
      \src_buf1_2_reg_705_reg[23]\(1 downto 0) => tp_fu_74(1 downto 0),
      \src_buf2_2_reg_711_reg[23]\(1 downto 0) => mid_fu_78(1 downto 0),
      \src_buf3_2_reg_717_reg[0]\(1 downto 0) => bottom_fu_82(1 downto 0),
      \src_buf3_2_reg_717_reg[23]\(23 downto 0) => buf_2_q0(23 downto 0),
      \tp_1_reg_609_reg[0]\(23 downto 0) => src_buf1_2_fu_464_p5(23 downto 0),
      \trunc_ln311_reg_594_reg[0]\ => \trunc_ln311_reg_594_reg[0]_0\,
      \trunc_ln311_reg_594_reg[1]\ => buf_U_n_10,
      we1 => buf_we1
    );
\cmp_i_i633_i_reg_614[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(8),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(8),
      I2 => row_fu_70_reg(9),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(9),
      O => \cmp_i_i633_i_reg_614[0]_i_10_n_9\
    );
\cmp_i_i633_i_reg_614[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i633_i_reg_614_reg[0]_1\(6),
      I1 => row_fu_70_reg(6),
      I2 => \cmp_i_i633_i_reg_614_reg[0]_1\(7),
      I3 => row_fu_70_reg(7),
      O => \cmp_i_i633_i_reg_614[0]_i_11_n_9\
    );
\cmp_i_i633_i_reg_614[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i633_i_reg_614_reg[0]_1\(4),
      I1 => row_fu_70_reg(4),
      I2 => \cmp_i_i633_i_reg_614_reg[0]_1\(5),
      I3 => row_fu_70_reg(5),
      O => \cmp_i_i633_i_reg_614[0]_i_12_n_9\
    );
\cmp_i_i633_i_reg_614[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i633_i_reg_614_reg[0]_1\(2),
      I1 => row_fu_70_reg(2),
      I2 => \cmp_i_i633_i_reg_614_reg[0]_1\(3),
      I3 => row_fu_70_reg(3),
      O => \cmp_i_i633_i_reg_614[0]_i_13_n_9\
    );
\cmp_i_i633_i_reg_614[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i633_i_reg_614_reg[0]_1\(0),
      I1 => row_fu_70_reg(0),
      I2 => \cmp_i_i633_i_reg_614_reg[0]_1\(1),
      I3 => row_fu_70_reg(1),
      O => \cmp_i_i633_i_reg_614[0]_i_14_n_9\
    );
\cmp_i_i633_i_reg_614[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(6),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(6),
      I2 => row_fu_70_reg(7),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(7),
      O => \cmp_i_i633_i_reg_614[0]_i_15_n_9\
    );
\cmp_i_i633_i_reg_614[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(4),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(4),
      I2 => row_fu_70_reg(5),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(5),
      O => \cmp_i_i633_i_reg_614[0]_i_16_n_9\
    );
\cmp_i_i633_i_reg_614[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(2),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(2),
      I2 => row_fu_70_reg(3),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(3),
      O => \cmp_i_i633_i_reg_614[0]_i_17_n_9\
    );
\cmp_i_i633_i_reg_614[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(0),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(0),
      I2 => row_fu_70_reg(1),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(1),
      O => \cmp_i_i633_i_reg_614[0]_i_18_n_9\
    );
\cmp_i_i633_i_reg_614[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \cmp_i_i633_i_reg_614_reg[0]_1\(15),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(14),
      O => \cmp_i_i633_i_reg_614[0]_i_3_n_9\
    );
\cmp_i_i633_i_reg_614[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => row_fu_70_reg(12),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(12),
      I2 => \cmp_i_i633_i_reg_614_reg[0]_1\(13),
      O => \cmp_i_i633_i_reg_614[0]_i_4_n_9\
    );
\cmp_i_i633_i_reg_614[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i633_i_reg_614_reg[0]_1\(10),
      I1 => row_fu_70_reg(10),
      I2 => \cmp_i_i633_i_reg_614_reg[0]_1\(11),
      I3 => row_fu_70_reg(11),
      O => \cmp_i_i633_i_reg_614[0]_i_5_n_9\
    );
\cmp_i_i633_i_reg_614[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i633_i_reg_614_reg[0]_1\(8),
      I1 => row_fu_70_reg(8),
      I2 => \cmp_i_i633_i_reg_614_reg[0]_1\(9),
      I3 => row_fu_70_reg(9),
      O => \cmp_i_i633_i_reg_614[0]_i_6_n_9\
    );
\cmp_i_i633_i_reg_614[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmp_i_i633_i_reg_614_reg[0]_1\(14),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(15),
      O => \cmp_i_i633_i_reg_614[0]_i_7_n_9\
    );
\cmp_i_i633_i_reg_614[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => row_fu_70_reg(12),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(12),
      I2 => \cmp_i_i633_i_reg_614_reg[0]_1\(13),
      O => \cmp_i_i633_i_reg_614[0]_i_8_n_9\
    );
\cmp_i_i633_i_reg_614[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(10),
      I1 => \cmp_i_i633_i_reg_614_reg[0]_1\(10),
      I2 => row_fu_70_reg(11),
      I3 => \cmp_i_i633_i_reg_614_reg[0]_1\(11),
      O => \cmp_i_i633_i_reg_614[0]_i_9_n_9\
    );
\cmp_i_i633_i_reg_614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => cmp_i_i633_i_fu_372_p2,
      Q => \^cmp_i_i633_i_reg_614_reg[0]_0\,
      R => '0'
    );
\cmp_i_i633_i_reg_614_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp_i_i633_i_reg_614_reg[0]_i_2_n_9\,
      CO(3) => cmp_i_i633_i_fu_372_p2,
      CO(2) => \cmp_i_i633_i_reg_614_reg[0]_i_1_n_10\,
      CO(1) => \cmp_i_i633_i_reg_614_reg[0]_i_1_n_11\,
      CO(0) => \cmp_i_i633_i_reg_614_reg[0]_i_1_n_12\,
      CYINIT => '0',
      DI(3) => \cmp_i_i633_i_reg_614[0]_i_3_n_9\,
      DI(2) => \cmp_i_i633_i_reg_614[0]_i_4_n_9\,
      DI(1) => \cmp_i_i633_i_reg_614[0]_i_5_n_9\,
      DI(0) => \cmp_i_i633_i_reg_614[0]_i_6_n_9\,
      O(3 downto 0) => \NLW_cmp_i_i633_i_reg_614_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp_i_i633_i_reg_614[0]_i_7_n_9\,
      S(2) => \cmp_i_i633_i_reg_614[0]_i_8_n_9\,
      S(1) => \cmp_i_i633_i_reg_614[0]_i_9_n_9\,
      S(0) => \cmp_i_i633_i_reg_614[0]_i_10_n_9\
    );
\cmp_i_i633_i_reg_614_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp_i_i633_i_reg_614_reg[0]_i_2_n_9\,
      CO(2) => \cmp_i_i633_i_reg_614_reg[0]_i_2_n_10\,
      CO(1) => \cmp_i_i633_i_reg_614_reg[0]_i_2_n_11\,
      CO(0) => \cmp_i_i633_i_reg_614_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3) => \cmp_i_i633_i_reg_614[0]_i_11_n_9\,
      DI(2) => \cmp_i_i633_i_reg_614[0]_i_12_n_9\,
      DI(1) => \cmp_i_i633_i_reg_614[0]_i_13_n_9\,
      DI(0) => \cmp_i_i633_i_reg_614[0]_i_14_n_9\,
      O(3 downto 0) => \NLW_cmp_i_i633_i_reg_614_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp_i_i633_i_reg_614[0]_i_15_n_9\,
      S(2) => \cmp_i_i633_i_reg_614[0]_i_16_n_9\,
      S(1) => \cmp_i_i633_i_reg_614[0]_i_17_n_9\,
      S(0) => \cmp_i_i633_i_reg_614[0]_i_18_n_9\
    );
grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(1),
      I2 => \^height_reg_73_reg[13]\(0),
      I3 => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_0\
    );
grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop
     port map (
      ADDRARDADDR(11 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1(11 downto 0),
      CO(0) => \width_reg_68_reg[14]\(0),
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => \^q\(0),
      address1(11 downto 0) => buf_address1(11 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1_reg_0 => \^ap_enable_reg_pp0_iter1_reg\,
      ap_enable_reg_pp0_iter1_reg_1 => \^grp_xfsobelfilter3x3_pipeline_clear_row_loop_fu_168_ap_start_reg\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_ln354_fu_114_p2_carry__0_0\(15 downto 0) => \icmp_ln225_reg_682_reg[0]\(15 downto 0),
      in_mat_data_empty_n => in_mat_data_empty_n,
      ram_reg_2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_14,
      we1 => buf_we1,
      \zext_ln360_reg_146_reg[11]_0\(11 downto 0) => buf_1_address1(11 downto 0)
    );
grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0,
      Q => \^grp_xfsobelfilter3x3_pipeline_clear_row_loop_fu_168_ap_start_reg\,
      R => ap_rst_n_inv
    );
grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop
     port map (
      CO(0) => CO(0),
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => ap_block_pp0_stage0_subdone_0,
      \GradientValuesX_fu_72_reg[15]\ => \^grp_xfsobelfilter3x3_pipeline_vitis_loop_432_2_fu_205_ap_start_reg\,
      \GradientValuesX_fu_72_reg[15]_0\ => \^ap_loop_init_int\,
      \GradientValuesX_reg_735_reg[14]_0\ => \GradientValuesX_reg_735_reg[14]\,
      \GradientValuesX_reg_735_reg[14]_1\ => \GradientValuesX_reg_735_reg[14]_0\,
      \GradientValuesX_reg_735_reg[14]_2\ => \GradientValuesX_reg_735_reg[14]_1\,
      \GradientValuesX_reg_735_reg[14]_3\ => \GradientValuesX_reg_735_reg[14]_2\,
      \GradientValuesX_reg_735_reg[15]_0\(11 downto 0) => D(11 downto 0),
      \GradientValuesY_reg_740_reg[15]_0\(15 downto 0) => \GradientValuesY_reg_740_reg[15]\(15 downto 0),
      \P0_fu_118_reg[10]_0\(10 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(10 downto 0),
      \P0_fu_118_reg[11]_0\ => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_73,
      \P0_fu_118_reg[12]_0\ => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_85,
      \P0_fu_118_reg[13]_0\ => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_86,
      \P0_fu_118_reg[14]_0\ => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_87,
      \P0_fu_118_reg[15]_0\ => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_88,
      \P0_fu_118_reg[15]_1\(15 downto 0) => GradientValuesX_0_fu_86(15 downto 0),
      \P1_fu_122_reg[15]_0\(15 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out(15 downto 0),
      \P1_fu_122_reg[15]_1\(15 downto 0) => GradientValuesY_0_fu_90(15 downto 0),
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state3,
      \SRL_SIG_reg[0][15]\(15 downto 0) => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(15 downto 0),
      \SRL_SIG_reg[0][15]_0\(15 downto 0) => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(15 downto 0),
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1][0]\(1),
      WEA(0) => buf_ce1,
      \ap_CS_fsm_reg[5]\ => \row_ind_fu_66[12]_i_2_n_9\,
      ap_ce_reg_reg => \^cmp_i_i633_i_reg_614_reg[0]_0\,
      ap_clk => ap_clk,
      ap_done_cache_1 => ap_done_cache_1,
      ap_done_cache_reg => ap_done_cache_reg_0,
      ap_enable_reg_pp0_iter1_reg_0 => \^grp_xfsobelfilter3x3_pipeline_col_loop_fu_177_ap_start_reg\,
      ap_enable_reg_pp0_iter2_reg_0 => buf_ce0,
      \ap_loop_exit_ready_pp0_iter5_reg_reg__0_0\ => ap_loop_exit_ready_pp0_iter5_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bottom_1_reg_599_reg[1]\(0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_we1,
      buf_1_we1 => buf_1_we1,
      ce0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_ce0,
      \col_1_reg_674_pp0_iter1_reg_reg[11]_0\(11 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0(11 downto 0),
      \col_1_reg_674_reg[11]_0\(11 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1(11 downto 0),
      empty_n_reg => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_14,
      grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg => \^grp_xfsobelfilter3x3_pipeline_clear_row_loop_fu_168_ap_start_reg\,
      \icmp_ln225_reg_682_reg[0]_0\(15 downto 0) => \icmp_ln225_reg_682_reg[0]\(15 downto 0),
      in_mat_data_empty_n => in_mat_data_empty_n,
      k_fu_80(1 downto 0) => k_fu_80(4 downto 3),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n,
      pop => pop,
      push => push,
      push_0 => push_0,
      push_1 => push_1,
      ram_reg_0 => buf_1_U_n_9,
      ram_reg_2 => \^ap_enable_reg_pp0_iter1_reg\,
      ram_reg_2_0(0) => bottom_fu_82(1),
      ram_reg_2_1(1) => \^trunc_ln311_reg_594_reg[1]_0\(0),
      ram_reg_2_1(0) => trunc_ln311_reg_594(0),
      ram_reg_2_2 => buf_U_n_10,
      ram_reg_2_3 => buf_U_n_35,
      \src_buf1_2_reg_705_reg[23]_0\(23 downto 0) => src_buf1_2_fu_464_p5(23 downto 0),
      \src_buf1_3_reg_723_reg[15]_0\(7 downto 0) => lshr_ln439_fu_563_p2(7 downto 0),
      \src_buf1_fu_106_reg[23]_0\(7 downto 0) => lshr_ln434_fu_281_p2(7 downto 0),
      \src_buf2_2_reg_711_reg[23]_0\(23 downto 0) => src_buf2_2_fu_475_p5(23 downto 0),
      \src_buf2_fu_110_reg[23]_0\(7 downto 0) => lshr_ln435_fu_375_p2(7 downto 0),
      \src_buf3_1_fu_114_reg[23]_0\(7 downto 0) => lshr_ln436_fu_469_p2(7 downto 0),
      \src_buf3_2_reg_717_reg[23]_0\(23 downto 0) => src_buf3_2_fu_486_p5(23 downto 0),
      \src_buf3_3_reg_729_reg[15]_0\(7 downto 0) => lshr_ln441_fu_657_p2(7 downto 0),
      \trunc_ln438_reg_767_reg[0]\ => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_n_16
    );
grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0,
      Q => \^grp_xfsobelfilter3x3_pipeline_col_loop_fu_177_ap_start_reg\,
      R => ap_rst_n_inv
    );
grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2
     port map (
      D(1 downto 0) => ap_NS_fsm(8 downto 7),
      \GradientValuesX_fu_72_reg[10]_0\(10 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(10 downto 0),
      \GradientValuesX_fu_72_reg[11]_0\ => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_73,
      \GradientValuesX_fu_72_reg[12]_0\ => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_85,
      \GradientValuesX_fu_72_reg[13]_0\ => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_86,
      \GradientValuesX_fu_72_reg[14]_0\ => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_87,
      \GradientValuesX_fu_72_reg[15]_0\(15 downto 0) => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(15 downto 0),
      \GradientValuesX_fu_72_reg[15]_1\ => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_88,
      \GradientValuesY_fu_68_reg[0]_0\ => \^grp_xfsobelfilter3x3_pipeline_vitis_loop_432_2_fu_205_ap_start_reg\,
      \GradientValuesY_fu_68_reg[15]_0\(15 downto 0) => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(15 downto 0),
      \GradientValuesY_fu_68_reg[15]_1\(15 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out(15 downto 0),
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => \^q\(2),
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]_0\,
      ap_clk => ap_clk,
      ap_done_cache_2 => ap_done_cache_2,
      ap_done_cache_reg => ap_done_cache_reg_1,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg => \^ap_loop_init_int\,
      ap_loop_init_int_reg_0 => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_n_16,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \i_fu_76_reg[0]_0\ => \i_fu_76_reg[0]\,
      \i_fu_76_reg[1]_0\ => \i_fu_76_reg[1]\,
      k_fu_80(1 downto 0) => k_fu_80(4 downto 3),
      \trunc_ln433_reg_756_reg[7]_0\(7 downto 0) => lshr_ln436_fu_469_p2(7 downto 0),
      \trunc_ln435_reg_745_reg[7]_0\(7 downto 0) => lshr_ln434_fu_281_p2(7 downto 0),
      \trunc_ln436_reg_751_reg[7]_0\(7 downto 0) => lshr_ln435_fu_375_p2(7 downto 0),
      \trunc_ln438_reg_767_reg[7]_0\(7 downto 0) => lshr_ln441_fu_657_p2(7 downto 0),
      \trunc_ln441_reg_762_reg[7]_0\(7 downto 0) => lshr_ln439_fu_563_p2(7 downto 0)
    );
grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0,
      Q => \^grp_xfsobelfilter3x3_pipeline_vitis_loop_432_2_fu_205_ap_start_reg\,
      R => ap_rst_n_inv
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000888880008000"
    )
        port map (
      I0 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
      I1 => \SRL_SIG_reg[1][0]\(1),
      I2 => \^q\(1),
      I3 => \^height_reg_73_reg[13]\(0),
      I4 => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_9_[0]\,
      O => \pop__0\
    );
\mid_1_reg_604[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB88"
    )
        port map (
      I0 => mid_fu_78(0),
      I1 => \tp_1_reg_609[1]_i_2_n_9\,
      I2 => \row_ind_fu_66_reg_n_9_[0]\,
      I3 => \row_ind_fu_66_reg_n_9_[1]\,
      O => mid_1_fu_332_p3(0)
    );
\mid_1_reg_604[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8A3"
    )
        port map (
      I0 => mid_fu_78(1),
      I1 => \row_ind_fu_66_reg_n_9_[0]\,
      I2 => \tp_1_reg_609[1]_i_2_n_9\,
      I3 => \row_ind_fu_66_reg_n_9_[1]\,
      O => mid_1_fu_332_p3(1)
    );
\mid_1_reg_604_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => mid_1_fu_332_p3(0),
      Q => mid_fu_78(0),
      R => '0'
    );
\mid_1_reg_604_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => mid_1_fu_332_p3(1),
      Q => mid_fu_78(1),
      R => '0'
    );
\row_fu_70[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_fu_70_reg(0),
      O => \row_fu_70[0]_i_2_n_9\
    );
\row_fu_70_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[0]_i_1_n_16\,
      Q => row_fu_70_reg(0),
      S => ap_NS_fsm(1)
    );
\row_fu_70_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_fu_70_reg[0]_i_1_n_9\,
      CO(2) => \row_fu_70_reg[0]_i_1_n_10\,
      CO(1) => \row_fu_70_reg[0]_i_1_n_11\,
      CO(0) => \row_fu_70_reg[0]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \row_fu_70_reg[0]_i_1_n_13\,
      O(2) => \row_fu_70_reg[0]_i_1_n_14\,
      O(1) => \row_fu_70_reg[0]_i_1_n_15\,
      O(0) => \row_fu_70_reg[0]_i_1_n_16\,
      S(3 downto 1) => row_fu_70_reg(3 downto 1),
      S(0) => \row_fu_70[0]_i_2_n_9\
    );
\row_fu_70_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[8]_i_1_n_14\,
      Q => row_fu_70_reg(10),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[8]_i_1_n_13\,
      Q => row_fu_70_reg(11),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[12]_i_1_n_16\,
      Q => row_fu_70_reg(12),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_70_reg[8]_i_1_n_9\,
      CO(3 downto 0) => \NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \row_fu_70_reg[12]_i_1_n_16\,
      S(3 downto 1) => B"000",
      S(0) => row_fu_70_reg(12)
    );
\row_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[0]_i_1_n_15\,
      Q => row_fu_70_reg(1),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[0]_i_1_n_14\,
      Q => row_fu_70_reg(2),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[0]_i_1_n_13\,
      Q => row_fu_70_reg(3),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[4]_i_1_n_16\,
      Q => row_fu_70_reg(4),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_70_reg[0]_i_1_n_9\,
      CO(3) => \row_fu_70_reg[4]_i_1_n_9\,
      CO(2) => \row_fu_70_reg[4]_i_1_n_10\,
      CO(1) => \row_fu_70_reg[4]_i_1_n_11\,
      CO(0) => \row_fu_70_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_fu_70_reg[4]_i_1_n_13\,
      O(2) => \row_fu_70_reg[4]_i_1_n_14\,
      O(1) => \row_fu_70_reg[4]_i_1_n_15\,
      O(0) => \row_fu_70_reg[4]_i_1_n_16\,
      S(3 downto 0) => row_fu_70_reg(7 downto 4)
    );
\row_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[4]_i_1_n_15\,
      Q => row_fu_70_reg(5),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[4]_i_1_n_14\,
      Q => row_fu_70_reg(6),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[4]_i_1_n_13\,
      Q => row_fu_70_reg(7),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[8]_i_1_n_16\,
      Q => row_fu_70_reg(8),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_70_reg[4]_i_1_n_9\,
      CO(3) => \row_fu_70_reg[8]_i_1_n_9\,
      CO(2) => \row_fu_70_reg[8]_i_1_n_10\,
      CO(1) => \row_fu_70_reg[8]_i_1_n_11\,
      CO(0) => \row_fu_70_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_fu_70_reg[8]_i_1_n_13\,
      O(2) => \row_fu_70_reg[8]_i_1_n_14\,
      O(1) => \row_fu_70_reg[8]_i_1_n_15\,
      O(0) => \row_fu_70_reg[8]_i_1_n_16\,
      S(3 downto 0) => row_fu_70_reg(11 downto 8)
    );
\row_fu_70_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[8]_i_1_n_15\,
      Q => row_fu_70_reg(9),
      R => ap_NS_fsm(1)
    );
\row_ind_fu_66[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_ind_fu_66_reg_n_9_[0]\,
      O => row_ind_1_fu_378_p2(0)
    );
\row_ind_fu_66[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_9_[0]\,
      I2 => \row_ind_fu_66[12]_i_4_n_9\,
      I3 => row_ind_1_fu_378_p2(1),
      I4 => \row_ind_fu_66[12]_i_2_n_9\,
      I5 => \row_ind_fu_66[12]_i_5_n_9\,
      O => row_ind_fu_660_in(12)
    );
\row_ind_fu_66[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^height_reg_73_reg[13]\(0),
      O => \row_ind_fu_66[12]_i_2_n_9\
    );
\row_ind_fu_66[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => row_ind_1_fu_378_p2(4),
      I1 => row_ind_1_fu_378_p2(5),
      I2 => row_ind_1_fu_378_p2(2),
      I3 => row_ind_1_fu_378_p2(3),
      I4 => row_ind_1_fu_378_p2(7),
      I5 => row_ind_1_fu_378_p2(6),
      O => \row_ind_fu_66[12]_i_4_n_9\
    );
\row_ind_fu_66[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => row_ind_1_fu_378_p2(10),
      I1 => row_ind_1_fu_378_p2(11),
      I2 => row_ind_1_fu_378_p2(8),
      I3 => row_ind_1_fu_378_p2(9),
      I4 => \row_ind_fu_66_reg_n_9_[0]\,
      I5 => row_ind_1_fu_378_p2(12),
      O => \row_ind_fu_66[12]_i_5_n_9\
    );
\row_ind_fu_66[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3A0AFA0A"
    )
        port map (
      I0 => \row_ind_fu_66_reg_n_9_[1]\,
      I1 => \row_ind_fu_66[12]_i_5_n_9\,
      I2 => \row_ind_fu_66[12]_i_2_n_9\,
      I3 => row_ind_1_fu_378_p2(1),
      I4 => \row_ind_fu_66[12]_i_4_n_9\,
      I5 => ap_NS_fsm(1),
      O => \row_ind_fu_66[1]_i_1_n_9\
    );
\row_ind_fu_66_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(0),
      Q => \row_ind_fu_66_reg_n_9_[0]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(10),
      Q => \row_ind_fu_66_reg_n_9_[10]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(11),
      Q => \row_ind_fu_66_reg_n_9_[11]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(12),
      Q => \row_ind_fu_66_reg_n_9_[12]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_ind_fu_66_reg[8]_i_1_n_9\,
      CO(3) => \NLW_row_ind_fu_66_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \row_ind_fu_66_reg[12]_i_3_n_10\,
      CO(1) => \row_ind_fu_66_reg[12]_i_3_n_11\,
      CO(0) => \row_ind_fu_66_reg[12]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_1_fu_378_p2(12 downto 9),
      S(3) => \row_ind_fu_66_reg_n_9_[12]\,
      S(2) => \row_ind_fu_66_reg_n_9_[11]\,
      S(1) => \row_ind_fu_66_reg_n_9_[10]\,
      S(0) => \row_ind_fu_66_reg_n_9_[9]\
    );
\row_ind_fu_66_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_fu_66[1]_i_1_n_9\,
      Q => \row_ind_fu_66_reg_n_9_[1]\,
      R => '0'
    );
\row_ind_fu_66_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(2),
      Q => \row_ind_fu_66_reg_n_9_[2]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(3),
      Q => \row_ind_fu_66_reg_n_9_[3]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(4),
      Q => \row_ind_fu_66_reg_n_9_[4]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_ind_fu_66_reg[4]_i_1_n_9\,
      CO(2) => \row_ind_fu_66_reg[4]_i_1_n_10\,
      CO(1) => \row_ind_fu_66_reg[4]_i_1_n_11\,
      CO(0) => \row_ind_fu_66_reg[4]_i_1_n_12\,
      CYINIT => \row_ind_fu_66_reg_n_9_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_1_fu_378_p2(4 downto 1),
      S(3) => \row_ind_fu_66_reg_n_9_[4]\,
      S(2) => \row_ind_fu_66_reg_n_9_[3]\,
      S(1) => \row_ind_fu_66_reg_n_9_[2]\,
      S(0) => \row_ind_fu_66_reg_n_9_[1]\
    );
\row_ind_fu_66_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(5),
      Q => \row_ind_fu_66_reg_n_9_[5]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(6),
      Q => \row_ind_fu_66_reg_n_9_[6]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(7),
      Q => \row_ind_fu_66_reg_n_9_[7]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(8),
      Q => \row_ind_fu_66_reg_n_9_[8]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_ind_fu_66_reg[4]_i_1_n_9\,
      CO(3) => \row_ind_fu_66_reg[8]_i_1_n_9\,
      CO(2) => \row_ind_fu_66_reg[8]_i_1_n_10\,
      CO(1) => \row_ind_fu_66_reg[8]_i_1_n_11\,
      CO(0) => \row_ind_fu_66_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_1_fu_378_p2(8 downto 5),
      S(3) => \row_ind_fu_66_reg_n_9_[8]\,
      S(2) => \row_ind_fu_66_reg_n_9_[7]\,
      S(1) => \row_ind_fu_66_reg_n_9_[6]\,
      S(0) => \row_ind_fu_66_reg_n_9_[5]\
    );
\row_ind_fu_66_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(9),
      Q => \row_ind_fu_66_reg_n_9_[9]\,
      R => row_ind_fu_660_in(12)
    );
\tp_1_reg_609[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8A3"
    )
        port map (
      I0 => tp_fu_74(0),
      I1 => \row_ind_fu_66_reg_n_9_[0]\,
      I2 => \tp_1_reg_609[1]_i_2_n_9\,
      I3 => \row_ind_fu_66_reg_n_9_[1]\,
      O => tp_1_fu_363_p3(0)
    );
\tp_1_reg_609[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB88"
    )
        port map (
      I0 => tp_fu_74(1),
      I1 => \tp_1_reg_609[1]_i_2_n_9\,
      I2 => \row_ind_fu_66_reg_n_9_[1]\,
      I3 => \row_ind_fu_66_reg_n_9_[0]\,
      O => tp_1_fu_363_p3(1)
    );
\tp_1_reg_609[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \row_ind_fu_66_reg_n_9_[12]\,
      I1 => \row_ind_fu_66_reg_n_9_[11]\,
      I2 => \row_ind_fu_66_reg_n_9_[2]\,
      I3 => \tp_1_reg_609[1]_i_3_n_9\,
      I4 => \tp_1_reg_609[1]_i_4_n_9\,
      O => \tp_1_reg_609[1]_i_2_n_9\
    );
\tp_1_reg_609[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \row_ind_fu_66_reg_n_9_[8]\,
      I1 => \row_ind_fu_66_reg_n_9_[7]\,
      I2 => \row_ind_fu_66_reg_n_9_[10]\,
      I3 => \row_ind_fu_66_reg_n_9_[9]\,
      O => \tp_1_reg_609[1]_i_3_n_9\
    );
\tp_1_reg_609[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \row_ind_fu_66_reg_n_9_[4]\,
      I1 => \row_ind_fu_66_reg_n_9_[3]\,
      I2 => \row_ind_fu_66_reg_n_9_[6]\,
      I3 => \row_ind_fu_66_reg_n_9_[5]\,
      O => \tp_1_reg_609[1]_i_4_n_9\
    );
\tp_1_reg_609_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => tp_1_fu_363_p3(0),
      Q => tp_fu_74(0),
      R => '0'
    );
\tp_1_reg_609_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => tp_1_fu_363_p3(1),
      Q => tp_fu_74(1),
      R => '0'
    );
\trunc_ln311_reg_594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_ind_fu_66_reg_n_9_[0]\,
      Q => trunc_ln311_reg_594(0),
      R => '0'
    );
\trunc_ln311_reg_594_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_ind_fu_66_reg_n_9_[1]\,
      Q => \^trunc_ln311_reg_594_reg[1]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_s is
  port (
    cmp_i_i633_i_reg_614 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln311_reg_594_reg[0]\ : out STD_LOGIC;
    \trunc_ln311_reg_594_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \GradientValuesY_reg_740_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    pop : out STD_LOGIC;
    \pop__0\ : out STD_LOGIC;
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read : out STD_LOGIC;
    push : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    \GradientValuesX_reg_735_reg[14]\ : out STD_LOGIC;
    \GradientValuesX_reg_735_reg[14]_0\ : out STD_LOGIC;
    \GradientValuesX_reg_735_reg[14]_1\ : out STD_LOGIC;
    \GradientValuesX_reg_735_reg[14]_2\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    p_dstgy_data_full_n : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start : in STD_LOGIC;
    in_mat_rows_c_empty_n : in STD_LOGIC;
    in_mat_cols_c_empty_n : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \height_reg_73_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \width_reg_68_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_s : entity is "sobel_accel_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_s";
end sobel_design_sobel_accel_0_0_sobel_accel_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_s is
  signal \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_0 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_done_cache_i_1__0_n_9\ : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_9\ : STD_LOGIC;
  signal ap_done_cache_i_1_n_9 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg : STD_LOGIC;
  signal grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_27 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_28 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_66 : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1_n_9 : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter5_reg\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln225_fu_424_p2\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1_n_9 : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/ap_loop_exit_ready_pp0_iter1_reg\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1_n_9 : STD_LOGIC;
  signal height_reg_73 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal icmp_ln366_fu_235_p2 : STD_LOGIC;
  signal width_reg_68 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read <= \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\;
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
ap_done_cache_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF5100"
    )
        port map (
      I0 => \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2\,
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => in_mat_data_empty_n,
      I3 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I4 => \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      O => ap_done_cache_i_1_n_9
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter5_reg\,
      I1 => \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_block_pp0_stage0_subdone\,
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      O => \ap_done_cache_i_1__0_n_9\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg,
      I1 => \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/ap_loop_exit_ready_pp0_iter1_reg\,
      I2 => \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      O => \ap_done_cache_i_1__1_n_9\
    );
grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s
     port map (
      CO(0) => \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln225_fu_424_p2\,
      D(11 downto 0) => D(11 downto 0),
      E(0) => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      \GradientValuesX_reg_735_reg[14]\ => \GradientValuesX_reg_735_reg[14]\,
      \GradientValuesX_reg_735_reg[14]_0\ => \GradientValuesX_reg_735_reg[14]_0\,
      \GradientValuesX_reg_735_reg[14]_1\ => \GradientValuesX_reg_735_reg[14]_1\,
      \GradientValuesX_reg_735_reg[14]_2\ => \GradientValuesX_reg_735_reg[14]_2\,
      \GradientValuesY_reg_740_reg[15]\(15 downto 0) => \GradientValuesY_reg_740_reg[15]\(15 downto 0),
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => ap_CS_fsm_state2_0,
      \SRL_SIG_reg[1][0]\(1) => ap_CS_fsm_state2,
      \SRL_SIG_reg[1][0]\(0) => \^ap_cs_fsm_reg[0]_0\(0),
      Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready,
      Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
      \ap_CS_fsm_reg[0]_0\(1 downto 0) => ap_NS_fsm(1 downto 0),
      \ap_CS_fsm_reg[4]_0\ => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_66,
      \ap_CS_fsm_reg[8]_0\ => \ap_CS_fsm_reg[8]\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_block_pp0_stage0_subdone_0 => \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_done_cache => \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_1 => \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_2 => \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => ap_done_cache_i_1_n_9,
      ap_done_cache_reg_0 => \ap_done_cache_i_1__0_n_9\,
      ap_done_cache_reg_1 => \ap_done_cache_i_1__1_n_9\,
      ap_enable_reg_pp0_iter1_reg => \^ap_enable_reg_pp0_iter1\,
      ap_loop_exit_ready_pp0_iter1_reg => \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/ap_loop_exit_ready_pp0_iter1_reg\,
      ap_loop_exit_ready_pp0_iter5_reg => \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter5_reg\,
      ap_loop_init_int => \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cmp_i_i633_i_reg_614_reg[0]_0\ => cmp_i_i633_i_reg_614,
      \cmp_i_i633_i_reg_614_reg[0]_1\(15 downto 0) => height_reg_73(15 downto 0),
      d1(23 downto 0) => d1(23 downto 0),
      grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg,
      grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1_n_9,
      grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg,
      grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1_n_9,
      grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg,
      grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0 => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1_n_9,
      \height_reg_73_reg[13]\(0) => icmp_ln366_fu_235_p2,
      \i_fu_76_reg[0]\ => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_28,
      \i_fu_76_reg[1]\ => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_27,
      \icmp_ln225_reg_682_reg[0]\(15 downto 0) => width_reg_68(15 downto 0),
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_data_empty_n => in_mat_data_empty_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n,
      pop => pop,
      \pop__0\ => \pop__0\,
      push => push,
      push_0 => push_0,
      push_1 => push_1,
      ram_reg_2(23 downto 0) => ram_reg_2(23 downto 0),
      ram_reg_2_0(23 downto 0) => ram_reg_2_0(23 downto 0),
      \trunc_ln311_reg_594_reg[0]_0\ => \trunc_ln311_reg_594_reg[0]\,
      \trunc_ln311_reg_594_reg[0]_1\ => \trunc_ln311_reg_594_reg[0]_0\,
      \trunc_ln311_reg_594_reg[1]_0\(0) => Q(0),
      \width_reg_68_reg[14]\(0) => \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2\
    );
grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_66,
      Q => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2_0,
      I1 => \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2\,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => in_mat_data_empty_n,
      I4 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1_n_9
    );
grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFB0B0"
    )
        port map (
      I0 => \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln225_fu_424_p2\,
      I1 => \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_block_pp0_stage0_subdone\,
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I3 => icmp_ln366_fu_235_p2,
      I4 => ap_CS_fsm_state5,
      O => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1_n_9
    );
grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF070"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_28,
      I1 => grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46_n_27,
      I2 => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg,
      I3 => \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      I4 => ap_CS_fsm_state7,
      O => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1_n_9
    );
\height_reg_73[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\(0),
      I1 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
      I2 => in_mat_rows_c_empty_n,
      I3 => in_mat_cols_c_empty_n,
      O => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\
    );
\height_reg_73_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(0),
      Q => height_reg_73(0),
      R => '0'
    );
\height_reg_73_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(10),
      Q => height_reg_73(10),
      R => '0'
    );
\height_reg_73_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(11),
      Q => height_reg_73(11),
      R => '0'
    );
\height_reg_73_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(12),
      Q => height_reg_73(12),
      R => '0'
    );
\height_reg_73_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(13),
      Q => height_reg_73(13),
      R => '0'
    );
\height_reg_73_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(14),
      Q => height_reg_73(14),
      R => '0'
    );
\height_reg_73_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(15),
      Q => height_reg_73(15),
      R => '0'
    );
\height_reg_73_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(1),
      Q => height_reg_73(1),
      R => '0'
    );
\height_reg_73_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(2),
      Q => height_reg_73(2),
      R => '0'
    );
\height_reg_73_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(3),
      Q => height_reg_73(3),
      R => '0'
    );
\height_reg_73_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(4),
      Q => height_reg_73(4),
      R => '0'
    );
\height_reg_73_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(5),
      Q => height_reg_73(5),
      R => '0'
    );
\height_reg_73_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(6),
      Q => height_reg_73(6),
      R => '0'
    );
\height_reg_73_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(7),
      Q => height_reg_73(7),
      R => '0'
    );
\height_reg_73_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(8),
      Q => height_reg_73(8),
      R => '0'
    );
\height_reg_73_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \height_reg_73_reg[15]_0\(9),
      Q => height_reg_73(9),
      R => '0'
    );
\width_reg_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(0),
      Q => width_reg_68(0),
      R => '0'
    );
\width_reg_68_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(10),
      Q => width_reg_68(10),
      R => '0'
    );
\width_reg_68_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(11),
      Q => width_reg_68(11),
      R => '0'
    );
\width_reg_68_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(12),
      Q => width_reg_68(12),
      R => '0'
    );
\width_reg_68_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(13),
      Q => width_reg_68(13),
      R => '0'
    );
\width_reg_68_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(14),
      Q => width_reg_68(14),
      R => '0'
    );
\width_reg_68_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(15),
      Q => width_reg_68(15),
      R => '0'
    );
\width_reg_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(1),
      Q => width_reg_68(1),
      R => '0'
    );
\width_reg_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(2),
      Q => width_reg_68(2),
      R => '0'
    );
\width_reg_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(3),
      Q => width_reg_68(3),
      R => '0'
    );
\width_reg_68_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(4),
      Q => width_reg_68(4),
      R => '0'
    );
\width_reg_68_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(5),
      Q => width_reg_68(5),
      R => '0'
    );
\width_reg_68_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(6),
      Q => width_reg_68(6),
      R => '0'
    );
\width_reg_68_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(7),
      Q => width_reg_68(7),
      R => '0'
    );
\width_reg_68_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(8),
      Q => width_reg_68(8),
      R => '0'
    );
\width_reg_68_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_0_3_16_3_2160_3840_1_false_2_2_2_u0_p_src_mat_cols_read\,
      D => \width_reg_68_reg[15]_0\(9),
      Q => width_reg_68(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel is
  port (
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    img_inp_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_inp_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_inp_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_out_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TVALID : in STD_LOGIC;
    img_inp_TREADY : out STD_LOGIC;
    img_out_TVALID : out STD_LOGIC;
    img_out_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of sobel_design_sobel_accel_0_0_sobel_accel : entity is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of sobel_design_sobel_accel_0_0_sobel_accel : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of sobel_design_sobel_accel_0_0_sobel_accel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of sobel_design_sobel_accel_0_0_sobel_accel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of sobel_design_sobel_accel_0_0_sobel_accel : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel : entity is "sobel_accel";
  attribute hls_module : string;
  attribute hls_module of sobel_design_sobel_accel_0_0_sobel_accel : entity is "yes";
end sobel_design_sobel_accel_0_0_sobel_accel;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel is
  signal \<const0>\ : STD_LOGIC;
  signal Block_entry25_proc_U0_ap_ready : STD_LOGIC;
  signal Block_entry25_proc_U0_ap_return_0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Block_entry25_proc_U0_ap_return_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Block_entry25_proc_U0_n_10 : STD_LOGIC;
  signal Block_entry2_proc_U0_ap_continue : STD_LOGIC;
  signal Block_entry2_proc_U0_ap_return_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry2_proc_U0_ap_return_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry2_proc_U0_ap_return_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_entry2_proc_U0_ap_return_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_entry2_proc_U0_ap_return_4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_entry2_proc_U0_ap_return_5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_entry2_proc_U0_ap_start : STD_LOGIC;
  signal \SRL_SIG_reg[0]_12\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \SRL_SIG_reg[1]_13\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready : STD_LOGIC;
  signal Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start : STD_LOGIC;
  signal Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_12 : STD_LOGIC;
  signal Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_13 : STD_LOGIC;
  signal Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_42 : STD_LOGIC;
  signal Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_46 : STD_LOGIC;
  signal Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_50 : STD_LOGIC;
  signal Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_51 : STD_LOGIC;
  signal Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_52 : STD_LOGIC;
  signal Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_53 : STD_LOGIC;
  signal Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgy_data_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read : STD_LOGIC;
  signal addr : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_19 : STD_LOGIC;
  signal ap_CS_fsm_state2_22 : STD_LOGIC;
  signal ap_CS_fsm_state2_8 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_0 : STD_LOGIC;
  signal ap_return_0_preg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_return_1_preg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_Block_entry2_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_channel_write_dst_1_cols_channel : STD_LOGIC;
  signal ap_sync_channel_write_dst_1_cols_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_dst_1_rows_channel : STD_LOGIC;
  signal ap_sync_channel_write_dst_1_rows_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_in_mat_cols_c17_channel : STD_LOGIC;
  signal ap_sync_channel_write_in_mat_cols_c17_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_in_mat_rows_c16_channel : STD_LOGIC;
  signal ap_sync_channel_write_p_dst_cols_channel : STD_LOGIC;
  signal ap_sync_channel_write_p_dst_cols_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_p_dst_rows_channel : STD_LOGIC;
  signal ap_sync_channel_write_p_dst_rows_channel0 : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_Block_entry25_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Block_entry2_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_channel_write_dst_1_cols_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_dst_1_rows_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_height : STD_LOGIC;
  signal ap_sync_reg_channel_write_imgwidth_reg_n_9 : STD_LOGIC;
  signal ap_sync_reg_channel_write_in_mat_cols_c17_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_in_mat_rows_c16_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_p_dst_cols_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_p_dst_rows_channel_reg_n_9 : STD_LOGIC;
  signal ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axis2xfMat_24_16_2160_3840_1_U0_n_11 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_12 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_13 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_14 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_15 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_16 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_17 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_18 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_19 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_20 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_21 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_22 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_25 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_40 : STD_LOGIC;
  signal cols : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal control_s_axi_U_n_20 : STD_LOGIC;
  signal control_s_axi_U_n_21 : STD_LOGIC;
  signal control_s_axi_U_n_22 : STD_LOGIC;
  signal control_s_axi_U_n_23 : STD_LOGIC;
  signal convertTo_3_0_2160_3840_1_2_2_8_U0_n_10 : STD_LOGIC;
  signal convertTo_3_0_2160_3840_1_2_2_8_U0_n_15 : STD_LOGIC;
  signal convertTo_3_0_2160_3840_1_2_2_8_U0_n_19 : STD_LOGIC;
  signal convertTo_3_0_2160_3840_1_2_2_8_U0_n_23 : STD_LOGIC;
  signal convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read : STD_LOGIC;
  signal dst_1_cols_channel_U_n_56 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_57 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_58 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_59 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_60 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_61 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_62 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_63 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_64 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_65 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_67 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_68 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_69 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_70 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_71 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_72 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_73 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_74 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_75 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_76 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_77 : STD_LOGIC;
  signal dst_1_cols_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal dst_1_cols_channel_empty_n : STD_LOGIC;
  signal dst_1_cols_channel_full_n : STD_LOGIC;
  signal dst_1_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dst_1_data_empty_n : STD_LOGIC;
  signal dst_1_data_full_n : STD_LOGIC;
  signal dst_1_rows_channel_U_n_38 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_39 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_41 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_42 : STD_LOGIC;
  signal dst_1_rows_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal dst_1_rows_channel_empty_n : STD_LOGIC;
  signal dst_1_rows_channel_full_n : STD_LOGIC;
  signal \grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_1_d1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_d1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/cmp_i_i633_i_reg_614\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_d1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/trunc_ln311_reg_594\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0 : STD_LOGIC;
  signal height_U_n_12 : STD_LOGIC;
  signal height_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal height_empty_n : STD_LOGIC;
  signal height_full_n : STD_LOGIC;
  signal i_fu_76_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln100_fu_131_p2 : STD_LOGIC;
  signal icmp_ln74_fu_75_p2 : STD_LOGIC;
  signal icmp_ln75_fu_132_p2 : STD_LOGIC;
  signal icmp_ln75_fu_141_p2 : STD_LOGIC;
  signal img_out_TREADY_int_regslice : STD_LOGIC;
  signal imgwidth_U_n_11 : STD_LOGIC;
  signal imgwidth_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal imgwidth_empty_n : STD_LOGIC;
  signal imgwidth_full_n : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_10 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_11 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_12 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_26 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_27 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_28 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_29 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_30 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_31 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_32 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_33 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_34 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_35 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_36 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_37 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_38 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_39 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_40 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_42 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_45 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_46 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_47 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_48 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_49 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_50 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_51 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_52 : STD_LOGIC;
  signal in_mat_cols_c17_channel_U_n_9 : STD_LOGIC;
  signal in_mat_cols_c17_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_cols_c17_channel_empty_n : STD_LOGIC;
  signal in_mat_cols_c17_channel_full_n : STD_LOGIC;
  signal in_mat_cols_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_cols_c_empty_n : STD_LOGIC;
  signal in_mat_cols_c_full_n : STD_LOGIC;
  signal in_mat_data_U_n_9 : STD_LOGIC;
  signal in_mat_data_empty_n : STD_LOGIC;
  signal in_mat_data_full_n : STD_LOGIC;
  signal in_mat_rows_c16_channel_U_n_26 : STD_LOGIC;
  signal in_mat_rows_c16_channel_U_n_28 : STD_LOGIC;
  signal in_mat_rows_c16_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_rows_c16_channel_empty_n : STD_LOGIC;
  signal in_mat_rows_c16_channel_full_n : STD_LOGIC;
  signal in_mat_rows_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_rows_c_empty_n : STD_LOGIC;
  signal in_mat_rows_c_full_n : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr0_20 : STD_LOGIC;
  signal mOutPtr0_21 : STD_LOGIC;
  signal mOutPtr0_6 : STD_LOGIC;
  signal mOutPtr0_7 : STD_LOGIC;
  signal \mOutPtr0__0\ : STD_LOGIC;
  signal \mOutPtr0__0_17\ : STD_LOGIC;
  signal mOutPtr18_out : STD_LOGIC;
  signal mOutPtr_14 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr_15 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr_reg_9 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_dst_cols_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_dst_cols_channel_empty_n : STD_LOGIC;
  signal p_dst_cols_channel_full_n : STD_LOGIC;
  signal p_dst_data_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_dst_data_empty_n : STD_LOGIC;
  signal p_dst_data_full_n : STD_LOGIC;
  signal p_dst_rows_channel_U_n_13 : STD_LOGIC;
  signal p_dst_rows_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_dst_rows_channel_empty_n : STD_LOGIC;
  signal p_dst_rows_channel_full_n : STD_LOGIC;
  signal p_dstgx_data_U_n_12 : STD_LOGIC;
  signal p_dstgx_data_U_n_13 : STD_LOGIC;
  signal p_dstgx_data_U_n_14 : STD_LOGIC;
  signal p_dstgx_data_U_n_15 : STD_LOGIC;
  signal p_dstgx_data_U_n_16 : STD_LOGIC;
  signal p_dstgx_data_U_n_17 : STD_LOGIC;
  signal p_dstgx_data_U_n_18 : STD_LOGIC;
  signal p_dstgx_data_U_n_19 : STD_LOGIC;
  signal p_dstgx_data_U_n_20 : STD_LOGIC;
  signal p_dstgx_data_U_n_21 : STD_LOGIC;
  signal p_dstgx_data_U_n_22 : STD_LOGIC;
  signal p_dstgx_data_U_n_23 : STD_LOGIC;
  signal p_dstgx_data_U_n_24 : STD_LOGIC;
  signal p_dstgx_data_U_n_25 : STD_LOGIC;
  signal p_dstgx_data_U_n_26 : STD_LOGIC;
  signal p_dstgx_data_U_n_27 : STD_LOGIC;
  signal p_dstgx_data_empty_n : STD_LOGIC;
  signal p_dstgx_data_full_n : STD_LOGIC;
  signal p_dstgy_data_U_n_12 : STD_LOGIC;
  signal p_dstgy_data_U_n_13 : STD_LOGIC;
  signal p_dstgy_data_U_n_14 : STD_LOGIC;
  signal p_dstgy_data_U_n_15 : STD_LOGIC;
  signal p_dstgy_data_U_n_16 : STD_LOGIC;
  signal p_dstgy_data_U_n_17 : STD_LOGIC;
  signal p_dstgy_data_U_n_18 : STD_LOGIC;
  signal p_dstgy_data_U_n_19 : STD_LOGIC;
  signal p_dstgy_data_U_n_20 : STD_LOGIC;
  signal p_dstgy_data_U_n_21 : STD_LOGIC;
  signal p_dstgy_data_U_n_22 : STD_LOGIC;
  signal p_dstgy_data_U_n_23 : STD_LOGIC;
  signal p_dstgy_data_U_n_24 : STD_LOGIC;
  signal p_dstgy_data_U_n_25 : STD_LOGIC;
  signal p_dstgy_data_U_n_26 : STD_LOGIC;
  signal p_dstgy_data_U_n_27 : STD_LOGIC;
  signal p_dstgy_data_U_n_28 : STD_LOGIC;
  signal p_dstgy_data_empty_n : STD_LOGIC;
  signal p_dstgy_data_full_n : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal pop_16 : STD_LOGIC;
  signal \pop__0\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal push_10 : STD_LOGIC;
  signal push_11 : STD_LOGIC;
  signal push_18 : STD_LOGIC;
  signal push_2 : STD_LOGIC;
  signal push_3 : STD_LOGIC;
  signal push_4 : STD_LOGIC;
  signal push_5 : STD_LOGIC;
  signal \push__0\ : STD_LOGIC;
  signal rev_fu_108_p2 : STD_LOGIC;
  signal rows : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shift : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shift_c_U_n_10 : STD_LOGIC;
  signal shift_c_U_n_11 : STD_LOGIC;
  signal shift_c_U_n_12 : STD_LOGIC;
  signal shift_c_U_n_13 : STD_LOGIC;
  signal shift_c_U_n_14 : STD_LOGIC;
  signal shift_c_U_n_15 : STD_LOGIC;
  signal shift_c_U_n_16 : STD_LOGIC;
  signal shift_c_U_n_17 : STD_LOGIC;
  signal shift_c_U_n_18 : STD_LOGIC;
  signal shift_c_U_n_19 : STD_LOGIC;
  signal shift_c_U_n_20 : STD_LOGIC;
  signal shift_c_U_n_21 : STD_LOGIC;
  signal shift_c_U_n_22 : STD_LOGIC;
  signal shift_c_U_n_23 : STD_LOGIC;
  signal shift_c_U_n_24 : STD_LOGIC;
  signal shift_c_U_n_25 : STD_LOGIC;
  signal shift_c_U_n_26 : STD_LOGIC;
  signal shift_c_U_n_27 : STD_LOGIC;
  signal shift_c_U_n_28 : STD_LOGIC;
  signal shift_c_U_n_29 : STD_LOGIC;
  signal shift_c_U_n_30 : STD_LOGIC;
  signal shift_c_U_n_31 : STD_LOGIC;
  signal shift_c_U_n_32 : STD_LOGIC;
  signal shift_c_U_n_33 : STD_LOGIC;
  signal shift_c_U_n_34 : STD_LOGIC;
  signal shift_c_U_n_35 : STD_LOGIC;
  signal shift_c_U_n_36 : STD_LOGIC;
  signal shift_c_U_n_37 : STD_LOGIC;
  signal shift_c_U_n_38 : STD_LOGIC;
  signal shift_c_U_n_39 : STD_LOGIC;
  signal shift_c_U_n_40 : STD_LOGIC;
  signal shift_c_U_n_41 : STD_LOGIC;
  signal shift_c_U_n_42 : STD_LOGIC;
  signal shift_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shift_c_empty_n : STD_LOGIC;
  signal start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal sub13_fu_112_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sub_fu_106_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_10_reg_232 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal trunc_ln105_reg_237 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready : STD_LOGIC;
  signal xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_11 : STD_LOGIC;
  signal xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_12 : STD_LOGIC;
  signal xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_13 : STD_LOGIC;
  signal xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_p_dst_data_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xfMat2axis_8_0_2160_3840_1_U0_ap_done : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_12 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_15 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_19 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_20 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_22 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_23 : STD_LOGIC;
begin
  img_out_TDEST(0) <= \<const0>\;
  img_out_TID(0) <= \<const0>\;
  img_out_TKEEP(0) <= \<const0>\;
  img_out_TSTRB(0) <= \<const0>\;
  img_out_TUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
Block_entry25_proc_U0: entity work.sobel_design_sobel_accel_0_0_sobel_accel_Block_entry25_proc
     port map (
      Block_entry25_proc_U0_ap_ready => Block_entry25_proc_U0_ap_ready,
      Q(11 downto 0) => cols(11 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => Block_entry25_proc_U0_n_10,
      ap_done_reg_reg_1 => imgwidth_U_n_11,
      ap_return_0_preg(11 downto 0) => ap_return_0_preg(11 downto 0),
      ap_return_1_preg(11 downto 0) => ap_return_1_preg(11 downto 0),
      \ap_return_1_preg_reg[11]_0\(11 downto 0) => rows(11 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_entry25_proc_U0_ap_ready => ap_sync_reg_Block_entry25_proc_U0_ap_ready
    );
Block_entry2_proc_U0: entity work.sobel_design_sobel_accel_0_0_sobel_accel_Block_entry2_proc
     port map (
      Block_entry2_proc_U0_ap_continue => Block_entry2_proc_U0_ap_continue,
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      D(31 downto 0) => Block_entry2_proc_U0_ap_return_4(31 downto 0),
      Q(31 downto 0) => rows(31 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_done_reg_reg_0(15 downto 0) => Block_entry2_proc_U0_ap_return_1(15 downto 0),
      ap_done_reg_reg_1(31 downto 0) => Block_entry2_proc_U0_ap_return_2(31 downto 0),
      ap_done_reg_reg_2(31 downto 0) => Block_entry2_proc_U0_ap_return_3(31 downto 0),
      \ap_return_3_preg_reg[31]_0\(31 downto 0) => cols(31 downto 0),
      \ap_return_5_preg_reg[31]_0\(31 downto 0) => Block_entry2_proc_U0_ap_return_5(31 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_Block_entry2_proc_U0_ap_ready => ap_sync_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      if_din(15 downto 0) => Block_entry2_proc_U0_ap_return_0(15 downto 0)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0: entity work.sobel_design_sobel_accel_0_0_sobel_accel_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_s
     port map (
      D(11) => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din(15),
      D(10 downto 0) => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din(10 downto 0),
      \GradientValuesX_reg_735_reg[14]\ => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_50,
      \GradientValuesX_reg_735_reg[14]_0\ => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_51,
      \GradientValuesX_reg_735_reg[14]_1\ => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_52,
      \GradientValuesX_reg_735_reg[14]_2\ => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_53,
      \GradientValuesY_reg_740_reg[15]\(15 downto 0) => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgy_data_din(15 downto 0),
      Q(0) => \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/trunc_ln311_reg_594\(1),
      Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready,
      Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
      Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      \ap_CS_fsm_reg[0]_0\(0) => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_46,
      \ap_CS_fsm_reg[8]\ => p_dstgy_data_U_n_12,
      ap_block_pp0_stage0_subdone => \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp_i_i633_i_reg_614 => \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/cmp_i_i633_i_reg_614\,
      d1(23 downto 0) => \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_d1\(23 downto 0),
      \height_reg_73_reg[15]_0\(15 downto 0) => in_mat_rows_c_dout(15 downto 0),
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_data_empty_n => in_mat_data_empty_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      \mOutPtr_reg[0]\ => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_42,
      \mOutPtr_reg[0]_0\ => in_mat_data_U_n_9,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n,
      pop => pop,
      \pop__0\ => \pop__0\,
      push => push_1,
      push_0 => push,
      push_1 => push_4,
      ram_reg_2(23 downto 0) => \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_1_d1\(23 downto 0),
      ram_reg_2_0(23 downto 0) => \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_d1\(23 downto 0),
      \trunc_ln311_reg_594_reg[0]\ => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_12,
      \trunc_ln311_reg_594_reg[0]_0\ => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_13,
      \width_reg_68_reg[15]_0\(15 downto 0) => in_mat_cols_c_dout(15 downto 0)
    );
ap_sync_reg_Block_entry25_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Block_entry25_proc_U0_n_10,
      Q => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_Block_entry2_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_20,
      Q => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_channel_write_dst_1_cols_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_dst_1_cols_channel,
      Q => ap_sync_reg_channel_write_dst_1_cols_channel,
      R => p_dst_rows_channel_U_n_13
    );
ap_sync_reg_channel_write_dst_1_rows_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_dst_1_rows_channel,
      Q => ap_sync_reg_channel_write_dst_1_rows_channel,
      R => p_dst_rows_channel_U_n_13
    );
ap_sync_reg_channel_write_height_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_21,
      Q => ap_sync_reg_channel_write_height,
      R => '0'
    );
ap_sync_reg_channel_write_imgwidth_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_23,
      Q => ap_sync_reg_channel_write_imgwidth_reg_n_9,
      R => '0'
    );
ap_sync_reg_channel_write_in_mat_cols_c17_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_in_mat_cols_c17_channel,
      Q => ap_sync_reg_channel_write_in_mat_cols_c17_channel,
      R => p_dst_rows_channel_U_n_13
    );
ap_sync_reg_channel_write_in_mat_rows_c16_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_in_mat_rows_c16_channel,
      Q => ap_sync_reg_channel_write_in_mat_rows_c16_channel,
      R => p_dst_rows_channel_U_n_13
    );
ap_sync_reg_channel_write_p_dst_cols_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_p_dst_cols_channel,
      Q => ap_sync_reg_channel_write_p_dst_cols_channel,
      R => p_dst_rows_channel_U_n_13
    );
ap_sync_reg_channel_write_p_dst_rows_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_p_dst_rows_channel,
      Q => ap_sync_reg_channel_write_p_dst_rows_channel_reg_n_9,
      R => p_dst_rows_channel_U_n_13
    );
ap_sync_reg_entry_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => shift_c_U_n_10,
      Q => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      R => '0'
    );
axis2xfMat_24_16_2160_3840_1_U0: entity work.sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_s
     port map (
      \B_V_data_1_state_reg[1]\ => img_inp_TREADY,
      CO(0) => icmp_ln75_fu_141_p2,
      D(11 downto 0) => in_mat_cols_c17_channel_dout(11 downto 0),
      DI(1) => in_mat_cols_c17_channel_U_n_30,
      DI(0) => in_mat_cols_c17_channel_U_n_31,
      Q(5) => axis2xfMat_24_16_2160_3840_1_U0_n_11,
      Q(4) => axis2xfMat_24_16_2160_3840_1_U0_n_12,
      Q(3) => axis2xfMat_24_16_2160_3840_1_U0_n_13,
      Q(2) => axis2xfMat_24_16_2160_3840_1_U0_n_14,
      Q(1) => axis2xfMat_24_16_2160_3840_1_U0_n_15,
      Q(0) => axis2xfMat_24_16_2160_3840_1_U0_n_16,
      S(3) => in_mat_cols_c17_channel_U_n_9,
      S(2) => in_mat_cols_c17_channel_U_n_10,
      S(1) => in_mat_cols_c17_channel_U_n_11,
      S(0) => in_mat_cols_c17_channel_U_n_12,
      addr => addr,
      \ap_CS_fsm_reg[1]_0\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_0\(0) => axis2xfMat_24_16_2160_3840_1_U0_n_25,
      \ap_CS_fsm_reg[1]_1\ => axis2xfMat_24_16_2160_3840_1_U0_n_40,
      \ap_CS_fsm_reg[1]_2\ => in_mat_cols_c17_channel_U_n_40,
      ap_clk => ap_clk,
      ap_loop_init => \grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init\,
      ap_loop_init_int_reg => axis2xfMat_24_16_2160_3840_1_U0_n_17,
      ap_loop_init_int_reg_0 => axis2xfMat_24_16_2160_3840_1_U0_n_18,
      ap_loop_init_int_reg_1 => axis2xfMat_24_16_2160_3840_1_U0_n_19,
      ap_loop_init_int_reg_2 => axis2xfMat_24_16_2160_3840_1_U0_n_20,
      ap_loop_init_int_reg_3 => axis2xfMat_24_16_2160_3840_1_U0_n_21,
      ap_loop_init_int_reg_4 => axis2xfMat_24_16_2160_3840_1_U0_n_22,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_reg_138_reg[23]\(23 downto 0) => axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din(23 downto 0),
      \icmp_ln77_fu_107_p2_carry__0_i_7\(5) => \SRL_SIG_reg[0]_12\(11),
      \icmp_ln77_fu_107_p2_carry__0_i_7\(4) => \SRL_SIG_reg[0]_12\(9),
      \icmp_ln77_fu_107_p2_carry__0_i_7\(3) => \SRL_SIG_reg[0]_12\(7),
      \icmp_ln77_fu_107_p2_carry__0_i_7\(2) => \SRL_SIG_reg[0]_12\(5),
      \icmp_ln77_fu_107_p2_carry__0_i_7\(1) => \SRL_SIG_reg[0]_12\(3),
      \icmp_ln77_fu_107_p2_carry__0_i_7\(0) => \SRL_SIG_reg[0]_12\(1),
      \icmp_ln77_fu_107_p2_carry__0_i_7_0\(5) => \SRL_SIG_reg[1]_13\(11),
      \icmp_ln77_fu_107_p2_carry__0_i_7_0\(4) => \SRL_SIG_reg[1]_13\(9),
      \icmp_ln77_fu_107_p2_carry__0_i_7_0\(3) => \SRL_SIG_reg[1]_13\(7),
      \icmp_ln77_fu_107_p2_carry__0_i_7_0\(2) => \SRL_SIG_reg[1]_13\(5),
      \icmp_ln77_fu_107_p2_carry__0_i_7_0\(1) => \SRL_SIG_reg[1]_13\(3),
      \icmp_ln77_fu_107_p2_carry__0_i_7_0\(0) => \SRL_SIG_reg[1]_13\(1),
      \icmp_ln77_fu_107_p2_carry__1\(3) => in_mat_cols_c17_channel_U_n_26,
      \icmp_ln77_fu_107_p2_carry__1\(2) => in_mat_cols_c17_channel_U_n_27,
      \icmp_ln77_fu_107_p2_carry__1\(1) => in_mat_cols_c17_channel_U_n_28,
      \icmp_ln77_fu_107_p2_carry__1\(0) => in_mat_cols_c17_channel_U_n_29,
      \icmp_ln77_fu_107_p2_carry__2\(3) => in_mat_cols_c17_channel_U_n_32,
      \icmp_ln77_fu_107_p2_carry__2\(2) => in_mat_cols_c17_channel_U_n_33,
      \icmp_ln77_fu_107_p2_carry__2\(1) => in_mat_cols_c17_channel_U_n_34,
      \icmp_ln77_fu_107_p2_carry__2\(0) => in_mat_cols_c17_channel_U_n_35,
      \icmp_ln77_fu_107_p2_carry__2_0\(3) => in_mat_cols_c17_channel_U_n_45,
      \icmp_ln77_fu_107_p2_carry__2_0\(2) => in_mat_cols_c17_channel_U_n_46,
      \icmp_ln77_fu_107_p2_carry__2_0\(1) => in_mat_cols_c17_channel_U_n_47,
      \icmp_ln77_fu_107_p2_carry__2_0\(0) => in_mat_cols_c17_channel_U_n_48,
      img_inp_TDATA(23 downto 0) => img_inp_TDATA(23 downto 0),
      img_inp_TVALID => img_inp_TVALID,
      in_mat_cols_c17_channel_empty_n => in_mat_cols_c17_channel_empty_n,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_data_full_n => in_mat_data_full_n,
      in_mat_rows_c16_channel_empty_n => in_mat_rows_c16_channel_empty_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      \j_02_fu_60_reg[11]\(3) => in_mat_cols_c17_channel_U_n_36,
      \j_02_fu_60_reg[11]\(2) => in_mat_cols_c17_channel_U_n_37,
      \j_02_fu_60_reg[11]\(1) => in_mat_cols_c17_channel_U_n_38,
      \j_02_fu_60_reg[11]\(0) => in_mat_cols_c17_channel_U_n_39,
      \j_02_fu_60_reg[11]_0\(3) => in_mat_cols_c17_channel_U_n_49,
      \j_02_fu_60_reg[11]_0\(2) => in_mat_cols_c17_channel_U_n_50,
      \j_02_fu_60_reg[11]_0\(1) => in_mat_cols_c17_channel_U_n_51,
      \j_02_fu_60_reg[11]_0\(0) => in_mat_cols_c17_channel_U_n_52,
      \out\(11 downto 0) => i_fu_76_reg(11 downto 0),
      push => push_4,
      push_0 => push_3,
      push_1 => push_2,
      \push__0\ => \push__0\,
      start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n => start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => in_mat_rows_c16_channel_U_n_26
    );
control_s_axi_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_control_s_axi
     port map (
      Block_entry25_proc_U0_ap_ready => Block_entry25_proc_U0_ap_ready,
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      Q(0) => xfMat2axis_8_0_2160_3840_1_U0_n_15,
      Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_0 => ap_done_reg_0,
      ap_done_reg_reg => control_s_axi_U_n_20,
      ap_return_0_preg(11 downto 0) => ap_return_0_preg(11 downto 0),
      ap_return_1_preg(11 downto 0) => ap_return_1_preg(11 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => control_s_axi_U_n_21,
      ap_rst_n_1 => control_s_axi_U_n_23,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_channel_write_dst_1_cols_channel => ap_sync_channel_write_dst_1_cols_channel,
      ap_sync_channel_write_dst_1_rows_channel => ap_sync_channel_write_dst_1_rows_channel,
      ap_sync_channel_write_in_mat_cols_c17_channel => ap_sync_channel_write_in_mat_cols_c17_channel,
      ap_sync_channel_write_in_mat_rows_c16_channel => ap_sync_channel_write_in_mat_rows_c16_channel,
      ap_sync_channel_write_p_dst_cols_channel => ap_sync_channel_write_p_dst_cols_channel,
      ap_sync_channel_write_p_dst_rows_channel => ap_sync_channel_write_p_dst_rows_channel,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_entry25_proc_U0_ap_ready => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_dst_1_cols_channel => ap_sync_reg_channel_write_dst_1_cols_channel,
      ap_sync_reg_channel_write_dst_1_rows_channel => ap_sync_reg_channel_write_dst_1_rows_channel,
      ap_sync_reg_channel_write_height => ap_sync_reg_channel_write_height,
      ap_sync_reg_channel_write_height_reg => ap_sync_reg_channel_write_imgwidth_reg_n_9,
      ap_sync_reg_channel_write_in_mat_cols_c17_channel => ap_sync_reg_channel_write_in_mat_cols_c17_channel,
      ap_sync_reg_channel_write_in_mat_rows_c16_channel => ap_sync_reg_channel_write_in_mat_rows_c16_channel,
      ap_sync_reg_channel_write_p_dst_cols_channel => ap_sync_reg_channel_write_p_dst_cols_channel,
      ap_sync_reg_channel_write_p_dst_rows_channel_reg => ap_sync_reg_channel_write_p_dst_rows_channel_reg_n_9,
      cols(31 downto 0) => cols(31 downto 0),
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      dst_1_cols_channel_full_n => dst_1_cols_channel_full_n,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      dst_1_rows_channel_full_n => dst_1_rows_channel_full_n,
      height_full_n => height_full_n,
      imgwidth_full_n => imgwidth_full_n,
      \in\(11 downto 0) => Block_entry25_proc_U0_ap_return_0(11 downto 0),
      in_mat_cols_c17_channel_full_n => in_mat_cols_c17_channel_full_n,
      in_mat_rows_c16_channel_full_n => in_mat_rows_c16_channel_full_n,
      int_ap_idle_reg_0(0) => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_46,
      int_ap_idle_reg_1 => dst_1_cols_channel_U_n_67,
      int_ap_idle_reg_2 => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      int_ap_idle_reg_3(0) => convertTo_3_0_2160_3840_1_2_2_8_U0_n_15,
      int_ap_idle_reg_4(0) => axis2xfMat_24_16_2160_3840_1_U0_n_25,
      int_ap_idle_reg_5 => in_mat_cols_c17_channel_U_n_40,
      int_ap_start_reg_0 => control_s_axi_U_n_22,
      \int_rows_reg[11]_0\(11 downto 0) => Block_entry25_proc_U0_ap_return_1(11 downto 0),
      interrupt => interrupt,
      p_dst_cols_channel_full_n => p_dst_cols_channel_full_n,
      p_dst_rows_channel_empty_n => p_dst_rows_channel_empty_n,
      p_dst_rows_channel_full_n => p_dst_rows_channel_full_n,
      rows(31 downto 0) => rows(31 downto 0),
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      shift(31 downto 0) => shift(31 downto 0),
      xfMat2axis_8_0_2160_3840_1_U0_ap_done => xfMat2axis_8_0_2160_3840_1_U0_ap_done
    );
convertTo_3_0_2160_3840_1_2_2_8_U0: entity work.sobel_design_sobel_accel_0_0_sobel_accel_convertTo_3_0_2160_3840_1_2_2_8
     port map (
      CO(0) => icmp_ln75_fu_132_p2,
      D(31) => shift_c_U_n_11,
      D(30) => shift_c_U_n_12,
      D(29) => shift_c_U_n_13,
      D(28) => shift_c_U_n_14,
      D(27) => shift_c_U_n_15,
      D(26) => shift_c_U_n_16,
      D(25) => shift_c_U_n_17,
      D(24) => shift_c_U_n_18,
      D(23) => shift_c_U_n_19,
      D(22) => shift_c_U_n_20,
      D(21) => shift_c_U_n_21,
      D(20) => shift_c_U_n_22,
      D(19) => shift_c_U_n_23,
      D(18) => shift_c_U_n_24,
      D(17) => shift_c_U_n_25,
      D(16) => shift_c_U_n_26,
      D(15) => shift_c_U_n_27,
      D(14) => shift_c_U_n_28,
      D(13) => shift_c_U_n_29,
      D(12) => shift_c_U_n_30,
      D(11) => shift_c_U_n_31,
      D(10) => shift_c_U_n_32,
      D(9) => shift_c_U_n_33,
      D(8) => shift_c_U_n_34,
      D(7) => shift_c_U_n_35,
      D(6) => shift_c_U_n_36,
      D(5) => shift_c_U_n_37,
      D(4) => shift_c_U_n_38,
      D(3) => shift_c_U_n_39,
      D(2) => shift_c_U_n_40,
      D(1) => shift_c_U_n_41,
      D(0) => shift_c_U_n_42,
      Q(1) => ap_CS_fsm_state2_8,
      Q(0) => convertTo_3_0_2160_3840_1_2_2_8_U0_n_15,
      \ap_CS_fsm_reg[1]_0\ => convertTo_3_0_2160_3840_1_2_2_8_U0_n_23,
      \ap_CS_fsm_reg[2]_0\ => convertTo_3_0_2160_3840_1_2_2_8_U0_n_19,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_p_dst_cols_channel0 => ap_sync_channel_write_p_dst_cols_channel0,
      ap_sync_channel_write_p_dst_rows_channel0 => ap_sync_channel_write_p_dst_rows_channel0,
      \buf_reg_227_reg[15]\(15 downto 0) => p_dst_data_dout(15 downto 0),
      convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read => convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read,
      dst_1_data_full_n => dst_1_data_full_n,
      \height_reg_165_reg[15]_0\(15 downto 0) => p_dst_rows_channel_dout(15 downto 0),
      if_dout(31 downto 0) => shift_c_dout(31 downto 0),
      mOutPtr(0) => mOutPtr(0),
      mOutPtr0 => mOutPtr0_7,
      mOutPtr0_0 => mOutPtr0_6,
      mOutPtr0_1 => mOutPtr0,
      mOutPtr18_out => mOutPtr18_out,
      \out\(15 downto 0) => p_dst_cols_channel_dout(15 downto 0),
      p_dst_cols_channel_empty_n => p_dst_cols_channel_empty_n,
      p_dst_data_empty_n => p_dst_data_empty_n,
      p_dst_rows_channel_empty_n => p_dst_rows_channel_empty_n,
      push => push_5,
      push_2 => push_18,
      rev_fu_108_p2 => rev_fu_108_p2,
      shift_c_empty_n => shift_c_empty_n,
      \tmp_10_reg_232_reg[3]\ => convertTo_3_0_2160_3840_1_2_2_8_U0_n_10,
      \tmp_10_reg_232_reg[6]\(2 downto 0) => tmp_10_reg_232(6 downto 4),
      trunc_ln105_reg_237(7 downto 0) => trunc_ln105_reg_237(7 downto 0)
    );
dst_1_cols_channel_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      D(31 downto 0) => sub_fu_106_p2(31 downto 0),
      DI(1) => dst_1_cols_channel_U_n_56,
      DI(0) => dst_1_cols_channel_U_n_57,
      S(1) => dst_1_cols_channel_U_n_68,
      S(0) => dst_1_cols_channel_U_n_69,
      ap_clk => ap_clk,
      ap_clk_0(3) => dst_1_cols_channel_U_n_58,
      ap_clk_0(2) => dst_1_cols_channel_U_n_59,
      ap_clk_0(1) => dst_1_cols_channel_U_n_60,
      ap_clk_0(0) => dst_1_cols_channel_U_n_61,
      ap_clk_1(3) => dst_1_cols_channel_U_n_62,
      ap_clk_1(2) => dst_1_cols_channel_U_n_63,
      ap_clk_1(1) => dst_1_cols_channel_U_n_64,
      ap_clk_1(0) => dst_1_cols_channel_U_n_65,
      ap_clk_2(3) => dst_1_cols_channel_U_n_70,
      ap_clk_2(2) => dst_1_cols_channel_U_n_71,
      ap_clk_2(1) => dst_1_cols_channel_U_n_72,
      ap_clk_2(0) => dst_1_cols_channel_U_n_73,
      ap_clk_3(3) => dst_1_cols_channel_U_n_74,
      ap_clk_3(2) => dst_1_cols_channel_U_n_75,
      ap_clk_3(1) => dst_1_cols_channel_U_n_76,
      ap_clk_3(0) => dst_1_cols_channel_U_n_77,
      ap_done_reg => ap_done_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_dst_1_cols_channel0 => ap_sync_channel_write_dst_1_cols_channel0,
      ap_sync_reg_channel_write_dst_1_cols_channel => ap_sync_reg_channel_write_dst_1_cols_channel,
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      dst_1_cols_channel_full_n => dst_1_cols_channel_full_n,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      empty_n_reg_0 => dst_1_cols_channel_U_n_67,
      \in\(31 downto 0) => Block_entry2_proc_U0_ap_return_3(31 downto 0),
      in_mat_rows_c16_channel_empty_n => in_mat_rows_c16_channel_empty_n,
      int_ap_idle_reg => in_mat_cols_c17_channel_U_n_42,
      mOutPtr0 => mOutPtr0_20,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_reg(0),
      \mOutPtr_reg[0]_1\ => xfMat2axis_8_0_2160_3840_1_U0_n_22,
      \mOutPtr_reg[2]_0\ => xfMat2axis_8_0_2160_3840_1_U0_n_23,
      \out\(11 downto 0) => dst_1_cols_channel_dout(11 downto 0),
      p_dst_cols_channel_empty_n => p_dst_cols_channel_empty_n,
      xfMat2axis_8_0_2160_3840_1_U0_ap_done => xfMat2axis_8_0_2160_3840_1_U0_ap_done
    );
dst_1_data_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S
     port map (
      D(7 downto 0) => dst_1_data_dout(7 downto 0),
      Q(0) => ap_CS_fsm_state3,
      \SRL_SIG_reg[0][0]\(2 downto 0) => tmp_10_reg_232(6 downto 4),
      \SRL_SIG_reg[0][0]_0\ => convertTo_3_0_2160_3840_1_2_2_8_U0_n_10,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1\,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_1_data_empty_n => dst_1_data_empty_n,
      dst_1_data_full_n => dst_1_data_full_n,
      img_out_TREADY_int_regslice => img_out_TREADY_int_regslice,
      push => push_5,
      trunc_ln105_reg_237(7 downto 0) => trunc_ln105_reg_237(7 downto 0),
      xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read => xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read
    );
dst_1_rows_channel_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_0
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      CO(0) => xfMat2axis_8_0_2160_3840_1_U0_n_12,
      D(11 downto 0) => sub13_fu_112_p2(11 downto 0),
      DI(1) => dst_1_rows_channel_U_n_38,
      DI(0) => dst_1_rows_channel_U_n_39,
      Q(0) => ap_CS_fsm_state2_22,
      S(1) => dst_1_rows_channel_U_n_41,
      S(0) => dst_1_rows_channel_U_n_42,
      \ap_CS_fsm[3]_i_11\(0) => icmp_ln100_fu_131_p2,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_dst_1_rows_channel0 => ap_sync_channel_write_dst_1_rows_channel0,
      ap_sync_reg_channel_write_dst_1_rows_channel => ap_sync_reg_channel_write_dst_1_rows_channel,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      dst_1_rows_channel_full_n => dst_1_rows_channel_full_n,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      \in\(31 downto 0) => Block_entry2_proc_U0_ap_return_2(31 downto 0),
      mOutPtr0 => mOutPtr0_21,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_reg_9(0),
      \mOutPtr_reg[0]_1\ => xfMat2axis_8_0_2160_3840_1_U0_n_19,
      \mOutPtr_reg[2]_0\ => xfMat2axis_8_0_2160_3840_1_U0_n_20,
      \out\(11 downto 0) => dst_1_rows_channel_dout(11 downto 0),
      xfMat2axis_8_0_2160_3840_1_U0_ap_done => xfMat2axis_8_0_2160_3840_1_U0_ap_done
    );
height_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S
     port map (
      CO(0) => icmp_ln74_fu_75_p2,
      Q(1) => ap_CS_fsm_state2_19,
      Q(0) => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_11,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_Block_entry25_proc_U0_ap_ready => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      ap_sync_reg_channel_write_height => ap_sync_reg_channel_write_height,
      empty_n_reg_0 => height_U_n_12,
      height_empty_n => height_empty_n,
      height_full_n => height_full_n,
      imgwidth_empty_n => imgwidth_empty_n,
      \in\(11 downto 0) => Block_entry25_proc_U0_ap_return_1(11 downto 0),
      \mOutPtr0__0\ => \mOutPtr0__0_17\,
      \out\(11 downto 0) => height_dout(11 downto 0),
      push => push_10,
      xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready
    );
imgwidth_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w12_d4_S_1
     port map (
      CO(0) => icmp_ln74_fu_75_p2,
      Q(0) => ap_CS_fsm_state2_19,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg => ap_sync_reg_channel_write_imgwidth_reg_n_9,
      ap_done_reg_reg_0 => control_s_axi_U_n_22,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => imgwidth_U_n_11,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_Block_entry25_proc_U0_ap_ready => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      ap_sync_reg_channel_write_height => ap_sync_reg_channel_write_height,
      height_full_n => height_full_n,
      imgwidth_empty_n => imgwidth_empty_n,
      imgwidth_full_n => imgwidth_full_n,
      \in\(11 downto 0) => Block_entry25_proc_U0_ap_return_0(11 downto 0),
      \mOutPtr0__0\ => \mOutPtr0__0\,
      \out\(11 downto 0) => imgwidth_dout(11 downto 0),
      push => push_11,
      xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready
    );
in_mat_cols_c17_channel_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      CO(0) => icmp_ln75_fu_141_p2,
      D(15 downto 0) => in_mat_cols_c17_channel_dout(15 downto 0),
      DI(1) => in_mat_cols_c17_channel_U_n_30,
      DI(0) => in_mat_cols_c17_channel_U_n_31,
      Q(5) => \SRL_SIG_reg[1]_13\(11),
      Q(4) => \SRL_SIG_reg[1]_13\(9),
      Q(3) => \SRL_SIG_reg[1]_13\(7),
      Q(2) => \SRL_SIG_reg[1]_13\(5),
      Q(1) => \SRL_SIG_reg[1]_13\(3),
      Q(0) => \SRL_SIG_reg[1]_13\(1),
      S(3) => in_mat_cols_c17_channel_U_n_9,
      S(2) => in_mat_cols_c17_channel_U_n_10,
      S(1) => in_mat_cols_c17_channel_U_n_11,
      S(0) => in_mat_cols_c17_channel_U_n_12,
      \SRL_SIG_reg[0][11]\(5) => \SRL_SIG_reg[0]_12\(11),
      \SRL_SIG_reg[0][11]\(4) => \SRL_SIG_reg[0]_12\(9),
      \SRL_SIG_reg[0][11]\(3) => \SRL_SIG_reg[0]_12\(7),
      \SRL_SIG_reg[0][11]\(2) => \SRL_SIG_reg[0]_12\(5),
      \SRL_SIG_reg[0][11]\(1) => \SRL_SIG_reg[0]_12\(3),
      \SRL_SIG_reg[0][11]\(0) => \SRL_SIG_reg[0]_12\(1),
      \SRL_SIG_reg[0][14]\(3) => in_mat_cols_c17_channel_U_n_26,
      \SRL_SIG_reg[0][14]\(2) => in_mat_cols_c17_channel_U_n_27,
      \SRL_SIG_reg[0][14]\(1) => in_mat_cols_c17_channel_U_n_28,
      \SRL_SIG_reg[0][14]\(0) => in_mat_cols_c17_channel_U_n_29,
      \SRL_SIG_reg[0][22]\(3) => in_mat_cols_c17_channel_U_n_45,
      \SRL_SIG_reg[0][22]\(2) => in_mat_cols_c17_channel_U_n_46,
      \SRL_SIG_reg[0][22]\(1) => in_mat_cols_c17_channel_U_n_47,
      \SRL_SIG_reg[0][22]\(0) => in_mat_cols_c17_channel_U_n_48,
      \SRL_SIG_reg[0][30]\(3) => in_mat_cols_c17_channel_U_n_36,
      \SRL_SIG_reg[0][30]\(2) => in_mat_cols_c17_channel_U_n_37,
      \SRL_SIG_reg[0][30]\(1) => in_mat_cols_c17_channel_U_n_38,
      \SRL_SIG_reg[0][30]\(0) => in_mat_cols_c17_channel_U_n_39,
      \SRL_SIG_reg[0][30]_0\(3) => in_mat_cols_c17_channel_U_n_49,
      \SRL_SIG_reg[0][30]_0\(2) => in_mat_cols_c17_channel_U_n_50,
      \SRL_SIG_reg[0][30]_0\(1) => in_mat_cols_c17_channel_U_n_51,
      \SRL_SIG_reg[0][30]_0\(0) => in_mat_cols_c17_channel_U_n_52,
      \SRL_SIG_reg[1][22]\(3) => in_mat_cols_c17_channel_U_n_32,
      \SRL_SIG_reg[1][22]\(2) => in_mat_cols_c17_channel_U_n_33,
      \SRL_SIG_reg[1][22]\(1) => in_mat_cols_c17_channel_U_n_34,
      \SRL_SIG_reg[1][22]\(0) => in_mat_cols_c17_channel_U_n_35,
      addr => addr,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_loop_init => \grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init\,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_in_mat_cols_c17_channel0 => ap_sync_channel_write_in_mat_cols_c17_channel0,
      ap_sync_reg_channel_write_in_mat_cols_c17_channel => ap_sync_reg_channel_write_in_mat_cols_c17_channel,
      empty_n_reg_0 => in_mat_cols_c17_channel_U_n_40,
      empty_n_reg_1 => in_mat_cols_c17_channel_U_n_42,
      full_n_reg_0 => axis2xfMat_24_16_2160_3840_1_U0_n_40,
      height_empty_n => height_empty_n,
      icmp_ln77_fu_107_p2_carry => axis2xfMat_24_16_2160_3840_1_U0_n_17,
      icmp_ln77_fu_107_p2_carry_0 => axis2xfMat_24_16_2160_3840_1_U0_n_18,
      icmp_ln77_fu_107_p2_carry_1 => axis2xfMat_24_16_2160_3840_1_U0_n_19,
      icmp_ln77_fu_107_p2_carry_2 => axis2xfMat_24_16_2160_3840_1_U0_n_20,
      \icmp_ln77_fu_107_p2_carry__0\(5) => axis2xfMat_24_16_2160_3840_1_U0_n_11,
      \icmp_ln77_fu_107_p2_carry__0\(4) => axis2xfMat_24_16_2160_3840_1_U0_n_12,
      \icmp_ln77_fu_107_p2_carry__0\(3) => axis2xfMat_24_16_2160_3840_1_U0_n_13,
      \icmp_ln77_fu_107_p2_carry__0\(2) => axis2xfMat_24_16_2160_3840_1_U0_n_14,
      \icmp_ln77_fu_107_p2_carry__0\(1) => axis2xfMat_24_16_2160_3840_1_U0_n_15,
      \icmp_ln77_fu_107_p2_carry__0\(0) => axis2xfMat_24_16_2160_3840_1_U0_n_16,
      \icmp_ln77_fu_107_p2_carry__0_0\ => axis2xfMat_24_16_2160_3840_1_U0_n_21,
      \icmp_ln77_fu_107_p2_carry__0_1\ => axis2xfMat_24_16_2160_3840_1_U0_n_22,
      if_din(31 downto 0) => Block_entry2_proc_U0_ap_return_5(31 downto 0),
      imgwidth_empty_n => imgwidth_empty_n,
      in_mat_cols_c17_channel_empty_n => in_mat_cols_c17_channel_empty_n,
      in_mat_cols_c17_channel_full_n => in_mat_cols_c17_channel_full_n,
      in_mat_rows_c16_channel_empty_n => in_mat_rows_c16_channel_empty_n,
      int_ap_idle_i_5(0) => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_11,
      \mOutPtr_reg[1]_0\(0) => ap_CS_fsm_state2,
      start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n => start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n,
      start_once_reg => start_once_reg
    );
in_mat_cols_c_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_2
     port map (
      \SRL_SIG_reg[1][15]\(15 downto 0) => in_mat_cols_c_dout(15 downto 0),
      Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
      Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(15 downto 0) => in_mat_cols_c17_channel_dout(15 downto 0),
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      \mOutPtr_reg[0]_0\(0) => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_46,
      push => push_2
    );
in_mat_data_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S
     port map (
      D(23 downto 0) => axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din(23 downto 0),
      Q(0) => \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/trunc_ln311_reg_594\(1),
      ap_block_pp0_stage0_subdone => \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1\,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp_i_i633_i_reg_614 => \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/cmp_i_i633_i_reg_614\,
      \cmp_i_i633_i_reg_614_reg[0]\(23 downto 0) => \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_d1\(23 downto 0),
      d1(23 downto 0) => \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_d1\(23 downto 0),
      in_mat_data_empty_n => in_mat_data_empty_n,
      in_mat_data_full_n => in_mat_data_full_n,
      \mOutPtr_reg[0]_0\ => in_mat_data_U_n_9,
      \mOutPtr_reg[0]_1\ => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_42,
      \mOutPtr_reg[1]_0\(23 downto 0) => \grp_xFSobelFilter3x3_16_3_2160_3840_3_16_4_1_2_2_2_10_6_3840_false_s_fu_46/buf_1_d1\(23 downto 0),
      pop => pop,
      push => push_4,
      ram_reg_2 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_12,
      ram_reg_2_0 => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_13
    );
in_mat_rows_c16_channel_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_3
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      CO(0) => icmp_ln75_fu_141_p2,
      D(15 downto 0) => in_mat_rows_c16_channel_dout(15 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_in_mat_rows_c16_channel => ap_sync_reg_channel_write_in_mat_rows_c16_channel,
      ap_sync_reg_channel_write_in_mat_rows_c16_channel_reg => in_mat_rows_c16_channel_U_n_28,
      ap_sync_reg_channel_write_p_dst_cols_channel => ap_sync_reg_channel_write_p_dst_cols_channel,
      empty_n_reg_0 => in_mat_rows_c16_channel_U_n_26,
      full_n_reg_0 => axis2xfMat_24_16_2160_3840_1_U0_n_40,
      if_din(31 downto 0) => Block_entry2_proc_U0_ap_return_4(31 downto 0),
      in_mat_cols_c17_channel_empty_n => in_mat_cols_c17_channel_empty_n,
      in_mat_rows_c16_channel_empty_n => in_mat_rows_c16_channel_empty_n,
      in_mat_rows_c16_channel_full_n => in_mat_rows_c16_channel_full_n,
      \out\(11 downto 0) => i_fu_76_reg(11 downto 0),
      p_dst_cols_channel_full_n => p_dst_cols_channel_full_n,
      start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n => start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg(0) => ap_CS_fsm_state2
    );
in_mat_rows_c_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_4
     port map (
      \SRL_SIG_reg[1][15]\(15 downto 0) => in_mat_rows_c_dout(15 downto 0),
      Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
      Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(15 downto 0) => in_mat_rows_c16_channel_dout(15 downto 0),
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      \mOutPtr_reg[0]_0\(0) => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_46,
      push => push_3
    );
p_dst_cols_channel_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      CO(0) => icmp_ln75_fu_132_p2,
      Q(0) => ap_CS_fsm_state2_8,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_p_dst_cols_channel0 => ap_sync_channel_write_p_dst_cols_channel0,
      ap_sync_reg_channel_write_p_dst_cols_channel => ap_sync_reg_channel_write_p_dst_cols_channel,
      empty_n_reg_0 => convertTo_3_0_2160_3840_1_2_2_8_U0_n_23,
      \in\(15 downto 0) => Block_entry2_proc_U0_ap_return_1(15 downto 0),
      mOutPtr0 => mOutPtr0_6,
      \out\(15 downto 0) => p_dst_cols_channel_dout(15 downto 0),
      p_dst_cols_channel_empty_n => p_dst_cols_channel_empty_n,
      p_dst_cols_channel_full_n => p_dst_cols_channel_full_n
    );
p_dst_data_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S
     port map (
      E(0) => push_18,
      Q(15 downto 0) => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_p_dst_data_din(15 downto 0),
      \SRL_SIG_reg[1][15]\(15 downto 0) => p_dst_data_dout(15 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      mOutPtr0 => mOutPtr0,
      mOutPtr18_out => mOutPtr18_out,
      \mOutPtr_reg[0]_0\(0) => mOutPtr(0),
      \mOutPtr_reg[0]_1\ => convertTo_3_0_2160_3840_1_2_2_8_U0_n_19,
      p_dst_data_empty_n => p_dst_data_empty_n,
      p_dst_data_full_n => p_dst_data_full_n
    );
p_dst_rows_channel_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_5
     port map (
      Block_entry2_proc_U0_ap_continue => Block_entry2_proc_U0_ap_continue,
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      CO(0) => icmp_ln75_fu_132_p2,
      Q(0) => ap_CS_fsm_state2_8,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_done_reg_reg => p_dst_rows_channel_U_n_13,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_dst_1_rows_channel0 => ap_sync_channel_write_dst_1_rows_channel0,
      ap_sync_channel_write_in_mat_cols_c17_channel0 => ap_sync_channel_write_in_mat_cols_c17_channel0,
      ap_sync_channel_write_p_dst_rows_channel0 => ap_sync_channel_write_p_dst_rows_channel0,
      ap_sync_reg_channel_write_dst_1_cols_channel => ap_sync_reg_channel_write_dst_1_cols_channel,
      ap_sync_reg_channel_write_dst_1_rows_channel => ap_sync_reg_channel_write_dst_1_rows_channel,
      ap_sync_reg_channel_write_in_mat_cols_c17_channel => ap_sync_reg_channel_write_in_mat_cols_c17_channel,
      ap_sync_reg_channel_write_p_dst_cols_channel_reg => in_mat_rows_c16_channel_U_n_28,
      dst_1_cols_channel_full_n => dst_1_cols_channel_full_n,
      empty_n_reg_0 => convertTo_3_0_2160_3840_1_2_2_8_U0_n_23,
      \height_reg_165_reg[15]\ => ap_sync_reg_channel_write_p_dst_rows_channel_reg_n_9,
      \in\(15 downto 0) => Block_entry2_proc_U0_ap_return_0(15 downto 0),
      mOutPtr0 => mOutPtr0_7,
      \out\(15 downto 0) => p_dst_rows_channel_dout(15 downto 0),
      p_dst_rows_channel_empty_n => p_dst_rows_channel_empty_n,
      p_dst_rows_channel_full_n => p_dst_rows_channel_full_n
    );
p_dstgx_data_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_6
     port map (
      D(11) => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din(15),
      D(10 downto 0) => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din(10 downto 0),
      \SRL_SIG_reg[0][11]\ => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_53,
      \SRL_SIG_reg[0][12]\ => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_52,
      \SRL_SIG_reg[0][13]\ => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_51,
      \SRL_SIG_reg[0][14]\ => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_n_50,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_14(0),
      \mOutPtr_reg[0]_1\ => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_12,
      p_0_in0_out(15) => p_dstgx_data_U_n_12,
      p_0_in0_out(14) => p_dstgx_data_U_n_13,
      p_0_in0_out(13) => p_dstgx_data_U_n_14,
      p_0_in0_out(12) => p_dstgx_data_U_n_15,
      p_0_in0_out(11) => p_dstgx_data_U_n_16,
      p_0_in0_out(10) => p_dstgx_data_U_n_17,
      p_0_in0_out(9) => p_dstgx_data_U_n_18,
      p_0_in0_out(8) => p_dstgx_data_U_n_19,
      p_0_in0_out(7) => p_dstgx_data_U_n_20,
      p_0_in0_out(6) => p_dstgx_data_U_n_21,
      p_0_in0_out(5) => p_dstgx_data_U_n_22,
      p_0_in0_out(4) => p_dstgx_data_U_n_23,
      p_0_in0_out(3) => p_dstgx_data_U_n_24,
      p_0_in0_out(2) => p_dstgx_data_U_n_25,
      p_0_in0_out(1) => p_dstgx_data_U_n_26,
      p_0_in0_out(0) => p_dstgx_data_U_n_27,
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      pop => pop_16,
      push => push_1
    );
p_dstgy_data_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_7
     port map (
      D(15 downto 0) => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_p_dstgy_data_din(15 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      full_n_reg_0 => p_dstgy_data_U_n_12,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_15(0),
      \mOutPtr_reg[0]_1\ => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_13,
      p_0_in0_out(15) => p_dstgy_data_U_n_13,
      p_0_in0_out(14) => p_dstgy_data_U_n_14,
      p_0_in0_out(13) => p_dstgy_data_U_n_15,
      p_0_in0_out(12) => p_dstgy_data_U_n_16,
      p_0_in0_out(11) => p_dstgy_data_U_n_17,
      p_0_in0_out(10) => p_dstgy_data_U_n_18,
      p_0_in0_out(9) => p_dstgy_data_U_n_19,
      p_0_in0_out(8) => p_dstgy_data_U_n_20,
      p_0_in0_out(7) => p_dstgy_data_U_n_21,
      p_0_in0_out(6) => p_dstgy_data_U_n_22,
      p_0_in0_out(5) => p_dstgy_data_U_n_23,
      p_0_in0_out(4) => p_dstgy_data_U_n_24,
      p_0_in0_out(3) => p_dstgy_data_U_n_25,
      p_0_in0_out(2) => p_dstgy_data_U_n_26,
      p_0_in0_out(1) => p_dstgy_data_U_n_27,
      p_0_in0_out(0) => p_dstgy_data_U_n_28,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_empty_n => p_dstgy_data_empty_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n,
      pop => pop_16,
      push => push
    );
shift_c_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_8
     port map (
      D(31) => shift_c_U_n_11,
      D(30) => shift_c_U_n_12,
      D(29) => shift_c_U_n_13,
      D(28) => shift_c_U_n_14,
      D(27) => shift_c_U_n_15,
      D(26) => shift_c_U_n_16,
      D(25) => shift_c_U_n_17,
      D(24) => shift_c_U_n_18,
      D(23) => shift_c_U_n_19,
      D(22) => shift_c_U_n_20,
      D(21) => shift_c_U_n_21,
      D(20) => shift_c_U_n_22,
      D(19) => shift_c_U_n_23,
      D(18) => shift_c_U_n_24,
      D(17) => shift_c_U_n_25,
      D(16) => shift_c_U_n_26,
      D(15) => shift_c_U_n_27,
      D(14) => shift_c_U_n_28,
      D(13) => shift_c_U_n_29,
      D(12) => shift_c_U_n_30,
      D(11) => shift_c_U_n_31,
      D(10) => shift_c_U_n_32,
      D(9) => shift_c_U_n_33,
      D(8) => shift_c_U_n_34,
      D(7) => shift_c_U_n_35,
      D(6) => shift_c_U_n_36,
      D(5) => shift_c_U_n_37,
      D(4) => shift_c_U_n_38,
      D(3) => shift_c_U_n_39,
      D(2) => shift_c_U_n_40,
      D(1) => shift_c_U_n_41,
      D(0) => shift_c_U_n_42,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_Block_entry2_proc_U0_ap_ready => ap_sync_Block_entry2_proc_U0_ap_ready,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_entry25_proc_U0_ap_ready => ap_sync_reg_Block_entry25_proc_U0_ap_ready,
      ap_sync_reg_entry_proc_U0_ap_ready_reg => shift_c_U_n_10,
      convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read => convertTo_3_0_2160_3840_1_2_2_8_U0_p_shift_read,
      \in\(31 downto 0) => shift(31 downto 0),
      \mOutPtr_reg[0]_0\ => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      \out\(31 downto 0) => shift_c_dout(31 downto 0),
      rev_fu_108_p2 => rev_fu_108_p2,
      shift_c_empty_n => shift_c_empty_n
    );
start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0
     port map (
      Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_ready,
      Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start => Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      in_mat_cols_c17_channel_empty_n => in_mat_cols_c17_channel_empty_n,
      in_mat_rows_c16_channel_empty_n => in_mat_rows_c16_channel_empty_n,
      \mOutPtr_reg[1]_0\ => in_mat_cols_c17_channel_U_n_40,
      \pop__0\ => \pop__0\,
      \push__0\ => \push__0\,
      start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n => start_for_Sobel_0_3_16_3_2160_3840_1_false_2_2_2_U0_full_n,
      start_once_reg => start_once_reg
    );
xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_s
     port map (
      CO(0) => icmp_ln74_fu_75_p2,
      E(0) => push_18,
      Q(1) => ap_CS_fsm_state2_19,
      Q(0) => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_11,
      \ap_CS_fsm_reg[2]_0\ => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_12,
      \ap_CS_fsm_reg[2]_1\ => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_n_13,
      \ap_CS_fsm_reg[2]_i_2__0_0\(11 downto 0) => height_dout(11 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      height_empty_n => height_empty_n,
      \i_fu_40_reg[0]_0\ => height_U_n_12,
      imgwidth_empty_n => imgwidth_empty_n,
      \mOutPtr0__0\ => \mOutPtr0__0_17\,
      \mOutPtr0__0_0\ => \mOutPtr0__0\,
      \mOutPtr_reg[0]\(0) => mOutPtr_14(0),
      \mOutPtr_reg[0]_0\(0) => mOutPtr_15(0),
      \out\(11 downto 0) => imgwidth_dout(11 downto 0),
      p_0_in0_out(15) => p_dstgx_data_U_n_12,
      p_0_in0_out(14) => p_dstgx_data_U_n_13,
      p_0_in0_out(13) => p_dstgx_data_U_n_14,
      p_0_in0_out(12) => p_dstgx_data_U_n_15,
      p_0_in0_out(11) => p_dstgx_data_U_n_16,
      p_0_in0_out(10) => p_dstgx_data_U_n_17,
      p_0_in0_out(9) => p_dstgx_data_U_n_18,
      p_0_in0_out(8) => p_dstgx_data_U_n_19,
      p_0_in0_out(7) => p_dstgx_data_U_n_20,
      p_0_in0_out(6) => p_dstgx_data_U_n_21,
      p_0_in0_out(5) => p_dstgx_data_U_n_22,
      p_0_in0_out(4) => p_dstgx_data_U_n_23,
      p_0_in0_out(3) => p_dstgx_data_U_n_24,
      p_0_in0_out(2) => p_dstgx_data_U_n_25,
      p_0_in0_out(1) => p_dstgx_data_U_n_26,
      p_0_in0_out(0) => p_dstgx_data_U_n_27,
      p_dst_data_full_n => p_dst_data_full_n,
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgy_data_empty_n => p_dstgy_data_empty_n,
      p_reg_reg(15) => p_dstgy_data_U_n_13,
      p_reg_reg(14) => p_dstgy_data_U_n_14,
      p_reg_reg(13) => p_dstgy_data_U_n_15,
      p_reg_reg(12) => p_dstgy_data_U_n_16,
      p_reg_reg(11) => p_dstgy_data_U_n_17,
      p_reg_reg(10) => p_dstgy_data_U_n_18,
      p_reg_reg(9) => p_dstgy_data_U_n_19,
      p_reg_reg(8) => p_dstgy_data_U_n_20,
      p_reg_reg(7) => p_dstgy_data_U_n_21,
      p_reg_reg(6) => p_dstgy_data_U_n_22,
      p_reg_reg(5) => p_dstgy_data_U_n_23,
      p_reg_reg(4) => p_dstgy_data_U_n_24,
      p_reg_reg(3) => p_dstgy_data_U_n_25,
      p_reg_reg(2) => p_dstgy_data_U_n_26,
      p_reg_reg(1) => p_dstgy_data_U_n_27,
      p_reg_reg(0) => p_dstgy_data_U_n_28,
      pop => pop_16,
      push => push_1,
      push_1 => push,
      push_2 => push_10,
      push_3 => push_11,
      \tmp1_reg_207_reg[15]\(15 downto 0) => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_p_dst_data_din(15 downto 0),
      xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready => xFMagnitudeKernel_3_3_2160_3840_4_4_1_2_2_2_6_6_3840_U0_ap_ready
    );
xfMat2axis_8_0_2160_3840_1_U0: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_s
     port map (
      \B_V_data_1_payload_B_reg[7]\(7 downto 0) => dst_1_data_dout(7 downto 0),
      \B_V_data_1_state_reg[0]\ => img_out_TVALID,
      CO(0) => xfMat2axis_8_0_2160_3840_1_U0_n_12,
      D(31 downto 0) => sub_fu_106_p2(31 downto 0),
      DI(1) => dst_1_cols_channel_U_n_56,
      DI(0) => dst_1_cols_channel_U_n_57,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2_22,
      Q(0) => xfMat2axis_8_0_2160_3840_1_U0_n_15,
      S(1) => dst_1_cols_channel_U_n_68,
      S(0) => dst_1_cols_channel_U_n_69,
      \ap_CS_fsm_reg[2]_0\(0) => icmp_ln100_fu_131_p2,
      \ap_CS_fsm_reg[3]_i_12_0\(11 downto 0) => dst_1_rows_channel_dout(11 downto 0),
      \ap_CS_fsm_reg[3]_i_3\(1) => dst_1_rows_channel_U_n_38,
      \ap_CS_fsm_reg[3]_i_3\(0) => dst_1_rows_channel_U_n_39,
      \ap_CS_fsm_reg[3]_i_3_0\(1) => dst_1_rows_channel_U_n_41,
      \ap_CS_fsm_reg[3]_i_3_0\(0) => dst_1_rows_channel_U_n_42,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter1_reg(3) => dst_1_cols_channel_U_n_62,
      ap_enable_reg_pp0_iter1_reg(2) => dst_1_cols_channel_U_n_63,
      ap_enable_reg_pp0_iter1_reg(1) => dst_1_cols_channel_U_n_64,
      ap_enable_reg_pp0_iter1_reg(0) => dst_1_cols_channel_U_n_65,
      ap_enable_reg_pp0_iter1_reg_0(3) => dst_1_cols_channel_U_n_74,
      ap_enable_reg_pp0_iter1_reg_0(2) => dst_1_cols_channel_U_n_75,
      ap_enable_reg_pp0_iter1_reg_0(1) => dst_1_cols_channel_U_n_76,
      ap_enable_reg_pp0_iter1_reg_0(0) => dst_1_cols_channel_U_n_77,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_dst_1_cols_channel0 => ap_sync_channel_write_dst_1_cols_channel0,
      ap_sync_channel_write_dst_1_rows_channel0 => ap_sync_channel_write_dst_1_rows_channel0,
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      dst_1_data_empty_n => dst_1_data_empty_n,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      empty_n_reg => xfMat2axis_8_0_2160_3840_1_U0_n_20,
      empty_n_reg_0 => xfMat2axis_8_0_2160_3840_1_U0_n_23,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      \icmp_ln102_fu_149_p2_carry__2\(3) => dst_1_cols_channel_U_n_58,
      \icmp_ln102_fu_149_p2_carry__2\(2) => dst_1_cols_channel_U_n_59,
      \icmp_ln102_fu_149_p2_carry__2\(1) => dst_1_cols_channel_U_n_60,
      \icmp_ln102_fu_149_p2_carry__2\(0) => dst_1_cols_channel_U_n_61,
      \icmp_ln102_fu_149_p2_carry__2_0\(3) => dst_1_cols_channel_U_n_70,
      \icmp_ln102_fu_149_p2_carry__2_0\(2) => dst_1_cols_channel_U_n_71,
      \icmp_ln102_fu_149_p2_carry__2_0\(1) => dst_1_cols_channel_U_n_72,
      \icmp_ln102_fu_149_p2_carry__2_0\(0) => dst_1_cols_channel_U_n_73,
      img_out_TDATA(7 downto 0) => img_out_TDATA(7 downto 0),
      img_out_TLAST(0) => img_out_TLAST(0),
      img_out_TREADY => img_out_TREADY,
      img_out_TREADY_int_regslice => img_out_TREADY_int_regslice,
      mOutPtr0 => mOutPtr0_21,
      mOutPtr0_0 => mOutPtr0_20,
      \mOutPtr_reg[0]\ => xfMat2axis_8_0_2160_3840_1_U0_n_19,
      \mOutPtr_reg[0]_0\ => xfMat2axis_8_0_2160_3840_1_U0_n_22,
      \mOutPtr_reg[0]_1\(0) => mOutPtr_reg_9(0),
      \mOutPtr_reg[0]_2\(0) => mOutPtr_reg(0),
      \out\(11 downto 0) => dst_1_cols_channel_dout(11 downto 0),
      \sub13_reg_169_reg[11]_0\(11 downto 0) => sub13_fu_112_p2(11 downto 0),
      xfMat2axis_8_0_2160_3840_1_U0_ap_done => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read => xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0 is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    img_inp_TVALID : in STD_LOGIC;
    img_inp_TREADY : out STD_LOGIC;
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    img_inp_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_inp_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_inp_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TVALID : out STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    img_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_out_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of sobel_design_sobel_accel_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sobel_design_sobel_accel_0_0 : entity is "sobel_design_sobel_accel_0_0,sobel_accel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of sobel_design_sobel_accel_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of sobel_design_sobel_accel_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of sobel_design_sobel_accel_0_0 : entity is "sobel_accel,Vivado 2023.1";
  attribute hls_module : string;
  attribute hls_module of sobel_design_sobel_accel_0_0 : entity is "yes";
end sobel_design_sobel_accel_0_0;

architecture STRUCTURE of sobel_design_sobel_accel_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_img_out_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_img_out_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_img_out_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_img_out_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_img_out_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:img_inp:img_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of img_inp_TREADY : signal is "xilinx.com:interface:axis:1.0 img_inp TREADY";
  attribute X_INTERFACE_INFO of img_inp_TVALID : signal is "xilinx.com:interface:axis:1.0 img_inp TVALID";
  attribute X_INTERFACE_INFO of img_out_TREADY : signal is "xilinx.com:interface:axis:1.0 img_out TREADY";
  attribute X_INTERFACE_INFO of img_out_TVALID : signal is "xilinx.com:interface:axis:1.0 img_out TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of img_inp_TDATA : signal is "xilinx.com:interface:axis:1.0 img_inp TDATA";
  attribute X_INTERFACE_INFO of img_inp_TDEST : signal is "xilinx.com:interface:axis:1.0 img_inp TDEST";
  attribute X_INTERFACE_PARAMETER of img_inp_TDEST : signal is "XIL_INTERFACENAME img_inp, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of img_inp_TID : signal is "xilinx.com:interface:axis:1.0 img_inp TID";
  attribute X_INTERFACE_INFO of img_inp_TKEEP : signal is "xilinx.com:interface:axis:1.0 img_inp TKEEP";
  attribute X_INTERFACE_INFO of img_inp_TLAST : signal is "xilinx.com:interface:axis:1.0 img_inp TLAST";
  attribute X_INTERFACE_INFO of img_inp_TSTRB : signal is "xilinx.com:interface:axis:1.0 img_inp TSTRB";
  attribute X_INTERFACE_INFO of img_inp_TUSER : signal is "xilinx.com:interface:axis:1.0 img_inp TUSER";
  attribute X_INTERFACE_INFO of img_out_TDATA : signal is "xilinx.com:interface:axis:1.0 img_out TDATA";
  attribute X_INTERFACE_INFO of img_out_TDEST : signal is "xilinx.com:interface:axis:1.0 img_out TDEST";
  attribute X_INTERFACE_PARAMETER of img_out_TDEST : signal is "XIL_INTERFACENAME img_out, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of img_out_TID : signal is "xilinx.com:interface:axis:1.0 img_out TID";
  attribute X_INTERFACE_INFO of img_out_TKEEP : signal is "xilinx.com:interface:axis:1.0 img_out TKEEP";
  attribute X_INTERFACE_INFO of img_out_TLAST : signal is "xilinx.com:interface:axis:1.0 img_out TLAST";
  attribute X_INTERFACE_INFO of img_out_TSTRB : signal is "xilinx.com:interface:axis:1.0 img_out TSTRB";
  attribute X_INTERFACE_INFO of img_out_TUSER : signal is "xilinx.com:interface:axis:1.0 img_out TUSER";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  img_out_TDEST(0) <= \<const0>\;
  img_out_TID(0) <= \<const0>\;
  img_out_TKEEP(0) <= \<const1>\;
  img_out_TSTRB(0) <= \<const0>\;
  img_out_TUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.sobel_design_sobel_accel_0_0_sobel_accel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      img_inp_TDATA(23 downto 0) => img_inp_TDATA(23 downto 0),
      img_inp_TDEST(0) => '0',
      img_inp_TID(0) => '0',
      img_inp_TKEEP(2 downto 0) => B"000",
      img_inp_TLAST(0) => '0',
      img_inp_TREADY => img_inp_TREADY,
      img_inp_TSTRB(2 downto 0) => B"000",
      img_inp_TUSER(0) => '0',
      img_inp_TVALID => img_inp_TVALID,
      img_out_TDATA(7 downto 0) => img_out_TDATA(7 downto 0),
      img_out_TDEST(0) => NLW_inst_img_out_TDEST_UNCONNECTED(0),
      img_out_TID(0) => NLW_inst_img_out_TID_UNCONNECTED(0),
      img_out_TKEEP(0) => NLW_inst_img_out_TKEEP_UNCONNECTED(0),
      img_out_TLAST(0) => img_out_TLAST(0),
      img_out_TREADY => img_out_TREADY,
      img_out_TSTRB(0) => NLW_inst_img_out_TSTRB_UNCONNECTED(0),
      img_out_TUSER(0) => NLW_inst_img_out_TUSER_UNCONNECTED(0),
      img_out_TVALID => img_out_TVALID,
      interrupt => interrupt,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
