#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x62574ab50db0 .scope module, "TFF_with_DFF" "TFF_with_DFF" 2 21;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
o0x7fc5965b01f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x62574ab7ed60 .functor XOR 1, v0x62574ab7c4b0_0, o0x7fc5965b01f8, C4<0>, C4<0>;
o0x7fc5965b0018 .functor BUFZ 1, C4<z>; HiZ drive
v0x62574ab7c7c0_0 .net "Clk", 0 0, o0x7fc5965b0018;  0 drivers
v0x62574ab7c880_0 .net "Q", 0 0, v0x62574ab7c4b0_0;  1 drivers
v0x62574ab7c920_0 .net "T", 0 0, o0x7fc5965b01f8;  0 drivers
v0x62574ab7c9c0_0 .net "_T", 0 0, L_0x62574ab7ed60;  1 drivers
v0x62574ab7ca60_0 .net "nQ", 0 0, v0x62574ab7c550_0;  1 drivers
o0x7fc5965b00d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x62574ab7cb50_0 .net "rst", 0 0, o0x7fc5965b00d8;  0 drivers
S_0x62574ab5e380 .scope module, "dff" "DFF" 2 30, 2 1 0, S_0x62574ab50db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
v0x62574ab50f80_0 .net "Clk", 0 0, o0x7fc5965b0018;  alias, 0 drivers
v0x62574ab51270_0 .net "D", 0 0, L_0x62574ab7ed60;  alias, 1 drivers
v0x62574ab7c4b0_0 .var "Q", 0 0;
v0x62574ab7c550_0 .var "nQ", 0 0;
v0x62574ab7c610_0 .net "rst", 0 0, o0x7fc5965b00d8;  alias, 0 drivers
E_0x62574ab22cc0/0 .event anyedge, v0x62574ab7c610_0;
E_0x62574ab22cc0/1 .event posedge, v0x62574ab50f80_0;
E_0x62574ab22cc0 .event/or E_0x62574ab22cc0/0, E_0x62574ab22cc0/1;
S_0x62574ab5e1f0 .scope module, "t_Lab_Test6" "t_Lab_Test6" 2 84;
 .timescale 0 0;
v0x62574ab7e930_0 .net "A", 1 0, L_0x62574ab7f7a0;  1 drivers
v0x62574ab7ea30_0 .var "CLK", 0 0;
v0x62574ab7eaf0_0 .var "Reset", 0 0;
v0x62574ab7ebf0_0 .var "x", 0 0;
v0x62574ab7ecc0_0 .net "y", 0 0, L_0x62574ab7f4c0;  1 drivers
L_0x62574ab7f7a0 .concat8 [ 1 1 0 0], v0x62574ab7d990_0, v0x62574ab7d2a0_0;
S_0x62574ab7cc20 .scope module, "N" "Lab_Test6_Down" 2 90, 2 55 0, S_0x62574ab5e1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "A";
    .port_info 1 /OUTPUT 1 "B";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /INPUT 1 "x";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
L_0x62574ab7ee70 .functor AND 1, v0x62574ab7d2a0_0, v0x62574ab7ebf0_0, C4<1>, C4<1>;
L_0x62574ab7ef80 .functor AND 1, v0x62574ab7d990_0, v0x62574ab7ebf0_0, C4<1>, C4<1>;
L_0x62574ab7f040 .functor OR 1, L_0x62574ab7ee70, L_0x62574ab7ef80, C4<0>, C4<0>;
L_0x62574ab7f1a0 .functor AND 1, v0x62574ab7d2a0_0, v0x62574ab7ebf0_0, C4<1>, C4<1>;
L_0x62574ab7f240 .functor NOT 1, v0x62574ab7d990_0, C4<0>, C4<0>, C4<0>;
L_0x62574ab7f2b0 .functor AND 1, L_0x62574ab7f240, v0x62574ab7ebf0_0, C4<1>, C4<1>;
L_0x62574ab7f360 .functor OR 1, L_0x62574ab7f1a0, L_0x62574ab7f2b0, C4<0>, C4<0>;
L_0x62574ab7f4c0 .functor AND 1, v0x62574ab7d2a0_0, v0x62574ab7ebf0_0, C4<1>, C4<1>;
L_0x62574ab7f660 .functor NOT 1, v0x62574ab7eaf0_0, C4<0>, C4<0>, C4<0>;
L_0x62574ab7f6d0 .functor NOT 1, v0x62574ab7eaf0_0, C4<0>, C4<0>, C4<0>;
v0x62574ab7dcd0_0 .net "A", 0 0, v0x62574ab7d2a0_0;  1 drivers
v0x62574ab7dd90_0 .net "B", 0 0, v0x62574ab7d990_0;  1 drivers
v0x62574ab7de60_0 .net *"_ivl_0", 0 0, L_0x62574ab7ee70;  1 drivers
v0x62574ab7df30_0 .net *"_ivl_10", 0 0, L_0x62574ab7f2b0;  1 drivers
v0x62574ab7dff0_0 .net *"_ivl_2", 0 0, L_0x62574ab7ef80;  1 drivers
v0x62574ab7e120_0 .net *"_ivl_6", 0 0, L_0x62574ab7f1a0;  1 drivers
v0x62574ab7e200_0 .net *"_ivl_8", 0 0, L_0x62574ab7f240;  1 drivers
v0x62574ab7e2e0_0 .net "clk", 0 0, v0x62574ab7ea30_0;  1 drivers
v0x62574ab7e3d0_0 .net "da", 0 0, L_0x62574ab7f040;  1 drivers
v0x62574ab7e470_0 .net "db", 0 0, L_0x62574ab7f360;  1 drivers
v0x62574ab7e510_0 .net "nA", 0 0, v0x62574ab7d370_0;  1 drivers
v0x62574ab7e5e0_0 .net "nB", 0 0, v0x62574ab7da60_0;  1 drivers
v0x62574ab7e6b0_0 .net "reset", 0 0, v0x62574ab7eaf0_0;  1 drivers
v0x62574ab7e750_0 .net "x", 0 0, v0x62574ab7ebf0_0;  1 drivers
v0x62574ab7e7f0_0 .net "y", 0 0, L_0x62574ab7f4c0;  alias, 1 drivers
S_0x62574ab7cec0 .scope module, "DA" "DFF" 2 68, 2 1 0, S_0x62574ab7cc20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
v0x62574ab7d100_0 .net "Clk", 0 0, v0x62574ab7ea30_0;  alias, 1 drivers
v0x62574ab7d1e0_0 .net "D", 0 0, L_0x62574ab7f040;  alias, 1 drivers
v0x62574ab7d2a0_0 .var "Q", 0 0;
v0x62574ab7d370_0 .var "nQ", 0 0;
v0x62574ab7d430_0 .net "rst", 0 0, L_0x62574ab7f660;  1 drivers
E_0x62574ab22a90/0 .event anyedge, v0x62574ab7d430_0;
E_0x62574ab22a90/1 .event posedge, v0x62574ab7d100_0;
E_0x62574ab22a90 .event/or E_0x62574ab22a90/0, E_0x62574ab22a90/1;
S_0x62574ab7d5e0 .scope module, "DB" "DFF" 2 75, 2 1 0, S_0x62574ab7cc20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
v0x62574ab7d800_0 .net "Clk", 0 0, v0x62574ab7ea30_0;  alias, 1 drivers
v0x62574ab7d8f0_0 .net "D", 0 0, L_0x62574ab7f360;  alias, 1 drivers
v0x62574ab7d990_0 .var "Q", 0 0;
v0x62574ab7da60_0 .var "nQ", 0 0;
v0x62574ab7db20_0 .net "rst", 0 0, L_0x62574ab7f6d0;  1 drivers
E_0x62574ab5b320/0 .event anyedge, v0x62574ab7db20_0;
E_0x62574ab5b320/1 .event posedge, v0x62574ab7d100_0;
E_0x62574ab5b320 .event/or E_0x62574ab5b320/0, E_0x62574ab5b320/1;
    .scope S_0x62574ab5e380;
T_0 ;
    %wait E_0x62574ab22cc0;
    %load/vec4 v0x62574ab7c610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62574ab7c4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62574ab7c550_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x62574ab51270_0;
    %assign/vec4 v0x62574ab7c4b0_0, 0;
    %load/vec4 v0x62574ab7c4b0_0;
    %inv;
    %assign/vec4 v0x62574ab7c550_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x62574ab7cec0;
T_1 ;
    %wait E_0x62574ab22a90;
    %load/vec4 v0x62574ab7d430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62574ab7d2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62574ab7d370_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x62574ab7d1e0_0;
    %assign/vec4 v0x62574ab7d2a0_0, 0;
    %load/vec4 v0x62574ab7d2a0_0;
    %inv;
    %assign/vec4 v0x62574ab7d370_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x62574ab7d5e0;
T_2 ;
    %wait E_0x62574ab5b320;
    %load/vec4 v0x62574ab7db20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62574ab7d990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62574ab7da60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x62574ab7d8f0_0;
    %assign/vec4 v0x62574ab7d990_0, 0;
    %load/vec4 v0x62574ab7d990_0;
    %inv;
    %assign/vec4 v0x62574ab7da60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x62574ab5e1f0;
T_3 ;
    %vpi_call 2 100 "$dumpfile", "t_Lab_Test6.vcd" {0 0 0};
    %vpi_call 2 101 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x62574ab5e1f0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x62574ab5e1f0;
T_4 ;
    %delay 170, 0;
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x62574ab5e1f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62574ab7ea30_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x62574ab7ea30_0;
    %inv;
    %store/vec4 v0x62574ab7ea30_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x62574ab5e1f0;
T_6 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62574ab7eaf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62574ab7ebf0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62574ab7eaf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62574ab7ebf0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62574ab7eaf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62574ab7ebf0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62574ab7eaf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62574ab7ebf0_0, 0, 1;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "t_Lab_Test6.v";
