<root><simulation><result_generated_time />2023-05-13 01:55:59<layer><layer_spec />{'B': 1, 'K': 256, 'C': 64, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 16384, 'I': 200704, 'O': 802816}<total_data_reuse />{'W': 3136, 'I': 256.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'K_2']}, {'Row': ['C_16', 'FY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [512, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 32), ('FY', 1)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 32), ('FY', 1)]], [], []]<O />[[[('C', 16)], [('C', 32), ('FY', 1)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 8), ('OY', 4)], [('K', 128), ('OX', 7), ('OY', 7)], []]<I />[[('OY', 2), ('OX', 8), ('OY', 4), ('K', 128)], [('OX', 7), ('OY', 7)], []]<O />[[('OY', 2), ('OX', 8)], [('OY', 4), ('K', 128), ('OX', 7), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 64, 49, 1], 'I': [2.0, 128.0, 1.0, 1.0], 'O': [512.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 1048576, 1048576], 'I': [512, 12845056, 12845056], 'O': [128, 6422528, 6422528], 'O_partial': [0, 0, 0], 'O_final': [128, 6422528, 6422528]}<actual_mem_utilization_individual />{'W': [0.02, 0.03, 0.0], 'I': [1.0, 0.38, 0.0], 'O': [0.25, 0.19, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.61, 0.0], 'I': [1.0, 0.61, 0.0], 'O': [0.25, 0.61, 0.0]}<effective_mem_size_bit />{'W': [8, 1048576, 1048576], 'I': [512, 12845056, 12845056], 'O': [64, 1605632, 6422528], 'O_partial': [0, 0, 0], 'O_final': [64, 1605632, 6422528]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [512, 512, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[802816, 802816], [802816, 16384], [16384, 0]]<I />[[25690112, 200704], [200704, 200704], [200704, 0]]<O />[[(0, 802816), (802816, 0)], [(0, 802816), (802816, 0)], [(0, 802816), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 802816), (802816, 0)], [(0, 802816), (802816, 0)], [(0, 802816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[100352, 100352], [12544, 256], [64, 0]]<I />[[3211264, 25088], [3136, 3136], [784, 0]]<O />[[(0, 100352), (100352, 0)], [(0, 12544), (12544, 0)], [(0, 3136), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 100352], [100352, 0]), ([0, 12544], [12544, 0]), ([0, 3136], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112328156.6<mem_energy_breakdown><W />[70.3, 1344.4, 85.2]<I />[1088.2, 621.5, 1044.2]<O />[70.3, 2486.1, 4176.7]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8919<utilization_without_data_loading />0.9492<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8919<mac_utilize_temporal_without_data_loading />0.9492</mac_array_utilization><latency><latency_cycle_with_data_loading />450064<latency_cycle_without_data_loading />422912<ideal_computing_cycle />401408<data_loading><load_cycle_total />27152<load_cycle_individual />{'W': [16, 2048, 0], 'I': [512, 25088, 0]}<load_cycle_combined />{'W': 2048, 'I': 25088}</data_loading><mem_stalling><mem_stall_cycle_total />21504<mem_stall_cycle_individual />{'W': [[-401407], [-401344, -301008], [-401408, -401408]], 'I': [[-401407], [-2688, 21504], [-401408, -401408]], 'O': [[-401408], [-351232, -401408], [-388864, -398272]]}<mem_stall_cycle_shared />{'W': [[-401407], [-401344, 21504], [0, 0]], 'I': [[-401407], [-2688, 21504], [0, 0]], 'O': [[-401408], [-351232, -401408], [-388864, -398272]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 1048576, 1048576], 'I': [512, 12845056, 12845056], 'O': [128, 6422528, 6422528], 'O_partial': [0, 0, 0], 'O_final': [128, 6422528, 6422528]}<data_size_each_level_total />{'W': [8192, 1048576, 1048576], 'I': [262144, 12845056, 12845056], 'O': [256, 6422528, 6422528]}<loop_cycles_each_level />{'W': [64, 401408, 401408], 'I': [8192, 401408, 401408], 'O': [16, 401408, 401408]}<top_ir_loop_size />{'W': [64, 49, 1], 'I': [128, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [128.0, 2.6], [2.6, 2.6]], 'I': [[8.0, 0.1], [32.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 128.0], [128.0, 2.6]], 'I': [[8.0, 8.0], [4096.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [128.0, 2.6], [2.6, 0]], 'I': [[8.0, 8.0], [4096.0, 32.0], [32.0, 0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [4240.0, 50.6], [34.6, 16.0]], 'I': [[8.0, 8.0], [4240.0, 50.6], [34.6, 16.0]], 'O': [[8.0, 8.0], [4240.0, 50.6], [34.6, 16.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 401408], [64, 64, 6272], [401408, 401408, 1]], 'I': [[1, 1, 401408], [64, 8192, 49], [401408, 401408, 1]], 'O': [[1, 1, 401408], [16, 16, 25088], [401408, 401408, 1]]}<trans_time_real />{'W': [[0, 1, 401408], [[0, 64, 6272], [16, 64, 6272]], [[2048, 401408, 1], [512, 401408, 1]]], 'I': [[0, 1, 401408], [[8, 8192, 49], [512, 8192, 49]], [[25088, 401408, 1], [6272, 401408, 1]]], 'O': [[0, 1, 401408], [[2, 16, 25088], [0, 16, 25088]], [[12544, 401408, 1], [3136, 401408, 1]]]}<single_stall_cycle />{'W': [[-1], [-64, -48], [-399360, -400896]], 'I': [[-1], [-56, 448], [-376320, -395136]], 'O': [[-1], [-14, -16], [-388864, -398272]]}<single_stall_count />{'W': [401407, 6271, 0], 'I': [401407, 48, 0], 'O': [401408, 25088, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [100336, 0], 'I': [3072, 0], 'O': [50176, 12544]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [12544, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-298000, -401408], [-351232, -388864]], 1: [[-401408, -401408], [-388864, -401408]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>