`timescale 1ms/1ms
module sd2_tb;
reg clk;
reg rst_n;
reg a;
wire match;
initial begin
clk=1;
rst_n=1;
a=0;
#10 a=1;
#20 a=0;
#30 a=1;
#20 a=0;
#50 $stop;
end
always begin
#5 clk=~clk;
end
sd2 U(
.clk(clk),
.rst_n(rst_n),
.a(a),
.match(match)
);
endmodule
