Analysis & Synthesis report for Minilab1
Thu Jan 30 18:50:57 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |Minilab1|mem_wrapper:u_mem|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for mem_wrapper:u_mem|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated
 17. Source assignments for FIFO:A_FIFOS[3].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated
 18. Source assignments for FIFO:A_FIFOS[2].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated
 19. Source assignments for FIFO:A_FIFOS[1].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated
 20. Source assignments for FIFO:A_FIFOS[0].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated
 21. Source assignments for FIFO:fifoB|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated
 22. Parameter Settings for User Entity Instance: Top-level Entity: |Minilab1
 23. Parameter Settings for User Entity Instance: mem_wrapper:u_mem|rom:memory|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: FIFO:fifoB
 25. Parameter Settings for User Entity Instance: FIFO:A_FIFOS[0].fifoA
 26. Parameter Settings for User Entity Instance: FIFO:A_FIFOS[1].fifoA
 27. Parameter Settings for User Entity Instance: FIFO:A_FIFOS[2].fifoA
 28. Parameter Settings for User Entity Instance: FIFO:A_FIFOS[3].fifoA
 29. Parameter Settings for User Entity Instance: FIFO:A_FIFOS[4].fifoA
 30. Parameter Settings for User Entity Instance: FIFO:A_FIFOS[5].fifoA
 31. Parameter Settings for User Entity Instance: FIFO:A_FIFOS[6].fifoA
 32. Parameter Settings for User Entity Instance: FIFO:A_FIFOS[7].fifoA
 33. Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[0].u_mac
 34. Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[1].u_mac
 35. Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[2].u_mac
 36. Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[3].u_mac
 37. Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[4].u_mac
 38. Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[5].u_mac
 39. Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[6].u_mac
 40. Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[7].u_mac
 41. Parameter Settings for Inferred Entity Instance: FIFO:A_FIFOS[3].fifoA|altsyncram:fifo_rtl_0
 42. Parameter Settings for Inferred Entity Instance: FIFO:A_FIFOS[2].fifoA|altsyncram:fifo_rtl_0
 43. Parameter Settings for Inferred Entity Instance: FIFO:A_FIFOS[1].fifoA|altsyncram:fifo_rtl_0
 44. Parameter Settings for Inferred Entity Instance: FIFO:A_FIFOS[0].fifoA|altsyncram:fifo_rtl_0
 45. Parameter Settings for Inferred Entity Instance: FIFO:fifoB|altsyncram:fifo_rtl_0
 46. altsyncram Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "MAC:MAC_ARRAY[7].u_mac"
 48. Port Connectivity Checks: "MAC:MAC_ARRAY[6].u_mac"
 49. Port Connectivity Checks: "MAC:MAC_ARRAY[5].u_mac"
 50. Port Connectivity Checks: "MAC:MAC_ARRAY[4].u_mac"
 51. Port Connectivity Checks: "FIFO:fifoB"
 52. Port Connectivity Checks: "mem_wrapper:u_mem|rom:memory"
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Elapsed Time Per Partition
 55. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jan 30 18:50:57 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; Minilab1                                       ;
; Top-level Entity Name           ; Minilab1                                       ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 604                                            ;
; Total pins                      ; 67                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 896                                            ;
; Total DSP Blocks                ; 4                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Minilab1           ; Minilab1           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-14        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; rom.v                            ; yes             ; User Wizard-Generated File             ; I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/rom.v                  ;         ;
; Minilab1.sv                      ; yes             ; User SystemVerilog HDL File            ; I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv            ;         ;
; mac.sv                           ; yes             ; User SystemVerilog HDL File            ; I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/mac.sv                 ;         ;
; fifo.sv                          ; yes             ; User SystemVerilog HDL File            ; I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/fifo.sv                ;         ;
; memory.v                         ; yes             ; User Verilog HDL File                  ; I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/memory.v               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                    ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                  ;         ;
; db/altsyncram_tdg1.tdf           ; yes             ; Auto-Generated Megafunction            ; I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/db/altsyncram_tdg1.tdf ;         ;
; input_mem.mif                    ; yes             ; Auto-Found Memory Initialization File  ; I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/input_mem.mif          ;         ;
; db/altsyncram_6tm1.tdf           ; yes             ; Auto-Generated Megafunction            ; I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/db/altsyncram_6tm1.tdf ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 385            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 450            ;
;     -- 7 input functions                    ; 1              ;
;     -- 6 input functions                    ; 154            ;
;     -- 5 input functions                    ; 43             ;
;     -- 4 input functions                    ; 22             ;
;     -- <=3 input functions                  ; 230            ;
;                                             ;                ;
; Dedicated logic registers                   ; 604            ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 896            ;
;                                             ;                ;
; Total DSP Blocks                            ; 4              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 708            ;
; Total fan-out                               ; 4946           ;
; Average fan-out                             ; 3.82           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                            ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |Minilab1                                    ; 450 (145)           ; 604 (132)                 ; 896               ; 4          ; 67   ; 0            ; |Minilab1                                                                                             ; Minilab1        ; work         ;
;    |FIFO:A_FIFOS[0].fifoA|                   ; 23 (23)             ; 31 (31)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[0].fifoA                                                                       ; FIFO            ; work         ;
;       |altsyncram:fifo_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[0].fifoA|altsyncram:fifo_rtl_0                                                 ; altsyncram      ; work         ;
;          |altsyncram_6tm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[0].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated                  ; altsyncram_6tm1 ; work         ;
;    |FIFO:A_FIFOS[1].fifoA|                   ; 22 (22)             ; 31 (31)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[1].fifoA                                                                       ; FIFO            ; work         ;
;       |altsyncram:fifo_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[1].fifoA|altsyncram:fifo_rtl_0                                                 ; altsyncram      ; work         ;
;          |altsyncram_6tm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[1].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated                  ; altsyncram_6tm1 ; work         ;
;    |FIFO:A_FIFOS[2].fifoA|                   ; 22 (22)             ; 31 (31)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[2].fifoA                                                                       ; FIFO            ; work         ;
;       |altsyncram:fifo_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[2].fifoA|altsyncram:fifo_rtl_0                                                 ; altsyncram      ; work         ;
;          |altsyncram_6tm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[2].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated                  ; altsyncram_6tm1 ; work         ;
;    |FIFO:A_FIFOS[3].fifoA|                   ; 23 (23)             ; 31 (31)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[3].fifoA                                                                       ; FIFO            ; work         ;
;       |altsyncram:fifo_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[3].fifoA|altsyncram:fifo_rtl_0                                                 ; altsyncram      ; work         ;
;          |altsyncram_6tm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[3].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated                  ; altsyncram_6tm1 ; work         ;
;    |FIFO:A_FIFOS[4].fifoA|                   ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[4].fifoA                                                                       ; FIFO            ; work         ;
;    |FIFO:A_FIFOS[5].fifoA|                   ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[5].fifoA                                                                       ; FIFO            ; work         ;
;    |FIFO:A_FIFOS[6].fifoA|                   ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[6].fifoA                                                                       ; FIFO            ; work         ;
;    |FIFO:A_FIFOS[7].fifoA|                   ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|FIFO:A_FIFOS[7].fifoA                                                                       ; FIFO            ; work         ;
;    |FIFO:fifoB|                              ; 23 (23)             ; 31 (31)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1|FIFO:fifoB                                                                                  ; FIFO            ; work         ;
;       |altsyncram:fifo_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|FIFO:fifoB|altsyncram:fifo_rtl_0                                                            ; altsyncram      ; work         ;
;          |altsyncram_6tm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|FIFO:fifoB|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated                             ; altsyncram_6tm1 ; work         ;
;    |MAC:MAC_ARRAY[0].u_mac|                  ; 25 (25)             ; 50 (50)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|MAC:MAC_ARRAY[0].u_mac                                                                      ; MAC             ; work         ;
;    |MAC:MAC_ARRAY[1].u_mac|                  ; 25 (25)             ; 50 (50)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|MAC:MAC_ARRAY[1].u_mac                                                                      ; MAC             ; work         ;
;    |MAC:MAC_ARRAY[2].u_mac|                  ; 25 (25)             ; 50 (50)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|MAC:MAC_ARRAY[2].u_mac                                                                      ; MAC             ; work         ;
;    |MAC:MAC_ARRAY[3].u_mac|                  ; 25 (25)             ; 58 (58)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|MAC:MAC_ARRAY[3].u_mac                                                                      ; MAC             ; work         ;
;    |mem_wrapper:u_mem|                       ; 12 (12)             ; 77 (77)                   ; 576               ; 0          ; 0    ; 0            ; |Minilab1|mem_wrapper:u_mem                                                                           ; mem_wrapper     ; work         ;
;       |rom:memory|                           ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |Minilab1|mem_wrapper:u_mem|rom:memory                                                                ; rom             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |Minilab1|mem_wrapper:u_mem|rom:memory|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_tdg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |Minilab1|mem_wrapper:u_mem|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated ; altsyncram_tdg1 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------+
; FIFO:A_FIFOS[0].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; FIFO:A_FIFOS[1].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; FIFO:A_FIFOS[2].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; FIFO:A_FIFOS[3].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; FIFO:fifoB|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; mem_wrapper:u_mem|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 9            ; 64           ; --           ; --           ; 576  ; input_mem.mif ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 4           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------+
; State Machine - |Minilab1|mem_wrapper:u_mem|state       ;
+---------------+------------+---------------+------------+
; Name          ; state.IDLE ; state.RESPOND ; state.WAIT ;
+---------------+------------+---------------+------------+
; state.IDLE    ; 0          ; 0             ; 0          ;
; state.WAIT    ; 1          ; 0             ; 1          ;
; state.RESPOND ; 1          ; 1             ; 0          ;
+---------------+------------+---------------+------------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+----------------------------------------+----------------------------------------------+
; Register name                          ; Reason for Removal                           ;
+----------------------------------------+----------------------------------------------+
; rden_A[0..7]                           ; Merged with rden_B                           ;
; Clr[0..2]                              ; Merged with Clr[3]                           ;
; MAC:MAC_ARRAY[0].u_mac|ff_Bin[7]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[7] ;
; MAC:MAC_ARRAY[1].u_mac|ff_Bin[7]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[7] ;
; MAC:MAC_ARRAY[2].u_mac|ff_Bin[7]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[7] ;
; MAC:MAC_ARRAY[0].u_mac|ff_Bin[6]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[6] ;
; MAC:MAC_ARRAY[1].u_mac|ff_Bin[6]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[6] ;
; MAC:MAC_ARRAY[2].u_mac|ff_Bin[6]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[6] ;
; MAC:MAC_ARRAY[0].u_mac|ff_Bin[5]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[5] ;
; MAC:MAC_ARRAY[1].u_mac|ff_Bin[5]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[5] ;
; MAC:MAC_ARRAY[2].u_mac|ff_Bin[5]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[5] ;
; MAC:MAC_ARRAY[0].u_mac|ff_Bin[4]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[4] ;
; MAC:MAC_ARRAY[1].u_mac|ff_Bin[4]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[4] ;
; MAC:MAC_ARRAY[2].u_mac|ff_Bin[4]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[4] ;
; MAC:MAC_ARRAY[0].u_mac|ff_Bin[3]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[3] ;
; MAC:MAC_ARRAY[1].u_mac|ff_Bin[3]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[3] ;
; MAC:MAC_ARRAY[2].u_mac|ff_Bin[3]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[3] ;
; MAC:MAC_ARRAY[0].u_mac|ff_Bin[2]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[2] ;
; MAC:MAC_ARRAY[1].u_mac|ff_Bin[2]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[2] ;
; MAC:MAC_ARRAY[2].u_mac|ff_Bin[2]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[2] ;
; MAC:MAC_ARRAY[0].u_mac|ff_Bin[1]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[1] ;
; MAC:MAC_ARRAY[1].u_mac|ff_Bin[1]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[1] ;
; MAC:MAC_ARRAY[2].u_mac|ff_Bin[1]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[1] ;
; MAC:MAC_ARRAY[0].u_mac|ff_Bin[0]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[0] ;
; MAC:MAC_ARRAY[1].u_mac|ff_Bin[0]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[0] ;
; MAC:MAC_ARRAY[2].u_mac|ff_Bin[0]       ; Merged with MAC:MAC_ARRAY[3].u_mac|ff_Bin[0] ;
; Total Number of Removed Registers = 35 ;                                              ;
+----------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 604   ;
; Number of registers using Synchronous Clear  ; 168   ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 413   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 411   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Clr[3]                                 ; 100     ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                     ;
+---------------------------------------------+----------------------------------+
; Register Name                               ; RAM Name                         ;
+---------------------------------------------+----------------------------------+
; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0_bypass[0]  ; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0_bypass[1]  ; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0_bypass[2]  ; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0_bypass[3]  ; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0_bypass[4]  ; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0_bypass[5]  ; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0_bypass[6]  ; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0_bypass[7]  ; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0_bypass[8]  ; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0_bypass[9]  ; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0_bypass[10] ; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0_bypass[11] ; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0_bypass[12] ; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0_bypass[13] ; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0_bypass[14] ; FIFO:A_FIFOS[3].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0_bypass[0]  ; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0_bypass[1]  ; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0_bypass[2]  ; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0_bypass[3]  ; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0_bypass[4]  ; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0_bypass[5]  ; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0_bypass[6]  ; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0_bypass[7]  ; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0_bypass[8]  ; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0_bypass[9]  ; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0_bypass[10] ; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0_bypass[11] ; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0_bypass[12] ; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0_bypass[13] ; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0_bypass[14] ; FIFO:A_FIFOS[2].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0_bypass[0]  ; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0_bypass[1]  ; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0_bypass[2]  ; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0_bypass[3]  ; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0_bypass[4]  ; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0_bypass[5]  ; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0_bypass[6]  ; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0_bypass[7]  ; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0_bypass[8]  ; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0_bypass[9]  ; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0_bypass[10] ; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0_bypass[11] ; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0_bypass[12] ; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0_bypass[13] ; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0_bypass[14] ; FIFO:A_FIFOS[1].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0_bypass[0]  ; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0_bypass[1]  ; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0_bypass[2]  ; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0_bypass[3]  ; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0_bypass[4]  ; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0_bypass[5]  ; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0_bypass[6]  ; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0_bypass[7]  ; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0_bypass[8]  ; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0_bypass[9]  ; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0_bypass[10] ; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0_bypass[11] ; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0_bypass[12] ; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0_bypass[13] ; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0 ;
; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0_bypass[14] ; FIFO:A_FIFOS[0].fifoA|fifo_rtl_0 ;
; FIFO:fifoB|fifo_rtl_0_bypass[0]             ; FIFO:fifoB|fifo_rtl_0            ;
; FIFO:fifoB|fifo_rtl_0_bypass[1]             ; FIFO:fifoB|fifo_rtl_0            ;
; FIFO:fifoB|fifo_rtl_0_bypass[2]             ; FIFO:fifoB|fifo_rtl_0            ;
; FIFO:fifoB|fifo_rtl_0_bypass[3]             ; FIFO:fifoB|fifo_rtl_0            ;
; FIFO:fifoB|fifo_rtl_0_bypass[4]             ; FIFO:fifoB|fifo_rtl_0            ;
; FIFO:fifoB|fifo_rtl_0_bypass[5]             ; FIFO:fifoB|fifo_rtl_0            ;
; FIFO:fifoB|fifo_rtl_0_bypass[6]             ; FIFO:fifoB|fifo_rtl_0            ;
; FIFO:fifoB|fifo_rtl_0_bypass[7]             ; FIFO:fifoB|fifo_rtl_0            ;
; FIFO:fifoB|fifo_rtl_0_bypass[8]             ; FIFO:fifoB|fifo_rtl_0            ;
; FIFO:fifoB|fifo_rtl_0_bypass[9]             ; FIFO:fifoB|fifo_rtl_0            ;
; FIFO:fifoB|fifo_rtl_0_bypass[10]            ; FIFO:fifoB|fifo_rtl_0            ;
; FIFO:fifoB|fifo_rtl_0_bypass[11]            ; FIFO:fifoB|fifo_rtl_0            ;
; FIFO:fifoB|fifo_rtl_0_bypass[12]            ; FIFO:fifoB|fifo_rtl_0            ;
; FIFO:fifoB|fifo_rtl_0_bypass[13]            ; FIFO:fifoB|fifo_rtl_0            ;
; FIFO:fifoB|fifo_rtl_0_bypass[14]            ; FIFO:fifoB|fifo_rtl_0            ;
+---------------------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1|FIFO:A_FIFOS[3].fifoA|wr_ptr[1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1|FIFO:A_FIFOS[2].fifoA|wr_ptr[1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1|FIFO:A_FIFOS[1].fifoA|wr_ptr[1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1|FIFO:A_FIFOS[0].fifoA|wr_ptr[1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1|FIFO:fifoB|wr_ptr[1]                   ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |Minilab1|data_latch[28]                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Minilab1|MAC:MAC_ARRAY[0].u_mac|accumulator[11] ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Minilab1|MAC:MAC_ARRAY[1].u_mac|accumulator[8]  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Minilab1|MAC:MAC_ARRAY[2].u_mac|accumulator[22] ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Minilab1|MAC:MAC_ARRAY[3].u_mac|accumulator[3]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1|FIFO:A_FIFOS[7].fifoA|rd_ptr[3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1|FIFO:A_FIFOS[7].fifoA|wr_ptr[2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1|FIFO:A_FIFOS[6].fifoA|rd_ptr[3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1|FIFO:A_FIFOS[6].fifoA|wr_ptr[0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1|FIFO:A_FIFOS[5].fifoA|rd_ptr[3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1|FIFO:A_FIFOS[5].fifoA|wr_ptr[3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1|FIFO:A_FIFOS[4].fifoA|rd_ptr[3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1|FIFO:A_FIFOS[4].fifoA|wr_ptr[0]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Minilab1|FIFO:A_FIFOS[0].fifoA|o_data[1]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Minilab1|FIFO:fifoB|o_data[6]                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Minilab1|FIFO:A_FIFOS[1].fifoA|o_data[4]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Minilab1|FIFO:A_FIFOS[2].fifoA|o_data[1]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Minilab1|FIFO:A_FIFOS[3].fifoA|o_data[1]        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Minilab1|mem_wrapper:u_mem|delay_counter[3]     ;
; 39:1               ; 3 bits    ; 78 LEs        ; 18 LEs               ; 60 LEs                 ; Yes        ; |Minilab1|byte_counter[0]                        ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Minilab1|Mux31                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Minilab1|FIFO:A_FIFOS[3].fifoA|rd_ptr           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Minilab1|FIFO:A_FIFOS[2].fifoA|rd_ptr           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Minilab1|FIFO:A_FIFOS[1].fifoA|rd_ptr           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Minilab1|FIFO:A_FIFOS[0].fifoA|rd_ptr           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Minilab1|FIFO:fifoB|rd_ptr                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Minilab1|Mux2                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_wrapper:u_mem|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:A_FIFOS[3].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:A_FIFOS[2].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:A_FIFOS[1].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:A_FIFOS[0].fifoA|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifoB|altsyncram:fifo_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Minilab1 ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; HEX_0          ; 1000000 ; Unsigned Binary                               ;
; HEX_1          ; 1111001 ; Unsigned Binary                               ;
; HEX_2          ; 0100100 ; Unsigned Binary                               ;
; HEX_3          ; 0110000 ; Unsigned Binary                               ;
; HEX_4          ; 0011001 ; Unsigned Binary                               ;
; HEX_5          ; 0010010 ; Unsigned Binary                               ;
; HEX_6          ; 0000010 ; Unsigned Binary                               ;
; HEX_7          ; 1111000 ; Unsigned Binary                               ;
; HEX_8          ; 0000000 ; Unsigned Binary                               ;
; HEX_9          ; 0011000 ; Unsigned Binary                               ;
; HEX_10         ; 0001000 ; Unsigned Binary                               ;
; HEX_11         ; 0000011 ; Unsigned Binary                               ;
; HEX_12         ; 1000110 ; Unsigned Binary                               ;
; HEX_13         ; 0100001 ; Unsigned Binary                               ;
; HEX_14         ; 0000110 ; Unsigned Binary                               ;
; HEX_15         ; 0001110 ; Unsigned Binary                               ;
; OFF            ; 1111111 ; Unsigned Binary                               ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_wrapper:u_mem|rom:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                       ;
; WIDTH_A                            ; 64                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 9                    ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; input_mem.mif        ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_tdg1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:fifoB ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; DEPTH          ; 8     ; Signed Integer                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:A_FIFOS[0].fifoA ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                            ;
; DATA_WIDTH     ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:A_FIFOS[1].fifoA ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                            ;
; DATA_WIDTH     ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:A_FIFOS[2].fifoA ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                            ;
; DATA_WIDTH     ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:A_FIFOS[3].fifoA ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                            ;
; DATA_WIDTH     ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:A_FIFOS[4].fifoA ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                            ;
; DATA_WIDTH     ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:A_FIFOS[5].fifoA ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                            ;
; DATA_WIDTH     ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:A_FIFOS[6].fifoA ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                            ;
; DATA_WIDTH     ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:A_FIFOS[7].fifoA ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                            ;
; DATA_WIDTH     ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[0].u_mac ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[1].u_mac ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[2].u_mac ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[3].u_mac ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[4].u_mac ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[5].u_mac ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[6].u_mac ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:MAC_ARRAY[7].u_mac ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:A_FIFOS[3].fifoA|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 3                    ; Untyped                          ;
; NUMWORDS_A                         ; 8                    ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 3                    ; Untyped                          ;
; NUMWORDS_B                         ; 8                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:A_FIFOS[2].fifoA|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 3                    ; Untyped                          ;
; NUMWORDS_A                         ; 8                    ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 3                    ; Untyped                          ;
; NUMWORDS_B                         ; 8                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:A_FIFOS[1].fifoA|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 3                    ; Untyped                          ;
; NUMWORDS_A                         ; 8                    ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 3                    ; Untyped                          ;
; NUMWORDS_B                         ; 8                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:A_FIFOS[0].fifoA|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 3                    ; Untyped                          ;
; NUMWORDS_A                         ; 8                    ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 3                    ; Untyped                          ;
; NUMWORDS_B                         ; 8                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:fifoB|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 3                    ; Untyped               ;
; NUMWORDS_A                         ; 8                    ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 8                    ; Untyped               ;
; WIDTHAD_B                          ; 3                    ; Untyped               ;
; NUMWORDS_B                         ; 8                    ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 6                                                            ;
; Entity Instance                           ; mem_wrapper:u_mem|rom:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 64                                                           ;
;     -- NUMWORDS_A                         ; 9                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; FIFO:A_FIFOS[3].fifoA|altsyncram:fifo_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 8                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 8                                                            ;
;     -- NUMWORDS_B                         ; 8                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                     ;
; Entity Instance                           ; FIFO:A_FIFOS[2].fifoA|altsyncram:fifo_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 8                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 8                                                            ;
;     -- NUMWORDS_B                         ; 8                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                     ;
; Entity Instance                           ; FIFO:A_FIFOS[1].fifoA|altsyncram:fifo_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 8                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 8                                                            ;
;     -- NUMWORDS_B                         ; 8                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                     ;
; Entity Instance                           ; FIFO:A_FIFOS[0].fifoA|altsyncram:fifo_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 8                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 8                                                            ;
;     -- NUMWORDS_B                         ; 8                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                     ;
; Entity Instance                           ; FIFO:fifoB|altsyncram:fifo_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 8                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 8                                                            ;
;     -- NUMWORDS_B                         ; 8                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                     ;
+-------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAC:MAC_ARRAY[7].u_mac"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAC:MAC_ARRAY[6].u_mac"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAC:MAC_ARRAY[5].u_mac"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAC:MAC_ARRAY[4].u_mac"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:fifoB"                                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_wrapper:u_mem|rom:memory"                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 604                         ;
;     CLR               ; 82                          ;
;     ENA               ; 13                          ;
;     ENA CLR           ; 235                         ;
;     ENA CLR SCLR      ; 96                          ;
;     ENA SCLR          ; 27                          ;
;     ENA SCLR SLD      ; 40                          ;
;     SCLR              ; 5                           ;
;     plain             ; 106                         ;
; arriav_lcell_comb     ; 451                         ;
;     arith             ; 96                          ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 64                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 309                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 22                          ;
;         5 data inputs ; 43                          ;
;         6 data inputs ; 154                         ;
;     shared            ; 45                          ;
;         0 data inputs ; 9                           ;
;         2 data inputs ; 36                          ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 67                          ;
; stratixv_ram_block    ; 104                         ;
;                       ;                             ;
; Max LUT depth         ; 4.40                        ;
; Average LUT depth     ; 1.91                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Jan 30 18:50:39 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Minilab1 -c Minilab1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file minilab1_tb.sv
    Info (12023): Found entity 1: Minilab1_tb File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file minilab1.sv
    Info (12023): Found entity 1: Minilab1 File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mac.sv
    Info (12023): Found entity 1: MAC File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/mac.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.sv
    Info (12023): Found entity 1: FIFO File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/fifo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: mem_wrapper File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/memory.v Line: 2
Info (12127): Elaborating entity "Minilab1" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Minilab1.sv(283): truncated value with size 32 to match size of target (3) File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 283
Warning (10230): Verilog HDL assignment warning at Minilab1.sv(300): truncated value with size 32 to match size of target (3) File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 300
Warning (10230): Verilog HDL assignment warning at Minilab1.sv(316): truncated value with size 32 to match size of target (3) File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 316
Warning (10230): Verilog HDL assignment warning at Minilab1.sv(329): truncated value with size 32 to match size of target (3) File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 329
Warning (10230): Verilog HDL assignment warning at Minilab1.sv(342): truncated value with size 32 to match size of target (3) File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 342
Warning (10230): Verilog HDL assignment warning at Minilab1.sv(355): truncated value with size 32 to match size of target (3) File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 355
Warning (10230): Verilog HDL assignment warning at Minilab1.sv(368): truncated value with size 32 to match size of target (3) File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 368
Warning (10230): Verilog HDL assignment warning at Minilab1.sv(381): truncated value with size 32 to match size of target (3) File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 381
Warning (10230): Verilog HDL assignment warning at Minilab1.sv(394): truncated value with size 32 to match size of target (3) File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 394
Warning (10230): Verilog HDL assignment warning at Minilab1.sv(618): truncated value with size 13 to match size of target (10) File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 618
Info (12128): Elaborating entity "mem_wrapper" for hierarchy "mem_wrapper:u_mem" File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 53
Warning (10230): Verilog HDL assignment warning at memory.v(44): truncated value with size 32 to match size of target (5) File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/memory.v Line: 44
Warning (10230): Verilog HDL assignment warning at memory.v(52): truncated value with size 32 to match size of target (4) File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/memory.v Line: 52
Info (12128): Elaborating entity "rom" for hierarchy "mem_wrapper:u_mem|rom:memory" File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/memory.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_wrapper:u_mem|rom:memory|altsyncram:altsyncram_component" File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "mem_wrapper:u_mem|rom:memory|altsyncram:altsyncram_component" File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/rom.v Line: 82
Info (12133): Instantiated megafunction "mem_wrapper:u_mem|rom:memory|altsyncram:altsyncram_component" with the following parameter: File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "input_mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tdg1.tdf
    Info (12023): Found entity 1: altsyncram_tdg1 File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/db/altsyncram_tdg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tdg1" for hierarchy "mem_wrapper:u_mem|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:fifoB" File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 78
Warning (10230): Verilog HDL assignment warning at fifo.sv(38): truncated value with size 32 to match size of target (4) File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/fifo.sv Line: 38
Warning (10230): Verilog HDL assignment warning at fifo.sv(52): truncated value with size 32 to match size of target (4) File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/fifo.sv Line: 52
Info (12128): Elaborating entity "MAC" for hierarchy "MAC:MAC_ARRAY[0].u_mac" File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 125
Warning (10036): Verilog HDL or VHDL warning at mac.sv(21): object "ffff_Ain" assigned a value but never read File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/mac.sv Line: 21
Warning (10036): Verilog HDL or VHDL warning at mac.sv(21): object "ffff_Bin" assigned a value but never read File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/mac.sv Line: 21
Warning (276020): Inferred RAM node "FIFO:A_FIFOS[3].fifoA|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FIFO:A_FIFOS[2].fifoA|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FIFO:A_FIFOS[1].fifoA|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FIFO:A_FIFOS[0].fifoA|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FIFO:fifoB|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:A_FIFOS[3].fifoA|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:A_FIFOS[2].fifoA|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:A_FIFOS[1].fifoA|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:A_FIFOS[0].fifoA|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:fifoB|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "FIFO:A_FIFOS[3].fifoA|altsyncram:fifo_rtl_0"
Info (12133): Instantiated megafunction "FIFO:A_FIFOS[3].fifoA|altsyncram:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6tm1.tdf
    Info (12023): Found entity 1: altsyncram_6tm1 File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/db/altsyncram_6tm1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 6
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 6
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 6
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 6
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 6
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 4
    Warning (15610): No output dependent on input pin "KEY[2]" File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 4
    Warning (15610): No output dependent on input pin "KEY[3]" File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[4]" File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[5]" File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[6]" File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[7]" File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[8]" File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[9]" File: I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sv Line: 5
Info (21057): Implemented 1049 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 874 logic cells
    Info (21064): Implemented 104 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Thu Jan 30 18:50:57 2025
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:15


