TimeQuest Timing Analyzer report for SPP_MCTL_V1
Fri Jul 31 17:03:41 2020
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_50M'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Output Enable Times
 29. Minimum Output Enable Times
 30. Output Disable Times
 31. Minimum Output Disable Times
 32. Slow 1200mV 85C Model Metastability Report
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_50M'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Output Enable Times
 55. Minimum Output Enable Times
 56. Output Disable Times
 57. Minimum Output Disable Times
 58. Slow 1200mV 0C Model Metastability Report
 59. Fast 1200mV 0C Model Setup Summary
 60. Fast 1200mV 0C Model Hold Summary
 61. Fast 1200mV 0C Model Recovery Summary
 62. Fast 1200mV 0C Model Removal Summary
 63. Fast 1200mV 0C Model Minimum Pulse Width Summary
 64. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_50M'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Output Enable Times
 80. Minimum Output Enable Times
 81. Output Disable Times
 82. Minimum Output Disable Times
 83. Fast 1200mV 0C Model Metastability Report
 84. Multicorner Timing Analysis Summary
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Board Trace Model Assignments
 90. Input Transition Times
 91. Signal Integrity Metrics (Slow 1200mv 0c Model)
 92. Signal Integrity Metrics (Slow 1200mv 85c Model)
 93. Signal Integrity Metrics (Fast 1200mv 0c Model)
 94. Setup Transfers
 95. Hold Transfers
 96. Recovery Transfers
 97. Removal Transfers
 98. Report TCCS
 99. Report RSKM
100. Unconstrained Paths
101. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; SPP_MCTL_V1                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  40.0%      ;
;     Processors 3-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; SDC File List                                              ;
+------------------------+--------+--------------------------+
; SDC File Path          ; Status ; Read at                  ;
+------------------------+--------+--------------------------+
; SPP_MCTL_V1.out_S6.sdc ; OK     ; Fri Jul 31 17:03:36 2020 ;
+------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; altera_reserved_tck                                  ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { altera_reserved_tck }                                  ;
; CLK_50M                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk }                                                  ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLK_50M ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 65.78 MHz ; 65.78 MHz       ; altera_reserved_tck                                  ;      ;
; 81.45 MHz ; 81.45 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.277 ; -253.626      ;
; altera_reserved_tck                                  ; 42.399 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.411 ; 0.000         ;
; altera_reserved_tck                                  ; 0.453 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.372  ; 0.000         ;
; altera_reserved_tck                                  ; 47.783 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                  ; 1.399 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.616 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.694  ; 0.000         ;
; CLK_50M                                              ; 9.858  ; 0.000         ;
; altera_reserved_tck                                  ; 49.402 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+--------+-----------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.277 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.651     ;
; -2.277 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.651     ;
; -2.277 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.651     ;
; -2.277 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.651     ;
; -2.228 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.581     ;
; -2.228 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.581     ;
; -2.228 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.581     ;
; -2.228 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.581     ;
; -2.087 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.461     ;
; -2.087 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.461     ;
; -2.087 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.461     ;
; -2.087 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.461     ;
; -2.042 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.416     ;
; -2.042 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.416     ;
; -2.042 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.416     ;
; -2.042 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.416     ;
; -2.041 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.415     ;
; -2.041 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.415     ;
; -2.041 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.415     ;
; -2.041 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.415     ;
; -2.004 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.357     ;
; -2.004 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.357     ;
; -2.004 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.357     ;
; -2.004 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.357     ;
; -1.993 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.346     ;
; -1.993 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.346     ;
; -1.993 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.346     ;
; -1.993 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.346     ;
; -1.929 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[5] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.282     ;
; -1.929 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[5] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.282     ;
; -1.929 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[5] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.282     ;
; -1.929 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[5] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.282     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.916 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.405      ; 12.342     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.899 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.409      ; 12.329     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.867 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.384      ; 12.272     ;
; -1.852 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.226     ;
; -1.852 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.226     ;
; -1.852 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.226     ;
; -1.852 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.353      ; 12.226     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
; -1.850 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.259     ;
+--------+-----------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 7.871      ;
; 42.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 7.875      ;
; 42.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 7.804      ;
; 42.496 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 7.753      ;
; 42.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 7.521      ;
; 42.953 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 7.329      ;
; 43.031 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 7.245      ;
; 43.059 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 7.203      ;
; 43.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 7.152      ;
; 43.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 7.006      ;
; 43.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 6.986      ;
; 43.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 6.933      ;
; 43.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 6.662      ;
; 43.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 6.471      ;
; 43.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 6.321      ;
; 43.968 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 6.311      ;
; 44.166 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 6.102      ;
; 44.460 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 5.808      ;
; 44.561 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 5.707      ;
; 44.837 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 5.442      ;
; 46.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 4.070      ;
; 46.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.907      ;
; 46.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.532      ;
; 46.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.535      ;
; 47.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.177      ;
; 47.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.935      ;
; 47.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.531      ;
; 49.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 0.896      ;
; 92.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.544      ;
; 92.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.544      ;
; 92.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.544      ;
; 92.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.544      ;
; 92.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.544      ;
; 92.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.544      ;
; 92.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.544      ;
; 92.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.544      ;
; 92.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.531      ;
; 92.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.531      ;
; 92.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.531      ;
; 92.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.531      ;
; 92.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.531      ;
; 92.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.531      ;
; 92.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.476      ;
; 92.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.476      ;
; 92.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.476      ;
; 92.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.476      ;
; 92.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.476      ;
; 92.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.476      ;
; 92.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.476      ;
; 92.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.476      ;
; 92.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.476      ;
; 92.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.476      ;
; 92.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.476      ;
; 92.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.365      ;
; 92.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.365      ;
; 92.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.365      ;
; 92.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.365      ;
; 92.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.365      ;
; 92.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.365      ;
; 92.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.365      ;
; 92.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.365      ;
; 92.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.352      ;
; 92.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.352      ;
; 92.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.352      ;
; 92.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.352      ;
; 92.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.352      ;
; 92.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.352      ;
; 92.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.299      ;
; 92.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.299      ;
; 92.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.299      ;
; 92.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.299      ;
; 92.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.299      ;
; 92.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.299      ;
; 92.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.299      ;
; 92.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.299      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.297      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.297      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.297      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.297      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.297      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.297      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.297      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.297      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.297      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.297      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.297      ;
; 92.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.286      ;
; 92.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.286      ;
; 92.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.286      ;
; 92.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.286      ;
; 92.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.286      ;
; 92.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.286      ;
; 92.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.231      ;
; 92.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.231      ;
; 92.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.231      ;
; 92.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.231      ;
; 92.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.231      ;
; 92.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.231      ;
; 92.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.231      ;
; 92.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.231      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.411 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.144      ;
; 0.413 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.146      ;
; 0.419 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.152      ;
; 0.423 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.156      ;
; 0.429 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.162      ;
; 0.433 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_condition[0]                                                                                                                                                                         ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_condition[0]                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[7]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[7]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[6]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[6]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[5]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[5]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[3]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[3]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[1]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[1]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[4]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[4]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[2]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[2]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[0]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[0]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.438 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                     ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_address_reg0                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.170      ;
; 0.441 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.174      ;
; 0.445 ; VIRTUAL_DY:VIRTUAL_DY_inst|trigger                                                                                                                                                                                         ; VIRTUAL_DY:VIRTUAL_DY_inst|trigger                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.758      ;
; 0.450 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.184      ;
; 0.451 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                     ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_address_reg0                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.187      ;
; 0.452 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt1|code_out                                                                                                                                                            ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt1|code_out                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|ser_data                                                                                                                                                                                ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|ser_data                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|empty_error                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|empty_error                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                                                     ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                                               ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                                                         ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|outen                                                                                                                                                                                   ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|outen                                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_counter[0]                                                                                                                                                                        ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_counter[0]                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|sig_par_5b[0]                                                                                                                                          ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|sig_par_5b[0]                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|rd_valid                                                                                                                                               ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|rd_valid                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|ser_data_cnt[1]                                                                                                                                        ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|ser_data_cnt[1]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[4]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[4]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[1]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[1]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[2]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[2]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[3]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[3]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[7]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[7]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[5]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[5]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[6]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[6]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[0]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[0]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|serialize_fsm.SEND_SYN_HEAD                                                                                                                            ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|serialize_fsm.SEND_SYN_HEAD                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|sensor_delay_rise                                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|sensor_delay_rise                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|sensor_delay_fall                                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|sensor_delay_fall                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_fall.IDLE                                                                                                                                                                   ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_fall.IDLE                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_fall.COUNTING                                                                                                                                                               ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_fall.COUNTING                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_rise.IDLE                                                                                                                                                                   ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_rise.IDLE                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_rise.COUNTING                                                                                                                                                               ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_rise.COUNTING                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt2|code_out                                                                                                                                                            ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt2|code_out                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt3|code_out                                                                                                                                                            ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt3|code_out                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|Encoder_B_Filted                                                                                                                                  ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|Encoder_B_Filted                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[0]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[0]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[2]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[2]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[1]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[1]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[2]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[2]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[0]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[0]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[1]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[1]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|empty_error                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|empty_error                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                                                     ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|size_origin2                                                                                                                                                                              ; SELECT_OUT_DY:SELECT_OUT_DY_inst|size_origin2                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|size_origin1                                                                                                                                                                              ; SELECT_OUT_DY:SELECT_OUT_DY_inst|size_origin1                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|sensor_delay_fall                                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|sensor_delay_fall                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|sensor_delay_rise                                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|sensor_delay_rise                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_rise.COUNTING                                                                                                                                                               ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_rise.COUNTING                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_fall.COUNTING                                                                                                                                                               ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_fall.COUNTING                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_rise.IDLE                                                                                                                                                                   ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_rise.IDLE                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_fall.IDLE                                                                                                                                                                   ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_fall.IDLE                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                                                                                                                                            ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                                               ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                                                         ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                                                                                                                                            ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|printdye_en                                                                                                                                                                             ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|printdye_en                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VIRTUAL_DY:VIRTUAL_DY_inst|gen_dy                                                                                                                                                                                          ; VIRTUAL_DY:VIRTUAL_DY_inst|gen_dy                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; CoorGen:CoorGen_inst|pass_dir1                                                                                                                                                                                             ; CoorGen:CoorGen_inst|pass_dir1                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|Encoder_A_Filted                                                                                                                                  ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|Encoder_A_Filted                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Ch2_SPR_XPRTSize_Wr_en                                                                                                                                                                  ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Ch2_SPR_XPRTSize_Wr_en                                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.777      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.784      ;
; 0.493 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.785      ;
; 0.494 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.786      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.786      ;
; 0.500 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                    ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                    ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.506 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.509 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.372 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|wr_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.533      ;
; 5.374 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[31]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.520      ;
; 5.374 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[30]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.520      ;
; 5.374 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[29]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.520      ;
; 5.374 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[28]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.520      ;
; 5.374 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[27]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.520      ;
; 5.374 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[26]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.520      ;
; 5.374 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[25]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.520      ;
; 5.374 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[24]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.520      ;
; 5.789 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|ser_data            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.138      ;
; 5.789 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.138      ;
; 5.789 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.138      ;
; 5.789 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.138      ;
; 5.789 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[3]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.138      ;
; 5.789 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.138      ;
; 5.789 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.138      ;
; 5.789 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.138      ;
; 5.789 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.138      ;
; 5.789 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|crc_en              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.138      ;
; 5.789 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|L2_Heat_clk         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.138      ;
; 5.789 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|L1_Heat_clk         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.138      ;
; 6.140 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[22]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.791      ;
; 6.140 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[21]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.791      ;
; 6.140 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.791      ;
; 6.140 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.791      ;
; 6.140 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[16]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.791      ;
; 6.158 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.759      ;
; 6.175 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.747      ;
; 6.175 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.747      ;
; 6.175 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.747      ;
; 6.178 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.748      ;
; 6.178 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.748      ;
; 6.201 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.738      ;
; 6.201 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.738      ;
; 6.201 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.738      ;
; 6.201 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.738      ;
; 6.260 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.671      ;
; 6.260 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.671      ;
; 6.260 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.671      ;
; 6.269 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.667      ;
; 6.269 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.667      ;
; 6.269 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.667      ;
; 6.269 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.667      ;
; 6.269 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.667      ;
; 6.269 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.667      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_en               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.570      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.564      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_condition[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.570      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.570      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[3]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.562      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[4]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.562      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[5]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.562      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[6]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.562      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[8]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.562      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[9]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.570      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[10]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.562      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[12]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.562      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[13]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.562      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[14]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.562      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[15]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.562      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[16]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.575      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[17]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.575      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[18]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.575      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[19]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.575      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[20]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.575      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[22]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.575      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[23]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.575      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[24]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.575      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[25]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.575      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[26]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.575      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[27]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.575      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[28]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.575      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[29]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.575      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[30]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.575      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[32]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.570      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[33]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.570      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[34]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.570      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[35]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.570      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[36]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.570      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[37]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.570      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[38]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.570      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[39]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.570      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[40]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.570      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[41]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.570      ;
; 6.365 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[42]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.570      ;
+-------+------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.492      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.328      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.328      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.328      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.328      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.328      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.328      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.328      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.328      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.328      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.327      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.326      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.326      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.326      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.326      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.326      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.326      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.326      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.313      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.644 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.317      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.302      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.309      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.309      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.309      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.309      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.309      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.309      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.309      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.309      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.309      ;
; 95.645 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.309      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.691      ;
; 1.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.691      ;
; 1.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.691      ;
; 1.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.691      ;
; 1.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.691      ;
; 1.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.691      ;
; 1.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.691      ;
; 1.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.691      ;
; 1.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.691      ;
; 1.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.691      ;
; 1.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.691      ;
; 1.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.691      ;
; 1.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.937      ;
; 1.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.943      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.235      ;
; 1.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.244      ;
; 1.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.244      ;
; 1.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.244      ;
; 1.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.244      ;
; 1.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.244      ;
; 1.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.244      ;
; 2.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.340      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.058      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.058      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.065      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.065      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.065      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.065      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.065      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.065      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.065      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.065      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.065      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.065      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.065      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.065      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.065      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.058      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.058      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.058      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.058      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.058      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.058      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.058      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.058      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.058      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.058      ;
; 3.747 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.058      ;
; 3.748 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.066      ;
; 3.748 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.066      ;
; 3.748 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.066      ;
; 3.748 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 4.057      ;
; 3.748 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 4.057      ;
; 3.748 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 4.057      ;
; 3.749 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.072      ;
; 3.749 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.072      ;
; 3.749 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.072      ;
; 3.749 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.072      ;
; 3.749 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.072      ;
; 3.749 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.072      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.059      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 4.072      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 4.072      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 4.072      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 4.072      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 4.072      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 4.072      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.074      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.074      ;
; 3.760 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.074      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.616 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.910      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.836 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.125      ;
; 1.907 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.244      ;
; 1.907 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.244      ;
; 1.907 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.244      ;
; 1.907 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.244      ;
; 1.907 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.244      ;
; 1.907 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.244      ;
; 1.907 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.244      ;
; 1.907 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.244      ;
; 1.907 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.244      ;
; 1.907 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.244      ;
; 1.907 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 2.244      ;
; 1.911 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.249      ;
; 1.911 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.249      ;
; 1.911 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.249      ;
; 1.911 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.249      ;
; 1.911 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.249      ;
; 1.911 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.249      ;
; 1.989 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_2_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 2.312      ;
; 1.989 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_1_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 2.312      ;
; 1.989 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|empty_dff                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 2.312      ;
; 1.989 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 2.312      ;
; 1.989 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|rd_ptr_lsb                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 2.312      ;
; 2.049 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 2.373      ;
; 2.049 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 2.373      ;
; 2.049 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 2.373      ;
; 2.049 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 2.373      ;
; 2.049 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 2.373      ;
; 2.049 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 2.373      ;
; 2.049 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 2.373      ;
; 2.049 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 2.373      ;
; 2.056 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|rd_ptr_lsb                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.362      ;
; 2.079 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.385      ;
; 2.079 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.385      ;
; 2.079 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.385      ;
; 2.079 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.385      ;
; 2.079 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.385      ;
; 2.079 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.385      ;
; 2.079 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.385      ;
; 2.079 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.385      ;
; 2.079 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.385      ;
; 2.079 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.385      ;
; 2.079 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.385      ;
; 2.432 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.752      ;
; 2.432 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.752      ;
; 2.432 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.752      ;
; 2.432 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.752      ;
; 2.432 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.752      ;
; 2.432 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.752      ;
; 2.454 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.743      ;
; 2.614 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst                                            ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_condition[0]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.586      ; 3.412      ;
; 2.618 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst                                            ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|control_condition[0]                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 3.412      ;
; 2.720 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_2_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.026      ;
; 2.720 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_1_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.026      ;
; 2.720 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|empty_dff                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.026      ;
; 2.720 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.026      ;
; 2.867 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[1]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.158      ;
; 2.867 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[2]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.158      ;
; 2.910 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[0]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.213      ;
; 2.913 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[17]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.204      ;
; 2.913 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[7]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.204      ;
; 2.928 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.234      ;
; 2.928 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.234      ;
; 2.928 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.234      ;
; 2.928 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.234      ;
; 2.928 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.234      ;
; 2.928 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.234      ;
; 2.928 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.234      ;
; 2.949 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[20]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.205      ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[0]         ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[1]         ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[2]         ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[3]         ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[4]         ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[5]         ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[6]         ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[7]         ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PD_FIFO_rdreq_1        ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CoorGen:CoorGen_inst|Coor_r2[6]                                                 ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|control_condition[0]                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_front_eye_coor[16]                   ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_front_eye_coor[18]                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CoorGen:CoorGen_inst|pass_dir1_r2                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_condition[0]                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CoorGen:CoorGen_inst|Coor_r2[0]                                                 ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|sensor_sts.Waitting_R  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[0]                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[15]                             ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[2]                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[4]                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[6]                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[8]                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[9]                              ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|trigger                                              ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]         ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]         ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]         ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]         ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[16]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[18]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[19]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[20]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[21]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[22]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[23]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[24]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[25]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[26]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[30]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[32]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[33]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[34]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[35]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[38]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[39]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[43]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[44]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[46]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[47]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[48]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[50]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[51]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[55]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[56]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[58]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[61]                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[62]                             ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_front_eye_coor[24]                   ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_front_eye_coor[25]                   ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[0]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[10] ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[11] ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[12] ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[13] ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[15] ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[1]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[20] ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[2]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[3]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[4]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[5]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[6]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[7]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[8]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[9]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|sensor_sts.Enable      ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|sensor_sts.IDLE        ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CoorGen:CoorGen_inst|Coor_r1[29]                                                ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|sensor_sts.Enable      ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|sensor_sts.Waitting_F  ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[0]                                         ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[50]                                  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[11] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[28] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[5]  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[7]  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|ext_sensor1                                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|ext_sensor2                                                ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[0]  ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[10] ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[12] ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[14] ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[16] ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[17] ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[18] ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_50M'                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; clk~input|o                                                    ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; clk~input|i                                                    ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; clk~input|o                                                    ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK_50M ; Rise       ; clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a36~portb_address_reg0                                                                       ;
; 49.407 ; 49.642       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.462 ; 49.682       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                   ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                    ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                    ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                    ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                    ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                         ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                         ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                         ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                         ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                        ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                        ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                        ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                        ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[0] ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[1] ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[2] ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[3] ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[4] ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[5] ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                      ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                      ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                      ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                      ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                 ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                 ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                 ;
; 49.522 ; 49.710       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                 ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                  ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                  ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                  ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                  ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                  ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                  ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                  ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                  ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]               ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]               ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]               ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]               ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]               ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]               ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                          ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                          ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                          ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                          ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                          ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                          ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                          ;
; 49.523 ; 49.711       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                   ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                 ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                    ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                   ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                   ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                   ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                   ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                   ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                   ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                    ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                    ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                    ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                    ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                    ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                    ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                    ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                    ;
; 49.524 ; 49.712       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                    ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]               ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]               ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]               ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]               ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]               ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]               ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]               ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]               ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                ;
; 49.525 ; 49.713       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; ARM_FPGA_CLK        ; CLK_50M             ; 5.167  ; 5.401  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_DATA       ; CLK_50M             ; 4.072  ; 4.397  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_SYNC       ; CLK_50M             ; 5.143  ; 5.405  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2A            ; CLK_50M             ; 6.054  ; 6.465  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2B            ; CLK_50M             ; 6.368  ; 6.616  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_I[*]         ; CLK_50M             ; 7.840  ; 8.107  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[1]        ; CLK_50M             ; 4.220  ; 4.594  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[2]        ; CLK_50M             ; 4.836  ; 5.095  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[4]        ; CLK_50M             ; 7.444  ; 7.697  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[5]        ; CLK_50M             ; 5.704  ; 6.018  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[6]        ; CLK_50M             ; 4.935  ; 5.281  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[7]        ; CLK_50M             ; 5.066  ; 5.417  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[9]        ; CLK_50M             ; 7.840  ; 8.107  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW0               ; CLK_50M             ; 11.825 ; 12.084 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW1               ; CLK_50M             ; 12.233 ; 12.548 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW2               ; CLK_50M             ; 11.947 ; 12.263 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW3               ; CLK_50M             ; 10.677 ; 11.006 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW4               ; CLK_50M             ; 12.335 ; 12.597 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW5               ; CLK_50M             ; 11.805 ; 12.230 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; nRST                ; CLK_50M             ; 13.690 ; 14.148 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.359  ; 4.764  ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; 8.963  ; 9.102  ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; ARM_FPGA_CLK        ; CLK_50M             ; -4.352 ; -4.565 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_DATA       ; CLK_50M             ; -3.303 ; -3.602 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_SYNC       ; CLK_50M             ; -4.329 ; -4.568 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2A            ; CLK_50M             ; -5.112 ; -5.485 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2B            ; CLK_50M             ; -5.416 ; -5.625 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_I[*]         ; CLK_50M             ; -3.344 ; -3.670 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[1]        ; CLK_50M             ; -3.344 ; -3.670 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[2]        ; CLK_50M             ; -3.935 ; -4.151 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[4]        ; CLK_50M             ; -4.604 ; -4.863 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[5]        ; CLK_50M             ; -4.837 ; -5.100 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[6]        ; CLK_50M             ; -4.045 ; -4.365 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[7]        ; CLK_50M             ; -4.172 ; -4.496 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[9]        ; CLK_50M             ; -4.258 ; -4.491 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW0               ; CLK_50M             ; -6.039 ; -6.223 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW1               ; CLK_50M             ; -5.866 ; -6.041 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW2               ; CLK_50M             ; -5.893 ; -6.147 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW3               ; CLK_50M             ; -9.241 ; -9.498 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW4               ; CLK_50M             ; -5.591 ; -5.833 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW5               ; CLK_50M             ; -6.074 ; -6.288 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; nRST                ; CLK_50M             ; -4.375 ; -4.787 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.832  ; 0.641  ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; -2.566 ; -2.809 ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; ARM_FPGA_DATA       ; CLK_50M             ; 6.962  ; 6.797  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_RSV        ; CLK_50M             ; 7.918  ; 7.972  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FPGA_LED[*]         ; CLK_50M             ; 5.920  ; 5.701  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[0]        ; CLK_50M             ; 4.516  ; 4.442  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[1]        ; CLK_50M             ; 5.920  ; 5.701  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_O[*]         ; CLK_50M             ; 5.620  ; 5.417  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[1]        ; CLK_50M             ; 5.207  ; 5.349  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[2]        ; CLK_50M             ; 5.620  ; 5.417  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Lorigin[*]          ; CLK_50M             ; 6.856  ; 6.766  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[0]         ; CLK_50M             ; 6.856  ; 6.766  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[1]         ; CLK_50M             ; 5.585  ; 5.459  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[2]         ; CLK_50M             ; 4.970  ; 4.906  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[3]         ; CLK_50M             ; 5.730  ; 5.584  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[4]         ; CLK_50M             ; 4.667  ; 4.626  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[5]         ; CLK_50M             ; 6.510  ; 6.372  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[6]         ; CLK_50M             ; 5.872  ; 5.696  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[7]         ; CLK_50M             ; 5.719  ; 5.609  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[8]         ; CLK_50M             ; 4.862  ; 4.743  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[9]         ; CLK_50M             ; 4.613  ; 4.555  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[10]        ; CLK_50M             ; 4.593  ; 4.541  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[11]        ; CLK_50M             ; 4.807  ; 4.697  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[12]        ; CLK_50M             ; 4.877  ; 4.749  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[13]        ; CLK_50M             ; 5.331  ; 5.197  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[14]        ; CLK_50M             ; 4.975  ; 4.874  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[15]        ; CLK_50M             ; 4.607  ; 4.563  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[16]        ; CLK_50M             ; 4.471  ; 4.388  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[17]        ; CLK_50M             ; 4.747  ; 4.613  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[18]        ; CLK_50M             ; 4.730  ; 4.598  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[19]        ; CLK_50M             ; 4.463  ; 4.372  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[20]        ; CLK_50M             ; 4.882  ; 4.776  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[21]        ; CLK_50M             ; 5.051  ; 4.916  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[22]        ; CLK_50M             ; 4.457  ; 4.375  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[23]        ; CLK_50M             ; 4.462  ; 4.371  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A                ; CLK_50M             ; 4.409  ; 4.318  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B                ; CLK_50M             ; 5.101  ; 4.975  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A                ; CLK_50M             ; 4.467  ; 4.367  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B                ; CLK_50M             ; 4.814  ; 4.701  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A                ; CLK_50M             ; 4.451  ; 4.363  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B                ; CLK_50M             ; 4.462  ; 4.361  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A                ; CLK_50M             ; 4.471  ; 4.379  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B                ; CLK_50M             ; 4.428  ; 4.338  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A                ; CLK_50M             ; 4.452  ; 4.371  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B                ; CLK_50M             ; 4.385  ; 4.301  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A                ; CLK_50M             ; 4.449  ; 4.358  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B                ; CLK_50M             ; 4.176  ; 4.157  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A                ; CLK_50M             ; 4.483  ; 4.400  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B                ; CLK_50M             ; 4.387  ; 4.296  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A                ; CLK_50M             ; 4.776  ; 4.753  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B                ; CLK_50M             ; 4.450  ; 4.358  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A                ; CLK_50M             ; 5.569  ; 5.415  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B                ; CLK_50M             ; 4.405  ; 4.314  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A               ; CLK_50M             ; 4.308  ; 4.302  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B               ; CLK_50M             ; 4.128  ; 4.105  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A               ; CLK_50M             ; 4.445  ; 4.345  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B               ; CLK_50M             ; 4.447  ; 4.349  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A               ; CLK_50M             ; 5.424  ; 5.245  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B               ; CLK_50M             ; 4.419  ; 4.328  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A               ; CLK_50M             ; 4.419  ; 4.330  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B               ; CLK_50M             ; 4.474  ; 4.378  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A               ; CLK_50M             ; 4.399  ; 4.308  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B               ; CLK_50M             ; 4.422  ; 4.331  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A               ; CLK_50M             ; 4.441  ; 4.343  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B               ; CLK_50M             ; 4.443  ; 4.346  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A               ; CLK_50M             ; 5.111  ; 4.941  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B               ; CLK_50M             ; 4.415  ; 4.324  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A               ; CLK_50M             ; 4.743  ; 4.727  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B               ; CLK_50M             ; 4.321  ; 4.314  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A               ; CLK_50M             ; 4.464  ; 4.376  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B               ; CLK_50M             ; 4.432  ; 4.346  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A               ; CLK_50M             ; 4.694  ; 4.652  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B               ; CLK_50M             ; 4.341  ; 4.336  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A               ; CLK_50M             ; 4.441  ; 4.350  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B               ; CLK_50M             ; 5.094  ; 4.930  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A               ; CLK_50M             ; 4.334  ; 4.329  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B               ; CLK_50M             ; 4.340  ; 4.333  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A               ; CLK_50M             ; 4.425  ; 4.335  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B               ; CLK_50M             ; 4.473  ; 4.372  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A               ; CLK_50M             ; 4.433  ; 4.342  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B               ; CLK_50M             ; 4.348  ; 4.346  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A               ; CLK_50M             ; 4.428  ; 4.340  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B               ; CLK_50M             ; 4.483  ; 4.385  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.216 ; 14.703 ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; ARM_FPGA_DATA       ; CLK_50M             ; 6.302  ; 6.144  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_RSV        ; CLK_50M             ; 5.745  ; 5.603  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FPGA_LED[*]         ; CLK_50M             ; 3.953  ; 3.881  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[0]        ; CLK_50M             ; 3.953  ; 3.881  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[1]        ; CLK_50M             ; 5.296  ; 5.084  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_O[*]         ; CLK_50M             ; 4.609  ; 4.747  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[1]        ; CLK_50M             ; 4.609  ; 4.747  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[2]        ; CLK_50M             ; 5.012  ; 4.816  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Lorigin[*]          ; CLK_50M             ; 3.897  ; 3.814  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[0]         ; CLK_50M             ; 6.200  ; 6.112  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[1]         ; CLK_50M             ; 4.980  ; 4.857  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[2]         ; CLK_50M             ; 4.389  ; 4.326  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[3]         ; CLK_50M             ; 5.119  ; 4.976  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[4]         ; CLK_50M             ; 4.098  ; 4.057  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[5]         ; CLK_50M             ; 5.868  ; 5.734  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[6]         ; CLK_50M             ; 5.255  ; 5.084  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[7]         ; CLK_50M             ; 5.108  ; 5.001  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[8]         ; CLK_50M             ; 4.280  ; 4.165  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[9]         ; CLK_50M             ; 4.047  ; 3.991  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[10]        ; CLK_50M             ; 4.029  ; 3.979  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[11]        ; CLK_50M             ; 4.232  ; 4.125  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[12]        ; CLK_50M             ; 4.299  ; 4.175  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[13]        ; CLK_50M             ; 4.737  ; 4.607  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[14]        ; CLK_50M             ; 4.396  ; 4.298  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[15]        ; CLK_50M             ; 4.042  ; 4.000  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[16]        ; CLK_50M             ; 3.911  ; 3.830  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[17]        ; CLK_50M             ; 4.176  ; 4.045  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[18]        ; CLK_50M             ; 4.160  ; 4.031  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[19]        ; CLK_50M             ; 3.903  ; 3.814  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[20]        ; CLK_50M             ; 4.306  ; 4.203  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[21]        ; CLK_50M             ; 4.462  ; 4.331  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[22]        ; CLK_50M             ; 3.897  ; 3.816  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[23]        ; CLK_50M             ; 3.903  ; 3.814  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A                ; CLK_50M             ; 3.850  ; 3.762  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B                ; CLK_50M             ; 4.514  ; 4.391  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A                ; CLK_50M             ; 3.906  ; 3.808  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B                ; CLK_50M             ; 4.239  ; 4.129  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A                ; CLK_50M             ; 3.892  ; 3.805  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B                ; CLK_50M             ; 3.903  ; 3.804  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A                ; CLK_50M             ; 3.910  ; 3.820  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B                ; CLK_50M             ; 3.869  ; 3.780  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A                ; CLK_50M             ; 3.893  ; 3.813  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B                ; CLK_50M             ; 3.828  ; 3.746  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A                ; CLK_50M             ; 3.889  ; 3.800  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B                ; CLK_50M             ; 3.622  ; 3.602  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A                ; CLK_50M             ; 3.922  ; 3.841  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B                ; CLK_50M             ; 3.829  ; 3.740  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A                ; CLK_50M             ; 4.205  ; 4.182  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B                ; CLK_50M             ; 3.890  ; 3.799  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A                ; CLK_50M             ; 4.964  ; 4.814  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B                ; CLK_50M             ; 3.845  ; 3.756  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A               ; CLK_50M             ; 3.755  ; 3.749  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B               ; CLK_50M             ; 3.575  ; 3.552  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A               ; CLK_50M             ; 3.885  ; 3.788  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B               ; CLK_50M             ; 3.887  ; 3.791  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A               ; CLK_50M             ; 4.827  ; 4.654  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B               ; CLK_50M             ; 3.861  ; 3.772  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A               ; CLK_50M             ; 3.860  ; 3.773  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B               ; CLK_50M             ; 3.913  ; 3.819  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A               ; CLK_50M             ; 3.841  ; 3.751  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B               ; CLK_50M             ; 3.863  ; 3.774  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A               ; CLK_50M             ; 3.882  ; 3.786  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B               ; CLK_50M             ; 3.884  ; 3.788  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A               ; CLK_50M             ; 4.526  ; 4.361  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B               ; CLK_50M             ; 3.856  ; 3.767  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A               ; CLK_50M             ; 4.172  ; 4.156  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B               ; CLK_50M             ; 3.766  ; 3.759  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A               ; CLK_50M             ; 3.903  ; 3.816  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B               ; CLK_50M             ; 3.873  ; 3.788  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A               ; CLK_50M             ; 4.125  ; 4.084  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B               ; CLK_50M             ; 3.785  ; 3.780  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A               ; CLK_50M             ; 3.880  ; 3.792  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B               ; CLK_50M             ; 4.508  ; 4.349  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A               ; CLK_50M             ; 3.779  ; 3.775  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B               ; CLK_50M             ; 3.785  ; 3.778  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A               ; CLK_50M             ; 3.865  ; 3.777  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B               ; CLK_50M             ; 3.912  ; 3.813  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A               ; CLK_50M             ; 3.874  ; 3.785  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B               ; CLK_50M             ; 3.794  ; 3.791  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A               ; CLK_50M             ; 3.869  ; 3.782  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B               ; CLK_50M             ; 3.921  ; 3.825  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.804 ; 12.296 ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; ARM_FPGA_DATA ; CLK_50M    ; 5.450 ; 5.375 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A          ; CLK_50M    ; 4.524 ; 4.411 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B          ; CLK_50M    ; 4.520 ; 4.407 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A          ; CLK_50M    ; 4.522 ; 4.409 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B          ; CLK_50M    ; 4.553 ; 4.440 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A          ; CLK_50M    ; 4.503 ; 4.390 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B          ; CLK_50M    ; 4.493 ; 4.380 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A          ; CLK_50M    ; 4.535 ; 4.422 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B          ; CLK_50M    ; 4.535 ; 4.422 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A          ; CLK_50M    ; 4.522 ; 4.409 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B          ; CLK_50M    ; 4.538 ; 4.425 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A          ; CLK_50M    ; 4.528 ; 4.415 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B          ; CLK_50M    ; 4.218 ; 4.126 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A          ; CLK_50M    ; 4.487 ; 4.374 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B          ; CLK_50M    ; 4.786 ; 4.673 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A          ; CLK_50M    ; 4.396 ; 4.321 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B          ; CLK_50M    ; 4.605 ; 4.492 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A          ; CLK_50M    ; 4.505 ; 4.392 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B          ; CLK_50M    ; 4.502 ; 4.389 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A         ; CLK_50M    ; 4.357 ; 4.282 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B         ; CLK_50M    ; 4.174 ; 4.082 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A         ; CLK_50M    ; 4.518 ; 4.405 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B         ; CLK_50M    ; 4.531 ; 4.418 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A         ; CLK_50M    ; 4.363 ; 4.288 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B         ; CLK_50M    ; 4.546 ; 4.433 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A         ; CLK_50M    ; 4.563 ; 4.450 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B         ; CLK_50M    ; 4.513 ; 4.400 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A         ; CLK_50M    ; 4.538 ; 4.425 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B         ; CLK_50M    ; 4.556 ; 4.443 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A         ; CLK_50M    ; 4.525 ; 4.412 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B         ; CLK_50M    ; 4.519 ; 4.406 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A         ; CLK_50M    ; 4.497 ; 4.384 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B         ; CLK_50M    ; 4.501 ; 4.388 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A         ; CLK_50M    ; 4.403 ; 4.328 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B         ; CLK_50M    ; 4.396 ; 4.321 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A         ; CLK_50M    ; 4.541 ; 4.428 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B         ; CLK_50M    ; 4.527 ; 4.414 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A         ; CLK_50M    ; 4.404 ; 4.329 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B         ; CLK_50M    ; 5.377 ; 5.302 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A         ; CLK_50M    ; 4.556 ; 4.443 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B         ; CLK_50M    ; 4.531 ; 4.418 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A         ; CLK_50M    ; 4.412 ; 4.337 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B         ; CLK_50M    ; 4.405 ; 4.330 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A         ; CLK_50M    ; 4.541 ; 4.428 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B         ; CLK_50M    ; 4.549 ; 4.436 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A         ; CLK_50M    ; 4.572 ; 4.459 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B         ; CLK_50M    ; 4.413 ; 4.338 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A         ; CLK_50M    ; 4.539 ; 4.426 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B         ; CLK_50M    ; 4.536 ; 4.423 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; ARM_FPGA_DATA ; CLK_50M    ; 4.866 ; 4.791 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A          ; CLK_50M    ; 3.934 ; 3.821 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B          ; CLK_50M    ; 3.931 ; 3.818 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A          ; CLK_50M    ; 3.933 ; 3.820 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B          ; CLK_50M    ; 3.963 ; 3.850 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A          ; CLK_50M    ; 3.914 ; 3.801 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B          ; CLK_50M    ; 3.904 ; 3.791 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A          ; CLK_50M    ; 3.945 ; 3.832 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B          ; CLK_50M    ; 3.946 ; 3.833 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A          ; CLK_50M    ; 3.932 ; 3.819 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B          ; CLK_50M    ; 3.948 ; 3.835 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A          ; CLK_50M    ; 3.938 ; 3.825 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B          ; CLK_50M    ; 3.675 ; 3.583 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A          ; CLK_50M    ; 3.899 ; 3.786 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B          ; CLK_50M    ; 4.187 ; 4.074 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A          ; CLK_50M    ; 3.854 ; 3.779 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B          ; CLK_50M    ; 4.012 ; 3.899 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A          ; CLK_50M    ; 3.916 ; 3.803 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B          ; CLK_50M    ; 3.912 ; 3.799 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A         ; CLK_50M    ; 3.816 ; 3.741 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B         ; CLK_50M    ; 3.633 ; 3.541 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A         ; CLK_50M    ; 3.929 ; 3.816 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B         ; CLK_50M    ; 3.941 ; 3.828 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A         ; CLK_50M    ; 3.822 ; 3.747 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B         ; CLK_50M    ; 3.956 ; 3.843 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A         ; CLK_50M    ; 3.973 ; 3.860 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B         ; CLK_50M    ; 3.924 ; 3.811 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A         ; CLK_50M    ; 3.948 ; 3.835 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B         ; CLK_50M    ; 3.965 ; 3.852 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A         ; CLK_50M    ; 3.936 ; 3.823 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B         ; CLK_50M    ; 3.930 ; 3.817 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A         ; CLK_50M    ; 3.908 ; 3.795 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B         ; CLK_50M    ; 3.912 ; 3.799 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A         ; CLK_50M    ; 3.861 ; 3.786 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B         ; CLK_50M    ; 3.854 ; 3.779 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A         ; CLK_50M    ; 3.951 ; 3.838 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B         ; CLK_50M    ; 3.938 ; 3.825 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A         ; CLK_50M    ; 3.861 ; 3.786 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B         ; CLK_50M    ; 4.796 ; 4.721 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A         ; CLK_50M    ; 3.965 ; 3.852 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B         ; CLK_50M    ; 3.942 ; 3.829 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A         ; CLK_50M    ; 3.869 ; 3.794 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B         ; CLK_50M    ; 3.863 ; 3.788 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A         ; CLK_50M    ; 3.951 ; 3.838 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B         ; CLK_50M    ; 3.958 ; 3.845 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A         ; CLK_50M    ; 3.981 ; 3.868 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B         ; CLK_50M    ; 3.870 ; 3.795 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A         ; CLK_50M    ; 3.949 ; 3.836 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B         ; CLK_50M    ; 3.945 ; 3.832 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+
; ARM_FPGA_DATA ; CLK_50M    ; 5.299     ; 5.374     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A          ; CLK_50M    ; 4.372     ; 4.485     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B          ; CLK_50M    ; 4.366     ; 4.479     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A          ; CLK_50M    ; 4.371     ; 4.484     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B          ; CLK_50M    ; 4.400     ; 4.513     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A          ; CLK_50M    ; 4.345     ; 4.458     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B          ; CLK_50M    ; 4.342     ; 4.455     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A          ; CLK_50M    ; 4.381     ; 4.494     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B          ; CLK_50M    ; 4.385     ; 4.498     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A          ; CLK_50M    ; 4.355     ; 4.468     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B          ; CLK_50M    ; 4.385     ; 4.498     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A          ; CLK_50M    ; 4.370     ; 4.483     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B          ; CLK_50M    ; 4.132     ; 4.224     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A          ; CLK_50M    ; 4.335     ; 4.448     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B          ; CLK_50M    ; 4.675     ; 4.788     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A          ; CLK_50M    ; 4.332     ; 4.407     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B          ; CLK_50M    ; 4.442     ; 4.555     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A          ; CLK_50M    ; 4.347     ; 4.460     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B          ; CLK_50M    ; 4.352     ; 4.465     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A         ; CLK_50M    ; 4.289     ; 4.364     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B         ; CLK_50M    ; 4.089     ; 4.181     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A         ; CLK_50M    ; 4.364     ; 4.477     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B         ; CLK_50M    ; 4.377     ; 4.490     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A         ; CLK_50M    ; 4.292     ; 4.367     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B         ; CLK_50M    ; 4.380     ; 4.493     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A         ; CLK_50M    ; 4.399     ; 4.512     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B         ; CLK_50M    ; 4.356     ; 4.469     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A         ; CLK_50M    ; 4.380     ; 4.493     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B         ; CLK_50M    ; 4.388     ; 4.501     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A         ; CLK_50M    ; 4.370     ; 4.483     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B         ; CLK_50M    ; 4.362     ; 4.475     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A         ; CLK_50M    ; 4.345     ; 4.458     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B         ; CLK_50M    ; 4.343     ; 4.456     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A         ; CLK_50M    ; 4.336     ; 4.411     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B         ; CLK_50M    ; 4.332     ; 4.407     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A         ; CLK_50M    ; 4.385     ; 4.498     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B         ; CLK_50M    ; 4.377     ; 4.490     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A         ; CLK_50M    ; 4.340     ; 4.415     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B         ; CLK_50M    ; 5.191     ; 5.266     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A         ; CLK_50M    ; 4.404     ; 4.517     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B         ; CLK_50M    ; 4.375     ; 4.488     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A         ; CLK_50M    ; 4.344     ; 4.419     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B         ; CLK_50M    ; 4.341     ; 4.416     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A         ; CLK_50M    ; 4.384     ; 4.497     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B         ; CLK_50M    ; 4.395     ; 4.508     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A         ; CLK_50M    ; 4.405     ; 4.518     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B         ; CLK_50M    ; 4.344     ; 4.419     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A         ; CLK_50M    ; 4.385     ; 4.498     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B         ; CLK_50M    ; 4.383     ; 4.496     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+
; ARM_FPGA_DATA ; CLK_50M    ; 4.717     ; 4.792     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A          ; CLK_50M    ; 3.784     ; 3.897     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B          ; CLK_50M    ; 3.779     ; 3.892     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A          ; CLK_50M    ; 3.783     ; 3.896     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B          ; CLK_50M    ; 3.811     ; 3.924     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A          ; CLK_50M    ; 3.758     ; 3.871     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B          ; CLK_50M    ; 3.755     ; 3.868     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A          ; CLK_50M    ; 3.793     ; 3.906     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B          ; CLK_50M    ; 3.797     ; 3.910     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A          ; CLK_50M    ; 3.767     ; 3.880     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B          ; CLK_50M    ; 3.796     ; 3.909     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A          ; CLK_50M    ; 3.783     ; 3.896     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B          ; CLK_50M    ; 3.589     ; 3.681     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A          ; CLK_50M    ; 3.748     ; 3.861     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B          ; CLK_50M    ; 4.075     ; 4.188     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A          ; CLK_50M    ; 3.789     ; 3.864     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B          ; CLK_50M    ; 3.851     ; 3.964     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A          ; CLK_50M    ; 3.760     ; 3.873     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B          ; CLK_50M    ; 3.764     ; 3.877     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A         ; CLK_50M    ; 3.748     ; 3.823     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B         ; CLK_50M    ; 3.548     ; 3.640     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A         ; CLK_50M    ; 3.776     ; 3.889     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B         ; CLK_50M    ; 3.789     ; 3.902     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A         ; CLK_50M    ; 3.751     ; 3.826     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B         ; CLK_50M    ; 3.792     ; 3.905     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A         ; CLK_50M    ; 3.810     ; 3.923     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B         ; CLK_50M    ; 3.769     ; 3.882     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A         ; CLK_50M    ; 3.792     ; 3.905     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B         ; CLK_50M    ; 3.799     ; 3.912     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A         ; CLK_50M    ; 3.782     ; 3.895     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B         ; CLK_50M    ; 3.775     ; 3.888     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A         ; CLK_50M    ; 3.758     ; 3.871     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B         ; CLK_50M    ; 3.757     ; 3.870     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A         ; CLK_50M    ; 3.793     ; 3.868     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B         ; CLK_50M    ; 3.789     ; 3.864     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A         ; CLK_50M    ; 3.796     ; 3.909     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B         ; CLK_50M    ; 3.789     ; 3.902     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A         ; CLK_50M    ; 3.796     ; 3.871     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B         ; CLK_50M    ; 4.614     ; 4.689     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A         ; CLK_50M    ; 3.815     ; 3.928     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B         ; CLK_50M    ; 3.787     ; 3.900     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A         ; CLK_50M    ; 3.802     ; 3.877     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B         ; CLK_50M    ; 3.798     ; 3.873     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A         ; CLK_50M    ; 3.795     ; 3.908     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B         ; CLK_50M    ; 3.806     ; 3.919     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A         ; CLK_50M    ; 3.817     ; 3.930     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B         ; CLK_50M    ; 3.801     ; 3.876     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A         ; CLK_50M    ; 3.797     ; 3.910     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B         ; CLK_50M    ; 3.794     ; 3.907     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 70.57 MHz ; 70.57 MHz       ; altera_reserved_tck                                  ;      ;
; 88.52 MHz ; 88.52 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.297 ; -81.811       ;
; altera_reserved_tck                                  ; 42.915 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.382 ; 0.000         ;
; altera_reserved_tck                                  ; 0.401 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.713  ; 0.000         ;
; altera_reserved_tck                                  ; 48.083 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                  ; 1.249 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.465 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.666  ; 0.000         ;
; CLK_50M                                              ; 9.855  ; 0.000         ;
; altera_reserved_tck                                  ; 49.248 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+--------+-----------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.297 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.318      ; 11.637     ;
; -1.297 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.318      ; 11.637     ;
; -1.297 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.318      ; 11.637     ;
; -1.297 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.318      ; 11.637     ;
; -1.263 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.331      ; 11.616     ;
; -1.263 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.331      ; 11.616     ;
; -1.263 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.331      ; 11.616     ;
; -1.263 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.331      ; 11.616     ;
; -1.180 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 11.534     ;
; -1.180 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 11.534     ;
; -1.180 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 11.534     ;
; -1.180 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 11.534     ;
; -1.109 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.318      ; 11.449     ;
; -1.109 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.318      ; 11.449     ;
; -1.109 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.318      ; 11.449     ;
; -1.109 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.318      ; 11.449     ;
; -1.068 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 11.404     ;
; -1.068 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 11.404     ;
; -1.068 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 11.404     ;
; -1.068 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 11.404     ;
; -1.045 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 11.399     ;
; -1.045 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 11.399     ;
; -1.045 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 11.399     ;
; -1.045 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 11.399     ;
; -1.034 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 11.383     ;
; -1.034 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 11.383     ;
; -1.034 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 11.383     ;
; -1.034 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 11.383     ;
; -0.951 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.328      ; 11.301     ;
; -0.951 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.328      ; 11.301     ;
; -0.951 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.328      ; 11.301     ;
; -0.951 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.328      ; 11.301     ;
; -0.944 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[5] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 11.285     ;
; -0.944 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[5] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 11.285     ;
; -0.944 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[5] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 11.285     ;
; -0.944 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[5] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 11.285     ;
; -0.934 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[6] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 11.275     ;
; -0.934 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[6] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 11.275     ;
; -0.934 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[6] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 11.275     ;
; -0.934 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[6] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 11.275     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.918 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.369      ; 11.309     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.908 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 11.302     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.884 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.382      ; 11.288     ;
; -0.880 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 11.216     ;
; -0.880 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 11.216     ;
; -0.880 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 11.216     ;
; -0.880 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 11.216     ;
; -0.874 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.385      ; 11.281     ;
; -0.874 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.385      ; 11.281     ;
; -0.874 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.385      ; 11.281     ;
; -0.874 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.385      ; 11.281     ;
; -0.874 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.385      ; 11.281     ;
; -0.874 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.385      ; 11.281     ;
; -0.874 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.385      ; 11.281     ;
; -0.874 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.385      ; 11.281     ;
+--------+-----------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.387      ; 7.494      ;
; 42.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 7.494      ;
; 42.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.387      ; 7.450      ;
; 42.978 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.367      ; 7.411      ;
; 43.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.387      ; 7.193      ;
; 43.420 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.398      ; 7.000      ;
; 43.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 6.937      ;
; 43.531 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.376      ; 6.867      ;
; 43.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 6.824      ;
; 43.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 6.716      ;
; 43.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 6.662      ;
; 43.777 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.393      ; 6.638      ;
; 44.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.393      ; 6.262      ;
; 44.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 6.141      ;
; 44.453 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 5.963      ;
; 44.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 5.958      ;
; 44.605 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.387      ; 5.804      ;
; 44.868 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.384      ; 5.538      ;
; 44.961 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.384      ; 5.445      ;
; 45.252 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 5.164      ;
; 46.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 3.880      ;
; 46.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 3.700      ;
; 47.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 3.341      ;
; 47.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.387      ; 3.295      ;
; 47.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.388      ; 2.932      ;
; 47.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 2.743      ;
; 48.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.388      ; 2.396      ;
; 49.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 0.816      ;
; 92.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.224      ;
; 92.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.224      ;
; 92.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.224      ;
; 92.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.224      ;
; 92.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.224      ;
; 92.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.224      ;
; 92.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.224      ;
; 92.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.224      ;
; 92.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.209      ;
; 92.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.209      ;
; 92.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.209      ;
; 92.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.209      ;
; 92.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.209      ;
; 92.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.209      ;
; 92.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.164      ;
; 92.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.164      ;
; 92.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.164      ;
; 92.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.164      ;
; 92.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.164      ;
; 92.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.164      ;
; 92.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.164      ;
; 92.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.164      ;
; 92.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.164      ;
; 92.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.164      ;
; 92.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.164      ;
; 92.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.999      ;
; 92.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.999      ;
; 92.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.999      ;
; 92.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.999      ;
; 92.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.999      ;
; 92.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.999      ;
; 92.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.999      ;
; 92.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.999      ;
; 92.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.984      ;
; 92.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.984      ;
; 92.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.984      ;
; 92.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.984      ;
; 92.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.984      ;
; 92.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.984      ;
; 93.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.939      ;
; 93.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.939      ;
; 93.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.939      ;
; 93.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.939      ;
; 93.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.939      ;
; 93.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.939      ;
; 93.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.939      ;
; 93.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.939      ;
; 93.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.939      ;
; 93.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.939      ;
; 93.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.939      ;
; 93.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.885      ;
; 93.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.885      ;
; 93.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.885      ;
; 93.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.885      ;
; 93.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.885      ;
; 93.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.885      ;
; 93.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.885      ;
; 93.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.885      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.870      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.870      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.870      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.870      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.870      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.870      ;
; 93.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.825      ;
; 93.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.825      ;
; 93.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.825      ;
; 93.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.825      ;
; 93.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.825      ;
; 93.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.825      ;
; 93.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.825      ;
; 93.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.825      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.382 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_condition[0]                                                                                                                                                                         ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_condition[0]                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.384 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[7]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[7]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[6]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[6]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[5]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[5]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[4]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[4]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[3]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[3]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[2]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[2]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[1]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[1]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[0]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[0]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.396 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.047      ;
; 0.397 ; VIRTUAL_DY:VIRTUAL_DY_inst|trigger                                                                                                                                                                                         ; VIRTUAL_DY:VIRTUAL_DY_inst|trigger                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.684      ;
; 0.398 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.049      ;
; 0.400 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt1|code_out                                                                                                                                                            ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt1|code_out                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                                                     ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                                               ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                                                         ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|sig_par_5b[0]                                                                                                                                          ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|sig_par_5b[0]                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|ser_data_cnt[1]                                                                                                                                        ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|ser_data_cnt[1]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[4]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[4]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[1]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[1]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[2]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[2]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[3]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[3]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[7]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[7]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[5]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[5]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[6]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[6]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[0]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[0]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[2]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[2]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[0]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[0]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[1]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[1]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|ser_data                                                                                                                                                                                ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|ser_data                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|empty_error                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|empty_error                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|empty_error                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|empty_error                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|sensor_delay_fall                                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|sensor_delay_fall                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|sensor_delay_rise                                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|sensor_delay_rise                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_rise.COUNTING                                                                                                                                                               ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_rise.COUNTING                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_fall.COUNTING                                                                                                                                                               ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_fall.COUNTING                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_rise.IDLE                                                                                                                                                                   ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_rise.IDLE                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_fall.IDLE                                                                                                                                                                   ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_fall.IDLE                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                                                         ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|printdye_en                                                                                                                                                                             ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|printdye_en                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VIRTUAL_DY:VIRTUAL_DY_inst|gen_dy                                                                                                                                                                                          ; VIRTUAL_DY:VIRTUAL_DY_inst|gen_dy                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; CoorGen:CoorGen_inst|pass_dir1                                                                                                                                                                                             ; CoorGen:CoorGen_inst|pass_dir1                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|Encoder_A_Filted                                                                                                                                  ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|Encoder_A_Filted                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|outen                                                                                                                                                                                   ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|outen                                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_counter[0]                                                                                                                                                                        ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_counter[0]                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|rd_valid                                                                                                                                               ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|rd_valid                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|serialize_fsm.SEND_SYN_HEAD                                                                                                                            ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|serialize_fsm.SEND_SYN_HEAD                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|sensor_delay_rise                                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|sensor_delay_rise                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|sensor_delay_fall                                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|sensor_delay_fall                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_fall.IDLE                                                                                                                                                                   ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_fall.IDLE                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_fall.COUNTING                                                                                                                                                               ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_fall.COUNTING                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_rise.IDLE                                                                                                                                                                   ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_rise.IDLE                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_rise.COUNTING                                                                                                                                                               ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_rise.COUNTING                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt2|code_out                                                                                                                                                            ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt2|code_out                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt3|code_out                                                                                                                                                            ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt3|code_out                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|Encoder_B_Filted                                                                                                                                  ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|Encoder_B_Filted                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[0]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[0]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[2]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[2]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[1]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[1]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                                                     ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|size_origin2                                                                                                                                                                              ; SELECT_OUT_DY:SELECT_OUT_DY_inst|size_origin2                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|size_origin1                                                                                                                                                                              ; SELECT_OUT_DY:SELECT_OUT_DY_inst|size_origin1                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                                                                                                                                            ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Ch2_SPR_XPRTSize_Wr_en                                                                                                                                                                  ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Ch2_SPR_XPRTSize_Wr_en                                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                                               ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Ch1_SPR_XPRTSize_Wr_en                                                                                                                                                                  ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Ch1_SPR_XPRTSize_Wr_en                                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                                                                                                                                            ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.054      ;
; 0.404 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.058      ;
; 0.411 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.062      ;
; 0.415 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|rd_ptr_lsb                                                             ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|rd_ptr_lsb                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; led_cnt[0]                                                                                                                                                                                                                 ; led_cnt[0]                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|ser_data_cnt[0]                                                                                                                                        ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|ser_data_cnt[0]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.716      ;
; 0.456 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.724      ;
; 0.459 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.726      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.733      ;
; 0.469 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                    ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                    ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.474 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.742      ;
; 0.474 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.743      ;
; 0.475 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.477 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.713 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[31]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.196      ;
; 5.713 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[30]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.196      ;
; 5.713 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[29]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.196      ;
; 5.713 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[28]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.196      ;
; 5.713 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[27]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.196      ;
; 5.713 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[26]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.196      ;
; 5.713 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[25]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.196      ;
; 5.713 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[24]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.196      ;
; 5.715 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|wr_reg                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.204      ;
; 6.087 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|ser_data                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.852      ;
; 6.087 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[6]                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.852      ;
; 6.087 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[5]                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.852      ;
; 6.087 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[4]                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.852      ;
; 6.087 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[3]                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.852      ;
; 6.087 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[2]                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.852      ;
; 6.087 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[1]                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.852      ;
; 6.087 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[0]                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.852      ;
; 6.087 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[7]                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.852      ;
; 6.087 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|crc_en                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.852      ;
; 6.087 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|L2_Heat_clk                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.852      ;
; 6.087 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|L1_Heat_clk                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.852      ;
; 6.363 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[5]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.566      ;
; 6.378 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[22]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.566      ;
; 6.378 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[21]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.566      ;
; 6.378 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[12]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.566      ;
; 6.378 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[8]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.566      ;
; 6.378 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[16]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.566      ;
; 6.406 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[3]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.531      ;
; 6.406 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[2]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.531      ;
; 6.406 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[1]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.531      ;
; 6.432 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[9]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.508      ;
; 6.432 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[8]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.508      ;
; 6.472 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[12]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.476      ;
; 6.472 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[14]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.476      ;
; 6.472 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[13]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.476      ;
; 6.472 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[15]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.476      ;
; 6.472 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[11]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.476      ;
; 6.472 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[10]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.476      ;
; 6.479 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[13]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.466      ;
; 6.479 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[15]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.466      ;
; 6.479 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[14]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.466      ;
; 6.500 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[7]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.451      ;
; 6.500 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[5]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.451      ;
; 6.500 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[6]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.451      ;
; 6.500 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[4]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.451      ;
; 6.592 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr      ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 3.371      ;
; 6.592 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr      ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 3.371      ;
; 6.592 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr      ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 3.371      ;
; 6.592 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr      ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 3.371      ;
; 6.592 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr      ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 3.371      ;
; 6.592 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr      ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 3.371      ;
; 6.592 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr      ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 3.371      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[16]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.276      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[17]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.276      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[18]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.276      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[19]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.276      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[20]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.276      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[21]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.275      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[22]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.276      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[23]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.276      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[24]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.276      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[25]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.276      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[26]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.276      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[27]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.276      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[28]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.276      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[29]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.276      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[30]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.276      ;
; 6.674 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[31]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.275      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_en                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.270      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[0]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[1]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[2]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[3]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[4]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[5]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[6]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[7]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[8]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[9]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[10]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[11]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[12]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[13]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[14]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[15]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_condition[1]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.270      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[0]                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.269      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[1]                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[3]                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.264      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[4]                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.264      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[5]                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.264      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[6]                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.264      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[8]                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.264      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[9]                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.269      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[10]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.264      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[11]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.266      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[12]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.264      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[13]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.264      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[14]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.264      ;
; 6.675 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[15]                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.264      ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 2.329      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.005      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.005      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.005      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.005      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.005      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.005      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.005      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.005      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.005      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.005      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.005      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.005      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.005      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.004      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.004      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.004      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.004      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.004      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.004      ;
; 95.975 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.004      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.979      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.993      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.993      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.993      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.993      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.993      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.986      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.986      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.986      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.986      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.986      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.986      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.986      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.986      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.994      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.994      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.994      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.994      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.994      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.005      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.005      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.005      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.005      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.005      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.005      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.005      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.005      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.005      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.993      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.993      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.993      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.993      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.993      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.993      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.993      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.992      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.991      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.991      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.991      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.991      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.991      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.991      ;
; 95.976 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.994      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.516      ;
; 1.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.741      ;
; 1.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.747      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.005      ;
; 1.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.013      ;
; 1.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.013      ;
; 1.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.013      ;
; 1.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.013      ;
; 1.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.013      ;
; 1.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.013      ;
; 1.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.090      ;
; 3.376 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.673      ;
; 3.376 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.673      ;
; 3.376 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.673      ;
; 3.376 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.673      ;
; 3.376 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.673      ;
; 3.376 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.673      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.660      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.660      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.667      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.667      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.667      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.667      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.667      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.667      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.667      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.667      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.667      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.667      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.667      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.667      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.667      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.659      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.660      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.660      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.660      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.660      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.660      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.660      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.660      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.660      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.660      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.660      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.659      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.659      ;
; 3.377 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.660      ;
; 3.378 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.668      ;
; 3.378 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.668      ;
; 3.378 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.668      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.674      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.673      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.673      ;
; 3.386 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.673      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.465 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.734      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.644 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.721 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.025      ;
; 1.721 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.025      ;
; 1.721 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.025      ;
; 1.721 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.025      ;
; 1.721 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.025      ;
; 1.721 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.025      ;
; 1.721 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.025      ;
; 1.721 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.025      ;
; 1.721 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.025      ;
; 1.721 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.025      ;
; 1.721 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.025      ;
; 1.723 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 2.028      ;
; 1.723 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 2.028      ;
; 1.723 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 2.028      ;
; 1.723 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 2.028      ;
; 1.723 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 2.028      ;
; 1.723 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 2.028      ;
; 1.792 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_2_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.090      ;
; 1.792 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_1_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.090      ;
; 1.792 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|empty_dff                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.090      ;
; 1.792 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.090      ;
; 1.792 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|rd_ptr_lsb                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.090      ;
; 1.839 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 2.138      ;
; 1.839 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 2.138      ;
; 1.839 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 2.138      ;
; 1.839 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 2.138      ;
; 1.839 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 2.138      ;
; 1.839 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 2.138      ;
; 1.839 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 2.138      ;
; 1.839 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 2.138      ;
; 1.846 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|rd_ptr_lsb                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.130      ;
; 1.868 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.151      ;
; 1.868 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.151      ;
; 1.868 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.151      ;
; 1.868 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.151      ;
; 1.868 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.151      ;
; 1.868 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.151      ;
; 1.868 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.151      ;
; 1.868 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.151      ;
; 1.868 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.151      ;
; 1.868 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.151      ;
; 1.868 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.151      ;
; 2.179 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.472      ;
; 2.179 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.472      ;
; 2.179 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.472      ;
; 2.179 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.472      ;
; 2.179 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.472      ;
; 2.179 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.472      ;
; 2.196 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.462      ;
; 2.341 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst                                            ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_condition[0]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.547      ; 3.083      ;
; 2.349 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst                                            ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|control_condition[0]                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 3.087      ;
; 2.440 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_2_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.724      ;
; 2.440 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_1_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.724      ;
; 2.440 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|empty_dff                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.724      ;
; 2.440 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.724      ;
; 2.592 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[1]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.861      ;
; 2.592 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[2]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.861      ;
; 2.620 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.900      ;
; 2.620 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.900      ;
; 2.620 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.900      ;
; 2.620 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.900      ;
; 2.620 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.900      ;
; 2.620 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.900      ;
; 2.620 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.900      ;
; 2.656 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[0]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.937      ;
; 2.663 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[17]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.932      ;
; 2.663 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[7]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.932      ;
; 2.678 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[20]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.915      ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[0]  ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[10] ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[12] ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[14] ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[16] ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[17] ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[18] ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[1]  ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[21] ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[22] ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[24] ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[25] ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[27] ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[3]  ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[4]  ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[6]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CoorGen:CoorGen_inst|pass_dir1_r2                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PD_FIFO_rdreq_1        ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_condition[0]                              ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[16]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[18]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[19]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[20]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[21]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[22]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[23]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[24]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[25]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[26]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[30]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[32]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[33]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[34]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[35]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[38]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[39]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[43]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[44]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[46]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[47]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[48]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[50]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[51]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[55]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[56]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[58]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[61]                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[62]                             ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[0]         ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[1]         ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[2]         ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[3]         ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[4]         ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[5]         ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[6]         ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[7]         ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[32]                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[33]                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[34]                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[35]                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[36]                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[37]                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[38]                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[39]                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[40]                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[41]                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[42]                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[43]                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[44]                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[45]                                 ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[46]                                 ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_front_eye_coor[16]                   ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_front_eye_coor[18]                   ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CoorGen:CoorGen_inst|Coor_r2[6]                                                 ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|control_condition[0]                         ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_front_eye_coor[24]                   ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_front_eye_coor[25]                   ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CoorGen:CoorGen_inst|Coor_r2[0]                                                 ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[19] ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[20] ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[26] ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[2]  ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[8]  ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[0]  ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[10] ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[11] ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[12] ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[13] ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[15] ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[1]  ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[20] ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[2]  ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[3]  ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[4]  ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[5]  ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[6]  ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_50M'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; clk~input|o                                                    ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; clk~input|i                                                    ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; clk~input|o                                                    ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK_50M ; Rise       ; clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.248 ; 49.478       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a36~portb_address_reg0                                                                       ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.339 ; 49.555       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                   ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                    ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                   ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                   ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                   ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                   ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                   ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                   ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                    ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                    ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                    ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                    ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                    ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                    ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                    ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                    ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                    ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]               ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]               ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]               ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]               ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]               ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]               ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[0] ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[1] ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[2] ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[3] ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[4] ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[5] ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                          ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                          ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                          ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                          ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                          ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                          ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                          ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                    ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                    ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                    ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                    ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                         ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                         ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                         ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                         ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                        ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                        ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                        ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                        ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                 ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                 ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                 ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                 ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                 ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                 ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                 ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                  ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                  ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                  ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                  ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                  ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                  ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                  ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                  ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                   ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                            ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                            ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                            ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                            ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                            ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                             ;
; 49.385 ; 49.569       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; ARM_FPGA_CLK        ; CLK_50M             ; 4.553  ; 4.614  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_DATA       ; CLK_50M             ; 3.502  ; 3.723  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_SYNC       ; CLK_50M             ; 4.549  ; 4.618  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2A            ; CLK_50M             ; 5.382  ; 5.582  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2B            ; CLK_50M             ; 5.715  ; 5.707  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_I[*]         ; CLK_50M             ; 7.105  ; 7.170  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[1]        ; CLK_50M             ; 3.635  ; 3.879  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[2]        ; CLK_50M             ; 4.232  ; 4.328  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[4]        ; CLK_50M             ; 6.714  ; 6.798  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[5]        ; CLK_50M             ; 5.046  ; 5.183  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[6]        ; CLK_50M             ; 4.335  ; 4.490  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[7]        ; CLK_50M             ; 4.458  ; 4.614  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[9]        ; CLK_50M             ; 7.105  ; 7.170  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW0               ; CLK_50M             ; 10.917 ; 10.928 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW1               ; CLK_50M             ; 11.312 ; 11.389 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW2               ; CLK_50M             ; 11.059 ; 11.125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW3               ; CLK_50M             ; 9.795  ; 9.907  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW4               ; CLK_50M             ; 11.461 ; 11.438 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW5               ; CLK_50M             ; 10.910 ; 11.073 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; nRST                ; CLK_50M             ; 12.726 ; 12.892 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.218  ; 4.710  ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; 8.715  ; 8.900  ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; ARM_FPGA_CLK        ; CLK_50M             ; -3.827 ; -3.877 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_DATA       ; CLK_50M             ; -2.820 ; -3.023 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_SYNC       ; CLK_50M             ; -3.824 ; -3.881 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2A            ; CLK_50M             ; -4.535 ; -4.712 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2B            ; CLK_50M             ; -4.858 ; -4.829 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_I[*]         ; CLK_50M             ; -2.854 ; -3.060 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[1]        ; CLK_50M             ; -2.854 ; -3.060 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[2]        ; CLK_50M             ; -3.427 ; -3.492 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[4]        ; CLK_50M             ; -4.061 ; -4.145 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[5]        ; CLK_50M             ; -4.267 ; -4.372 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[6]        ; CLK_50M             ; -3.540 ; -3.683 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[7]        ; CLK_50M             ; -3.658 ; -3.802 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[9]        ; CLK_50M             ; -3.725 ; -3.811 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW0               ; CLK_50M             ; -5.457 ; -5.344 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW1               ; CLK_50M             ; -5.285 ; -5.193 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW2               ; CLK_50M             ; -5.302 ; -5.308 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW3               ; CLK_50M             ; -8.261 ; -8.306 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW4               ; CLK_50M             ; -5.013 ; -5.007 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW5               ; CLK_50M             ; -5.464 ; -5.417 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; nRST                ; CLK_50M             ; -3.849 ; -4.118 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.644  ; 0.375  ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; -2.573 ; -2.988 ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; ARM_FPGA_DATA       ; CLK_50M             ; 6.501  ; 6.206  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_RSV        ; CLK_50M             ; 7.302  ; 7.418  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FPGA_LED[*]         ; CLK_50M             ; 5.570  ; 5.200  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[0]        ; CLK_50M             ; 4.202  ; 4.072  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[1]        ; CLK_50M             ; 5.570  ; 5.200  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_O[*]         ; CLK_50M             ; 5.295  ; 5.030  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[1]        ; CLK_50M             ; 4.735  ; 5.030  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[2]        ; CLK_50M             ; 5.295  ; 4.940  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Lorigin[*]          ; CLK_50M             ; 6.455  ; 6.151  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[0]         ; CLK_50M             ; 6.455  ; 6.151  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[1]         ; CLK_50M             ; 5.235  ; 4.974  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[2]         ; CLK_50M             ; 4.641  ; 4.491  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[3]         ; CLK_50M             ; 5.371  ; 5.103  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[4]         ; CLK_50M             ; 4.328  ; 4.243  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[5]         ; CLK_50M             ; 6.107  ; 5.795  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[6]         ; CLK_50M             ; 5.513  ; 5.190  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[7]         ; CLK_50M             ; 5.352  ; 5.121  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[8]         ; CLK_50M             ; 4.534  ; 4.335  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[9]         ; CLK_50M             ; 4.290  ; 4.164  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[10]        ; CLK_50M             ; 4.268  ; 4.154  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[11]        ; CLK_50M             ; 4.476  ; 4.298  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[12]        ; CLK_50M             ; 4.545  ; 4.341  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[13]        ; CLK_50M             ; 5.001  ; 4.755  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[14]        ; CLK_50M             ; 4.640  ; 4.448  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[15]        ; CLK_50M             ; 4.281  ; 4.175  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[16]        ; CLK_50M             ; 4.165  ; 4.024  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[17]        ; CLK_50M             ; 4.439  ; 4.220  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[18]        ; CLK_50M             ; 4.429  ; 4.209  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[19]        ; CLK_50M             ; 4.160  ; 4.009  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[20]        ; CLK_50M             ; 4.570  ; 4.356  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[21]        ; CLK_50M             ; 4.735  ; 4.487  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[22]        ; CLK_50M             ; 4.153  ; 4.011  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[23]        ; CLK_50M             ; 4.161  ; 4.009  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A                ; CLK_50M             ; 4.107  ; 3.961  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B                ; CLK_50M             ; 4.780  ; 4.540  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A                ; CLK_50M             ; 4.166  ; 4.005  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B                ; CLK_50M             ; 4.492  ; 4.304  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A                ; CLK_50M             ; 4.145  ; 3.998  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B                ; CLK_50M             ; 4.163  ; 3.999  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A                ; CLK_50M             ; 4.167  ; 4.016  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B                ; CLK_50M             ; 4.125  ; 3.978  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A                ; CLK_50M             ; 4.149  ; 4.006  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B                ; CLK_50M             ; 4.087  ; 3.944  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A                ; CLK_50M             ; 4.144  ; 3.997  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B                ; CLK_50M             ; 3.877  ; 3.816  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A                ; CLK_50M             ; 4.174  ; 4.033  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B                ; CLK_50M             ; 4.084  ; 3.937  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A                ; CLK_50M             ; 4.448  ; 4.353  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B                ; CLK_50M             ; 4.152  ; 3.996  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A                ; CLK_50M             ; 5.213  ; 4.944  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B                ; CLK_50M             ; 4.099  ; 3.953  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A               ; CLK_50M             ; 3.993  ; 3.943  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B               ; CLK_50M             ; 3.830  ; 3.770  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A               ; CLK_50M             ; 4.148  ; 3.983  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B               ; CLK_50M             ; 4.144  ; 3.986  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A               ; CLK_50M             ; 5.085  ; 4.786  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B               ; CLK_50M             ; 4.118  ; 3.971  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A               ; CLK_50M             ; 4.117  ; 3.968  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B               ; CLK_50M             ; 4.172  ; 4.012  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A               ; CLK_50M             ; 4.099  ; 3.951  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B               ; CLK_50M             ; 4.120  ; 3.973  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A               ; CLK_50M             ; 4.144  ; 3.985  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B               ; CLK_50M             ; 4.145  ; 3.987  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A               ; CLK_50M             ; 4.784  ; 4.517  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B               ; CLK_50M             ; 4.113  ; 3.966  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A               ; CLK_50M             ; 4.406  ; 4.327  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B               ; CLK_50M             ; 4.006  ; 3.954  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A               ; CLK_50M             ; 4.161  ; 4.012  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B               ; CLK_50M             ; 4.126  ; 3.983  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A               ; CLK_50M             ; 4.374  ; 4.257  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B               ; CLK_50M             ; 4.025  ; 3.974  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A               ; CLK_50M             ; 4.138  ; 3.987  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B               ; CLK_50M             ; 4.776  ; 4.502  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A               ; CLK_50M             ; 4.019  ; 3.968  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B               ; CLK_50M             ; 4.025  ; 3.973  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A               ; CLK_50M             ; 4.117  ; 3.972  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B               ; CLK_50M             ; 4.173  ; 4.008  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A               ; CLK_50M             ; 4.132  ; 3.980  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B               ; CLK_50M             ; 4.035  ; 3.985  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A               ; CLK_50M             ; 4.124  ; 3.979  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B               ; CLK_50M             ; 4.180  ; 4.020  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.372 ; 13.656 ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; ARM_FPGA_DATA       ; CLK_50M             ; 5.894  ; 5.609  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_RSV        ; CLK_50M             ; 5.328  ; 5.178  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FPGA_LED[*]         ; CLK_50M             ; 3.683  ; 3.556  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[0]        ; CLK_50M             ; 3.683  ; 3.556  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[1]        ; CLK_50M             ; 4.993  ; 4.636  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_O[*]         ; CLK_50M             ; 4.189  ; 4.389  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[1]        ; CLK_50M             ; 4.189  ; 4.473  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[2]        ; CLK_50M             ; 4.731  ; 4.389  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Lorigin[*]          ; CLK_50M             ; 3.636  ; 3.495  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[0]         ; CLK_50M             ; 5.846  ; 5.552  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[1]         ; CLK_50M             ; 4.674  ; 4.421  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[2]         ; CLK_50M             ; 4.104  ; 3.957  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[3]         ; CLK_50M             ; 4.804  ; 4.545  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[4]         ; CLK_50M             ; 3.804  ; 3.720  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[5]         ; CLK_50M             ; 5.511  ; 5.210  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[6]         ; CLK_50M             ; 4.941  ; 4.629  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[7]         ; CLK_50M             ; 4.786  ; 4.562  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[8]         ; CLK_50M             ; 3.998  ; 3.806  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[9]         ; CLK_50M             ; 3.770  ; 3.647  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[10]        ; CLK_50M             ; 3.749  ; 3.639  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[11]        ; CLK_50M             ; 3.945  ; 3.772  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[12]        ; CLK_50M             ; 4.011  ; 3.813  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[13]        ; CLK_50M             ; 4.451  ; 4.213  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[14]        ; CLK_50M             ; 4.105  ; 3.921  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[15]        ; CLK_50M             ; 3.761  ; 3.658  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[16]        ; CLK_50M             ; 3.648  ; 3.510  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[17]        ; CLK_50M             ; 3.910  ; 3.698  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[18]        ; CLK_50M             ; 3.901  ; 3.688  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[19]        ; CLK_50M             ; 3.642  ; 3.495  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[20]        ; CLK_50M             ; 4.039  ; 3.833  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[21]        ; CLK_50M             ; 4.192  ; 3.952  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[22]        ; CLK_50M             ; 3.636  ; 3.498  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[23]        ; CLK_50M             ; 3.643  ; 3.496  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A                ; CLK_50M             ; 3.592  ; 3.450  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B                ; CLK_50M             ; 4.237  ; 4.005  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A                ; CLK_50M             ; 3.648  ; 3.492  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B                ; CLK_50M             ; 3.960  ; 3.778  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A                ; CLK_50M             ; 3.627  ; 3.484  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B                ; CLK_50M             ; 3.646  ; 3.487  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A                ; CLK_50M             ; 3.648  ; 3.502  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B                ; CLK_50M             ; 3.608  ; 3.465  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A                ; CLK_50M             ; 3.631  ; 3.492  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B                ; CLK_50M             ; 3.572  ; 3.433  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A                ; CLK_50M             ; 3.628  ; 3.486  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B                ; CLK_50M             ; 3.368  ; 3.308  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A                ; CLK_50M             ; 3.655  ; 3.518  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B                ; CLK_50M             ; 3.569  ; 3.426  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A                ; CLK_50M             ; 3.923  ; 3.830  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B                ; CLK_50M             ; 3.633  ; 3.482  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A                ; CLK_50M             ; 4.653  ; 4.393  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B                ; CLK_50M             ; 3.583  ; 3.441  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A               ; CLK_50M             ; 3.485  ; 3.437  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B               ; CLK_50M             ; 3.322  ; 3.263  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A               ; CLK_50M             ; 3.630  ; 3.470  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B               ; CLK_50M             ; 3.627  ; 3.473  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A               ; CLK_50M             ; 4.534  ; 4.246  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B               ; CLK_50M             ; 3.603  ; 3.460  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A               ; CLK_50M             ; 3.602  ; 3.456  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B               ; CLK_50M             ; 3.655  ; 3.500  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A               ; CLK_50M             ; 3.583  ; 3.440  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B               ; CLK_50M             ; 3.605  ; 3.462  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A               ; CLK_50M             ; 3.627  ; 3.472  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B               ; CLK_50M             ; 3.628  ; 3.474  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A               ; CLK_50M             ; 4.241  ; 3.982  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B               ; CLK_50M             ; 3.598  ; 3.455  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A               ; CLK_50M             ; 3.882  ; 3.805  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B               ; CLK_50M             ; 3.498  ; 3.446  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A               ; CLK_50M             ; 3.643  ; 3.498  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B               ; CLK_50M             ; 3.610  ; 3.471  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A               ; CLK_50M             ; 3.851  ; 3.737  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B               ; CLK_50M             ; 3.516  ; 3.465  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A               ; CLK_50M             ; 3.621  ; 3.474  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B               ; CLK_50M             ; 4.234  ; 3.969  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A               ; CLK_50M             ; 3.509  ; 3.459  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B               ; CLK_50M             ; 3.516  ; 3.464  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A               ; CLK_50M             ; 3.601  ; 3.459  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B               ; CLK_50M             ; 3.655  ; 3.495  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A               ; CLK_50M             ; 3.614  ; 3.467  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B               ; CLK_50M             ; 3.526  ; 3.477  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A               ; CLK_50M             ; 3.608  ; 3.467  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B               ; CLK_50M             ; 3.661  ; 3.506  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.011 ; 11.303 ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; ARM_FPGA_DATA ; CLK_50M    ; 5.075 ; 4.986 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A          ; CLK_50M    ; 4.199 ; 4.092 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B          ; CLK_50M    ; 4.197 ; 4.090 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A          ; CLK_50M    ; 4.196 ; 4.089 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B          ; CLK_50M    ; 4.221 ; 4.114 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A          ; CLK_50M    ; 4.173 ; 4.066 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B          ; CLK_50M    ; 4.168 ; 4.061 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A          ; CLK_50M    ; 4.204 ; 4.097 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B          ; CLK_50M    ; 4.207 ; 4.100 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A          ; CLK_50M    ; 4.195 ; 4.088 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B          ; CLK_50M    ; 4.208 ; 4.101 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A          ; CLK_50M    ; 4.198 ; 4.091 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B          ; CLK_50M    ; 3.892 ; 3.795 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A          ; CLK_50M    ; 4.162 ; 4.055 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B          ; CLK_50M    ; 4.423 ; 4.316 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A          ; CLK_50M    ; 4.053 ; 3.964 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B          ; CLK_50M    ; 4.276 ; 4.169 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A          ; CLK_50M    ; 4.180 ; 4.073 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B          ; CLK_50M    ; 4.173 ; 4.066 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A         ; CLK_50M    ; 4.012 ; 3.923 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B         ; CLK_50M    ; 3.851 ; 3.754 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A         ; CLK_50M    ; 4.188 ; 4.081 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B         ; CLK_50M    ; 4.197 ; 4.090 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A         ; CLK_50M    ; 4.017 ; 3.928 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B         ; CLK_50M    ; 4.218 ; 4.111 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A         ; CLK_50M    ; 4.238 ; 4.131 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B         ; CLK_50M    ; 4.182 ; 4.075 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A         ; CLK_50M    ; 4.215 ; 4.108 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B         ; CLK_50M    ; 4.231 ; 4.124 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A         ; CLK_50M    ; 4.199 ; 4.092 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B         ; CLK_50M    ; 4.189 ; 4.082 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A         ; CLK_50M    ; 4.173 ; 4.066 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B         ; CLK_50M    ; 4.173 ; 4.066 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A         ; CLK_50M    ; 4.059 ; 3.970 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B         ; CLK_50M    ; 4.053 ; 3.964 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A         ; CLK_50M    ; 4.208 ; 4.101 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B         ; CLK_50M    ; 4.195 ; 4.088 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A         ; CLK_50M    ; 4.060 ; 3.971 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B         ; CLK_50M    ; 5.008 ; 4.919 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A         ; CLK_50M    ; 4.224 ; 4.117 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B         ; CLK_50M    ; 4.198 ; 4.091 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A         ; CLK_50M    ; 4.067 ; 3.978 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B         ; CLK_50M    ; 4.062 ; 3.973 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A         ; CLK_50M    ; 4.213 ; 4.106 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B         ; CLK_50M    ; 4.218 ; 4.111 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A         ; CLK_50M    ; 4.247 ; 4.140 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B         ; CLK_50M    ; 4.068 ; 3.979 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A         ; CLK_50M    ; 4.207 ; 4.100 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B         ; CLK_50M    ; 4.204 ; 4.097 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; ARM_FPGA_DATA ; CLK_50M    ; 4.553 ; 4.464 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A          ; CLK_50M    ; 3.665 ; 3.558 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B          ; CLK_50M    ; 3.663 ; 3.556 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A          ; CLK_50M    ; 3.661 ; 3.554 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B          ; CLK_50M    ; 3.685 ; 3.578 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A          ; CLK_50M    ; 3.639 ; 3.532 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B          ; CLK_50M    ; 3.634 ; 3.527 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A          ; CLK_50M    ; 3.668 ; 3.561 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B          ; CLK_50M    ; 3.672 ; 3.565 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A          ; CLK_50M    ; 3.661 ; 3.554 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B          ; CLK_50M    ; 3.673 ; 3.566 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A          ; CLK_50M    ; 3.663 ; 3.556 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B          ; CLK_50M    ; 3.412 ; 3.315 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A          ; CLK_50M    ; 3.629 ; 3.522 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B          ; CLK_50M    ; 3.879 ; 3.772 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A          ; CLK_50M    ; 3.574 ; 3.485 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B          ; CLK_50M    ; 3.738 ; 3.631 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A          ; CLK_50M    ; 3.645 ; 3.538 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B          ; CLK_50M    ; 3.639 ; 3.532 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A         ; CLK_50M    ; 3.533 ; 3.444 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B         ; CLK_50M    ; 3.372 ; 3.275 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A         ; CLK_50M    ; 3.654 ; 3.547 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B         ; CLK_50M    ; 3.662 ; 3.555 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A         ; CLK_50M    ; 3.538 ; 3.449 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B         ; CLK_50M    ; 3.684 ; 3.577 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A         ; CLK_50M    ; 3.702 ; 3.595 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B         ; CLK_50M    ; 3.648 ; 3.541 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A         ; CLK_50M    ; 3.679 ; 3.572 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B         ; CLK_50M    ; 3.695 ; 3.588 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A         ; CLK_50M    ; 3.665 ; 3.558 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B         ; CLK_50M    ; 3.655 ; 3.548 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A         ; CLK_50M    ; 3.639 ; 3.532 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B         ; CLK_50M    ; 3.640 ; 3.533 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A         ; CLK_50M    ; 3.579 ; 3.490 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B         ; CLK_50M    ; 3.574 ; 3.485 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A         ; CLK_50M    ; 3.673 ; 3.566 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B         ; CLK_50M    ; 3.662 ; 3.555 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A         ; CLK_50M    ; 3.580 ; 3.491 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B         ; CLK_50M    ; 4.489 ; 4.400 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A         ; CLK_50M    ; 3.689 ; 3.582 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B         ; CLK_50M    ; 3.664 ; 3.557 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A         ; CLK_50M    ; 3.586 ; 3.497 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B         ; CLK_50M    ; 3.582 ; 3.493 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A         ; CLK_50M    ; 3.678 ; 3.571 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B         ; CLK_50M    ; 3.683 ; 3.576 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A         ; CLK_50M    ; 3.710 ; 3.603 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B         ; CLK_50M    ; 3.588 ; 3.499 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A         ; CLK_50M    ; 3.672 ; 3.565 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B         ; CLK_50M    ; 3.669 ; 3.562 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+
; ARM_FPGA_DATA ; CLK_50M    ; 4.797     ; 4.886     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A          ; CLK_50M    ; 3.995     ; 4.102     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B          ; CLK_50M    ; 3.991     ; 4.098     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A          ; CLK_50M    ; 3.995     ; 4.102     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B          ; CLK_50M    ; 4.020     ; 4.127     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A          ; CLK_50M    ; 3.969     ; 4.076     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B          ; CLK_50M    ; 3.967     ; 4.074     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A          ; CLK_50M    ; 4.002     ; 4.109     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B          ; CLK_50M    ; 4.007     ; 4.114     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A          ; CLK_50M    ; 3.977     ; 4.084     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B          ; CLK_50M    ; 4.004     ; 4.111     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A          ; CLK_50M    ; 3.993     ; 4.100     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B          ; CLK_50M    ; 3.769     ; 3.866     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A          ; CLK_50M    ; 3.960     ; 4.067     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B          ; CLK_50M    ; 4.274     ; 4.381     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A          ; CLK_50M    ; 3.940     ; 4.029     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B          ; CLK_50M    ; 4.058     ; 4.165     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A          ; CLK_50M    ; 3.970     ; 4.077     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B          ; CLK_50M    ; 3.973     ; 4.080     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A         ; CLK_50M    ; 3.899     ; 3.988     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B         ; CLK_50M    ; 3.730     ; 3.827     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A         ; CLK_50M    ; 3.986     ; 4.093     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B         ; CLK_50M    ; 3.996     ; 4.103     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A         ; CLK_50M    ; 3.902     ; 3.991     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B         ; CLK_50M    ; 4.001     ; 4.108     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A         ; CLK_50M    ; 4.018     ; 4.125     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B         ; CLK_50M    ; 3.978     ; 4.085     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A         ; CLK_50M    ; 4.003     ; 4.110     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B         ; CLK_50M    ; 4.009     ; 4.116     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A         ; CLK_50M    ; 3.992     ; 4.099     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B         ; CLK_50M    ; 3.986     ; 4.093     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A         ; CLK_50M    ; 3.972     ; 4.079     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B         ; CLK_50M    ; 3.968     ; 4.075     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A         ; CLK_50M    ; 3.944     ; 4.033     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B         ; CLK_50M    ; 3.940     ; 4.029     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A         ; CLK_50M    ; 4.004     ; 4.111     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B         ; CLK_50M    ; 3.995     ; 4.102     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A         ; CLK_50M    ; 3.947     ; 4.036     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B         ; CLK_50M    ; 4.703     ; 4.792     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A         ; CLK_50M    ; 4.019     ; 4.126     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B         ; CLK_50M    ; 3.995     ; 4.102     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A         ; CLK_50M    ; 3.953     ; 4.042     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B         ; CLK_50M    ; 3.949     ; 4.038     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A         ; CLK_50M    ; 4.004     ; 4.111     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B         ; CLK_50M    ; 4.012     ; 4.119     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A         ; CLK_50M    ; 4.024     ; 4.131     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B         ; CLK_50M    ; 3.953     ; 4.042     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A         ; CLK_50M    ; 4.005     ; 4.112     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B         ; CLK_50M    ; 4.003     ; 4.110     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+
; ARM_FPGA_DATA ; CLK_50M    ; 4.283     ; 4.372     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A          ; CLK_50M    ; 3.464     ; 3.571     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B          ; CLK_50M    ; 3.460     ; 3.567     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A          ; CLK_50M    ; 3.464     ; 3.571     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B          ; CLK_50M    ; 3.488     ; 3.595     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A          ; CLK_50M    ; 3.439     ; 3.546     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B          ; CLK_50M    ; 3.437     ; 3.544     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A          ; CLK_50M    ; 3.471     ; 3.578     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B          ; CLK_50M    ; 3.476     ; 3.583     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A          ; CLK_50M    ; 3.447     ; 3.554     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B          ; CLK_50M    ; 3.472     ; 3.579     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A          ; CLK_50M    ; 3.462     ; 3.569     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B          ; CLK_50M    ; 3.289     ; 3.386     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A          ; CLK_50M    ; 3.431     ; 3.538     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B          ; CLK_50M    ; 3.732     ; 3.839     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A          ; CLK_50M    ; 3.462     ; 3.551     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B          ; CLK_50M    ; 3.525     ; 3.632     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A          ; CLK_50M    ; 3.440     ; 3.547     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B          ; CLK_50M    ; 3.443     ; 3.550     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A         ; CLK_50M    ; 3.421     ; 3.510     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B         ; CLK_50M    ; 3.252     ; 3.349     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A         ; CLK_50M    ; 3.455     ; 3.562     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B         ; CLK_50M    ; 3.465     ; 3.572     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A         ; CLK_50M    ; 3.424     ; 3.513     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B         ; CLK_50M    ; 3.471     ; 3.578     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A         ; CLK_50M    ; 3.486     ; 3.593     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B         ; CLK_50M    ; 3.448     ; 3.555     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A         ; CLK_50M    ; 3.471     ; 3.578     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B         ; CLK_50M    ; 3.478     ; 3.585     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A         ; CLK_50M    ; 3.462     ; 3.569     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B         ; CLK_50M    ; 3.455     ; 3.562     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A         ; CLK_50M    ; 3.442     ; 3.549     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B         ; CLK_50M    ; 3.439     ; 3.546     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A         ; CLK_50M    ; 3.466     ; 3.555     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B         ; CLK_50M    ; 3.462     ; 3.551     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A         ; CLK_50M    ; 3.473     ; 3.580     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B         ; CLK_50M    ; 3.465     ; 3.572     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A         ; CLK_50M    ; 3.468     ; 3.557     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B         ; CLK_50M    ; 4.193     ; 4.282     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A         ; CLK_50M    ; 3.488     ; 3.595     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B         ; CLK_50M    ; 3.465     ; 3.572     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A         ; CLK_50M    ; 3.473     ; 3.562     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B         ; CLK_50M    ; 3.470     ; 3.559     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A         ; CLK_50M    ; 3.474     ; 3.581     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B         ; CLK_50M    ; 3.481     ; 3.588     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A         ; CLK_50M    ; 3.492     ; 3.599     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B         ; CLK_50M    ; 3.473     ; 3.562     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A         ; CLK_50M    ; 3.474     ; 3.581     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B         ; CLK_50M    ; 3.472     ; 3.579     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.606  ; 0.000         ;
; altera_reserved_tck                                  ; 46.950 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.145 ; 0.000         ;
; altera_reserved_tck                                  ; 0.186 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.630  ; 0.000         ;
; altera_reserved_tck                                  ; 49.302 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                  ; 0.574 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.684 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.732  ; 0.000         ;
; CLK_50M                                              ; 9.423  ; 0.000         ;
; altera_reserved_tck                                  ; 49.284 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.606 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 5.534      ;
; 4.606 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 5.534      ;
; 4.606 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 5.534      ;
; 4.606 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 5.534      ;
; 4.705 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.424      ;
; 4.705 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.424      ;
; 4.705 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.424      ;
; 4.705 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.424      ;
; 4.706 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.136      ; 5.437      ;
; 4.706 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.136      ; 5.437      ;
; 4.706 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.136      ; 5.437      ;
; 4.706 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.136      ; 5.437      ;
; 4.718 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 5.422      ;
; 4.718 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 5.422      ;
; 4.718 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 5.422      ;
; 4.718 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 5.422      ;
; 4.757 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 5.383      ;
; 4.757 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 5.383      ;
; 4.757 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 5.383      ;
; 4.757 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 5.383      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 5.393      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.158      ; 5.392      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[5]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.356      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[5]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.356      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[5]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.356      ;
; 4.773 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[5]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.356      ;
; 4.805 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 5.327      ;
; 4.805 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 5.327      ;
; 4.805 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 5.327      ;
; 4.805 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 5.327      ;
; 4.818 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.136      ; 5.325      ;
; 4.818 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.136      ; 5.325      ;
; 4.818 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.136      ; 5.325      ;
; 4.818 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.136      ; 5.325      ;
; 4.819 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.310      ;
; 4.819 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.310      ;
; 4.819 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.310      ;
; 4.819 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.310      ;
; 4.853 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[11] ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|sensor_sts.Waitting_R  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 5.118      ;
; 4.857 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.136      ; 5.286      ;
; 4.857 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.136      ; 5.286      ;
; 4.857 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.136      ; 5.286      ;
; 4.857 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.136      ; 5.286      ;
; 4.871 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[7]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.258      ;
; 4.871 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[7]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.258      ;
; 4.871 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[7]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.258      ;
; 4.871 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[7]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 5.258      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.147      ; 5.282      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.147      ; 5.282      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.147      ; 5.282      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.147      ; 5.282      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.147      ; 5.282      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 5.283      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.147      ; 5.282      ;
; 4.872 ; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]  ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.147      ; 5.282      ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 3.513      ;
; 46.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 3.515      ;
; 47.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 3.418      ;
; 47.083 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 3.374      ;
; 47.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 3.348      ;
; 47.256 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 3.201      ;
; 47.267 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.466      ; 3.206      ;
; 47.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 3.184      ;
; 47.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 3.140      ;
; 47.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 3.066      ;
; 47.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 3.052      ;
; 47.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 2.984      ;
; 47.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 2.900      ;
; 47.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 2.872      ;
; 47.653 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 2.816      ;
; 47.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 2.744      ;
; 47.752 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 2.714      ;
; 47.901 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 2.563      ;
; 47.964 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 2.500      ;
; 48.057 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 2.412      ;
; 48.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 1.788      ;
; 48.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 1.681      ;
; 48.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 1.558      ;
; 48.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 1.540      ;
; 49.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 1.358      ;
; 49.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.230      ;
; 49.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 1.112      ;
; 50.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 0.371      ;
; 96.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.500      ;
; 96.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.500      ;
; 96.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.500      ;
; 96.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.500      ;
; 96.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.500      ;
; 96.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.500      ;
; 96.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.500      ;
; 96.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.500      ;
; 96.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.497      ;
; 96.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.497      ;
; 96.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.497      ;
; 96.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.497      ;
; 96.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.497      ;
; 96.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.497      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.461      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.461      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.461      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.461      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.461      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.461      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.461      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.461      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.461      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.461      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.461      ;
; 96.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.391      ;
; 96.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.391      ;
; 96.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.391      ;
; 96.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.391      ;
; 96.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.391      ;
; 96.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.391      ;
; 96.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.391      ;
; 96.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.391      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.388      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.388      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.388      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.388      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.388      ;
; 96.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.388      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.352      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.352      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.352      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.352      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.352      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.352      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.352      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.352      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.352      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.352      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.352      ;
; 96.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.296      ;
; 96.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.296      ;
; 96.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.296      ;
; 96.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.296      ;
; 96.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.296      ;
; 96.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.296      ;
; 96.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.296      ;
; 96.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.296      ;
; 96.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.293      ;
; 96.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.293      ;
; 96.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.293      ;
; 96.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.293      ;
; 96.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.293      ;
; 96.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.293      ;
; 96.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.293      ;
; 96.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.293      ;
; 96.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.293      ;
; 96.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.293      ;
; 96.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.293      ;
; 96.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.293      ;
; 96.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.263      ;
; 96.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.263      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.145 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.468      ;
; 0.149 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.472      ;
; 0.151 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.152 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.475      ;
; 0.155 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.478      ;
; 0.155 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                     ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_address_reg0                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.156 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.479      ;
; 0.157 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                     ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_address_reg0                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.487      ;
; 0.161 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                     ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_address_reg0                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.491      ;
; 0.163 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.164 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                     ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_address_reg0                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.165 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.488      ;
; 0.171 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Ch2_SPR_XPRTSize_Wr[17]                                                                                                                                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_datain_reg0                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.523      ;
; 0.175 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.175 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.178 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_condition[0]                                                                                                                                                                         ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_condition[0]                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[7]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[7]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[6]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[6]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[5]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[5]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[6]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[4]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[4]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[3]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[3]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[2]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[2]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[1]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[1]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[0]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[0]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[3]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[0]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[7]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[5]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[2]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]                                                                                                                                                    ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[1]                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.183 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.528      ;
; 0.183 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Ch1_SPR_XPRTSize_Wr[30]                                                                                                                                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_datain_reg0                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.524      ;
; 0.183 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Ch2_SPR_XPRTSize_Wr[15]                                                                                                                                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_datain_reg0                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.529      ;
; 0.184 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Ch2_SPR_XPRTSize_Wr[19]                                                                                                                                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_datain_reg0                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.530      ;
; 0.186 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|sig_par_5b[0]                                                                                                                                          ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|sig_par_5b[0]                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|rd_valid                                                                                                                                               ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|rd_valid                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|ser_data_cnt[1]                                                                                                                                        ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|ser_data_cnt[1]                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|serialize_fsm.SEND_SYN_HEAD                                                                                                                            ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|serialize_fsm.SEND_SYN_HEAD                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|sensor_delay_rise                                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|sensor_delay_rise                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|sensor_delay_fall                                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|sensor_delay_fall                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_fall.IDLE                                                                                                                                                                   ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_fall.IDLE                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_fall.COUNTING                                                                                                                                                               ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_fall.COUNTING                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_rise.IDLE                                                                                                                                                                   ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_rise.IDLE                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_rise.COUNTING                                                                                                                                                               ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_rise.COUNTING                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt3|code_out                                                                                                                                                            ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt3|code_out                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt1|code_out                                                                                                                                                            ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt1|code_out                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                                                         ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                                                        ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                                                         ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|printdye_en                                                                                                                                                                             ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|printdye_en                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VIRTUAL_DY:VIRTUAL_DY_inst|trigger                                                                                                                                                                                         ; VIRTUAL_DY:VIRTUAL_DY_inst|trigger                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; CoorGen:CoorGen_inst|pass_dir1                                                                                                                                                                                             ; CoorGen:CoorGen_inst|pass_dir1                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|Encoder_A_Filted                                                                                                                                  ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|Encoder_A_Filted                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[4]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[4]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[1]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[1]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[2]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[2]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[3]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[3]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[7]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[7]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[5]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[5]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[6]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[6]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[0]                                                                                                                                             ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt[0]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt2|code_out                                                                                                                                                            ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt2|code_out                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|Encoder_B_Filted                                                                                                                                  ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|Encoder_B_Filted                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[0]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[0]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[2]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[2]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[1]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[1]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[2]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[2]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[0]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[0]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[1]                                                                                                                                    ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[1]                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|ser_data                                                                                                                                                                                ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|ser_data                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|empty_error                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|empty_error                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|empty_error                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|empty_error                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                                                     ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                                                     ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|size_origin2                                                                                                                                                                              ; SELECT_OUT_DY:SELECT_OUT_DY_inst|size_origin2                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SELECT_OUT_DY:SELECT_OUT_DY_inst|size_origin1                                                                                                                                                                              ; SELECT_OUT_DY:SELECT_OUT_DY_inst|size_origin1                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                                               ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Ch2_SPR_XPRTSize_Wr[20]                                                                                                                                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_datain_reg0                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.533      ;
; 0.187 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|sensor_delay_fall                                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|sensor_delay_fall                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|sensor_delay_rise                                                                                                                                                                       ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|sensor_delay_rise                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_rise.COUNTING                                                                                                                                                               ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_rise.COUNTING                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_fall.COUNTING                                                                                                                                                               ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_fall.COUNTING                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_rise.IDLE                                                                                                                                                                   ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_rise.IDLE                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_fall.IDLE                                                                                                                                                                   ; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_fall.IDLE                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                                                                                                                                            ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Ch2_SPR_XPRTSize_Wr_en                                                                                                                                                                  ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Ch2_SPR_XPRTSize_Wr_en                                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a36~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.196      ; 0.490      ;
; 0.192 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                    ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                    ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]            ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a36~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.196      ; 0.498      ;
; 0.198 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                         ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+-------+------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.630 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|wr_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.314      ;
; 7.638 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[31]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.301      ;
; 7.638 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[30]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.301      ;
; 7.638 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[29]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.301      ;
; 7.638 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[28]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.301      ;
; 7.638 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[27]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.301      ;
; 7.638 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[26]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.301      ;
; 7.638 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[25]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.301      ;
; 7.638 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[24]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.301      ;
; 7.905 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|ser_data            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.053      ;
; 7.905 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.053      ;
; 7.905 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.053      ;
; 7.905 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.053      ;
; 7.905 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[3]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.053      ;
; 7.905 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.053      ;
; 7.905 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.053      ;
; 7.905 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.053      ;
; 7.905 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|lfsr_q[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.053      ;
; 7.905 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|crc_en              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.053      ;
; 7.905 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|L2_Heat_clk         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.053      ;
; 7.905 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|L1_Heat_clk         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.053      ;
; 8.108 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.855      ;
; 8.108 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.855      ;
; 8.108 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.855      ;
; 8.108 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.855      ;
; 8.122 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[22]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.842      ;
; 8.122 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[21]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.842      ;
; 8.122 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.842      ;
; 8.122 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.842      ;
; 8.122 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[16]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.842      ;
; 8.141 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.813      ;
; 8.141 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.814      ;
; 8.141 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.814      ;
; 8.141 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.814      ;
; 8.145 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.817      ;
; 8.145 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.817      ;
; 8.197 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.768      ;
; 8.197 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.768      ;
; 8.197 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.768      ;
; 8.210 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.756      ;
; 8.210 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.756      ;
; 8.210 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.756      ;
; 8.210 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.756      ;
; 8.210 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.756      ;
; 8.210 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.756      ;
; 8.292 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[23]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.657      ;
; 8.292 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.657      ;
; 8.292 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.657      ;
; 8.292 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.657      ;
; 8.306 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.659      ;
; 8.306 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|outen               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.659      ;
; 8.320 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_counter[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.639      ;
; 8.320 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_counter[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.639      ;
; 8.320 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_counter[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.639      ;
; 8.320 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_counter[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.639      ;
; 8.320 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_counter[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.639      ;
; 8.320 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_counter[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.639      ;
; 8.320 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_counter[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.639      ;
; 8.320 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset         ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_counter[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.639      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.635      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[16]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.641      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[17]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.641      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[18]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.641      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[19]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.641      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[20]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.641      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[22]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.641      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[23]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.641      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[24]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.641      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[25]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.641      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[26]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.641      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[27]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.641      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[28]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.641      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[29]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.641      ;
; 8.327 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[30]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.641      ;
; 8.328 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_en               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.636      ;
; 8.328 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_condition[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.636      ;
; 8.328 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.637      ;
; 8.328 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.634      ;
; 8.328 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[3]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.633      ;
; 8.328 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[4]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.633      ;
; 8.328 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[5]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.633      ;
; 8.328 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[6]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.633      ;
; 8.328 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[8]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.633      ;
; 8.328 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[9]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.637      ;
; 8.328 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[10]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.633      ;
+-------+------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.163      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.038      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.038      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.038      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.038      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.038      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.038      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.038      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.039      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.039      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.039      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.038      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.038      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.038      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.038      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.038      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.038      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.037      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.037      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.037      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.037      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.037      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.037      ;
; 97.948 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.037      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.026      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.026      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.038      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.038      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.038      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.038      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.038      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.038      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.037      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.037      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.037      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.037      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.037      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.037      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.037      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.037      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.025      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.025      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.025      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.025      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.025      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.025      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.026      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.026      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.026      ;
; 97.949 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.026      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.025      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.011      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.011      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.011      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.011      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.011      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.011      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.011      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.027      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.027      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.027      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.027      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.027      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.026      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.026      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.026      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.026      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.026      ;
; 97.950 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.026      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.796      ;
; 0.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.942      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.944      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.944      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.944      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.944      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.944      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.944      ;
; 0.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.812      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.813      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.812      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.813      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.812      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.812      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.812      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.812      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.812      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.812      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.812      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.813      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.812      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.812      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.812      ;
; 1.682 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.812      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.805      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.805      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.804      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.805      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.805      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.805      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.805      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.805      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.805      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.805      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.805      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.805      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.805      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.804      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.804      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.805      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.818      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.818      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.818      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.818      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.818      ;
; 1.683 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.818      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.813      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.807      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.807      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.807      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.807      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.807      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.807      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.807      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.807      ;
; 1.688 ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.807      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.684 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.807      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.779 ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr ; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated|counter_reg_bit[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.819 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.964      ;
; 0.819 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.964      ;
; 0.819 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.964      ;
; 0.819 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.964      ;
; 0.819 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.964      ;
; 0.819 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.964      ;
; 0.819 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.964      ;
; 0.819 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.964      ;
; 0.819 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.964      ;
; 0.819 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.964      ;
; 0.819 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.964      ;
; 0.820 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.967      ;
; 0.820 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.967      ;
; 0.820 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.967      ;
; 0.820 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.967      ;
; 0.820 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.967      ;
; 0.820 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.967      ;
; 0.851 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_2_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.990      ;
; 0.851 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_1_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.990      ;
; 0.851 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|empty_dff                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.990      ;
; 0.851 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.990      ;
; 0.851 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|rd_ptr_lsb                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.990      ;
; 0.864 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.004      ;
; 0.864 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.004      ;
; 0.864 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.004      ;
; 0.864 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.004      ;
; 0.864 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.004      ;
; 0.864 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.004      ;
; 0.864 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.004      ;
; 0.864 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD2FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.004      ;
; 0.886 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|rd_ptr_lsb                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.021      ;
; 0.893 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.028      ;
; 0.893 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.028      ;
; 0.893 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[2]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.028      ;
; 0.893 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.028      ;
; 0.893 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[4]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.028      ;
; 0.893 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.028      ;
; 0.893 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.028      ;
; 0.893 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.028      ;
; 0.893 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.028      ;
; 0.893 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb|counter_reg_bit[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.028      ;
; 0.893 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|low_addressa[5]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.028      ;
; 1.026 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.164      ;
; 1.026 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.164      ;
; 1.026 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.164      ;
; 1.026 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.164      ;
; 1.026 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.164      ;
; 1.026 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.164      ;
; 1.034 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|full_dff                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.158      ;
; 1.164 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst                                            ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_condition[0]                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.488      ;
; 1.169 ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|dianyan_extra_rst                                            ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|control_condition[0]                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.493      ;
; 1.182 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_2_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.318      ;
; 1.182 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_1_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.318      ;
; 1.182 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|empty_dff                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.318      ;
; 1.182 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|usedw_is_0_dff                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.318      ;
; 1.230 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[1]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.347      ;
; 1.230 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[2]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.347      ;
; 1.264 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[20]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.362      ;
; 1.264 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[19]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.362      ;
; 1.264 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[18]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.362      ;
; 1.264 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[11]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.362      ;
; 1.264 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[10]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.362      ;
; 1.264 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[9]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.362      ;
; 1.266 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[17]                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.383      ;
; 1.266 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|shift_reg[7]                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.383      ;
; 1.267 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Reg_reset                                                    ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[0]                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.389      ;
; 1.269 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|dffe_af                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.401      ;
; 1.269 ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PD1FIFO_aclr                                                 ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.401      ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_address_reg0                   ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_we_reg                         ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~portb_address_reg0                   ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_address_reg0                   ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_we_reg                         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_datain_reg0                    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_we_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a36~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a36~porta_we_reg       ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~porta_datain_reg0                    ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a0~portb_address_reg0                   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 4.766 ; 4.950        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[13]                                                                                                                                               ;
; 4.766 ; 4.950        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[15]                                                                                                                                               ;
; 4.766 ; 4.950        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[19]                                                                                                                                               ;
; 4.766 ; 4.950        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[20]                                                                                                                                               ;
; 4.766 ; 4.950        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[23]                                                                                                                                               ;
; 4.766 ; 4.950        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[26]                                                                                                                                               ;
; 4.766 ; 4.950        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[29]                                                                                                                                               ;
; 4.766 ; 4.950        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[2]                                                                                                                                                ;
; 4.766 ; 4.950        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[30]                                                                                                                                               ;
; 4.766 ; 4.950        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[31]                                                                                                                                               ;
; 4.766 ; 4.950        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[8]                                                                                                                                                ;
; 4.766 ; 4.950        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[9]                                                                                                                                                ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[0]                                                                                                                                                ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[10]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[12]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[14]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[16]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[17]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[18]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[1]                                                                                                                                                ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[21]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[22]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[24]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[25]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[27]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[3]                                                                                                                                                ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[4]                                                                                                                                                ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[6]                                                                                                                                                ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[14]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[16]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[17]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[18]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[19]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[21]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[22]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[23]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[24]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[25]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[26]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[27]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[28]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[29]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[30]                                                                                                                                               ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[31]                                                                                                                                               ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[0]                                                                                                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[10]                                                                                                                                                                               ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[11]                                                                                                                                                                               ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[12]                                                                                                                                                                               ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[13]                                                                                                                                                                               ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[14]                                                                                                                                                                               ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[15]                                                                                                                                                                               ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[1]                                                                                                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[2]                                                                                                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[3]                                                                                                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[4]                                                                                                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[50]                                                                                                                                                                               ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[52]                                                                                                                                                                               ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[55]                                                                                                                                                                               ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[57]                                                                                                                                                                               ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[5]                                                                                                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[61]                                                                                                                                                                               ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[62]                                                                                                                                                                               ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[63]                                                                                                                                                                               ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[6]                                                                                                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[7]                                                                                                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[8]                                                                                                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[9]                                                                                                                                                                                ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_front_eye_coor[24]                                                                                                                                                                 ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_front_eye_coor[25]                                                                                                                                                                 ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[32]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[33]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[34]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[35]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[38]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[39]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[43]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[44]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[46]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[47]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[48]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[50]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[51]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[55]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[56]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[58]                                                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_oldcoor[61]                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_50M'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; clk~input|o                                                    ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; clk~input|i                                                    ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; clk~input|o                                                    ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK_50M ; Rise       ; clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.299 ; 49.515       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                     ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]     ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                         ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; ARM_FPGA_CLK        ; CLK_50M             ; 2.458 ; 3.245 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_DATA       ; CLK_50M             ; 2.021 ; 2.743 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_SYNC       ; CLK_50M             ; 2.458 ; 3.246 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2A            ; CLK_50M             ; 2.873 ; 3.757 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2B            ; CLK_50M             ; 2.964 ; 3.827 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_I[*]         ; CLK_50M             ; 3.639 ; 4.483 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[1]        ; CLK_50M             ; 2.107 ; 2.871 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[2]        ; CLK_50M             ; 2.340 ; 3.119 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[4]        ; CLK_50M             ; 3.428 ; 4.216 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[5]        ; CLK_50M             ; 2.725 ; 3.566 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[6]        ; CLK_50M             ; 2.394 ; 3.221 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[7]        ; CLK_50M             ; 2.462 ; 3.299 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[9]        ; CLK_50M             ; 3.639 ; 4.483 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW0               ; CLK_50M             ; 5.370 ; 6.205 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW1               ; CLK_50M             ; 5.520 ; 6.390 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW2               ; CLK_50M             ; 5.409 ; 6.264 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW3               ; CLK_50M             ; 4.884 ; 5.770 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW4               ; CLK_50M             ; 5.526 ; 6.412 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW5               ; CLK_50M             ; 5.463 ; 6.349 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; nRST                ; CLK_50M             ; 6.249 ; 7.394 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.803 ; 2.238 ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; 3.654 ; 4.094 ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; ARM_FPGA_CLK        ; CLK_50M             ; -2.085 ; -2.857 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_DATA       ; CLK_50M             ; -1.666 ; -2.376 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_SYNC       ; CLK_50M             ; -2.085 ; -2.858 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2A            ; CLK_50M             ; -2.446 ; -3.303 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2B            ; CLK_50M             ; -2.537 ; -3.371 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_I[*]         ; CLK_50M             ; -1.711 ; -2.445 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[1]        ; CLK_50M             ; -1.711 ; -2.445 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[2]        ; CLK_50M             ; -1.935 ; -2.682 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[4]        ; CLK_50M             ; -2.205 ; -2.988 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[5]        ; CLK_50M             ; -2.330 ; -3.138 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[6]        ; CLK_50M             ; -1.989 ; -2.789 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[7]        ; CLK_50M             ; -2.054 ; -2.864 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[9]        ; CLK_50M             ; -2.031 ; -2.788 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW0               ; CLK_50M             ; -2.790 ; -3.682 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW1               ; CLK_50M             ; -2.751 ; -3.652 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW2               ; CLK_50M             ; -2.745 ; -3.609 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW3               ; CLK_50M             ; -4.139 ; -5.019 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW4               ; CLK_50M             ; -2.610 ; -3.463 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW5               ; CLK_50M             ; -2.814 ; -3.693 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; nRST                ; CLK_50M             ; -2.103 ; -2.897 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.573  ; 0.122  ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; -1.002 ; -1.357 ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; ARM_FPGA_DATA       ; CLK_50M             ; 3.167 ; 3.444 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_RSV        ; CLK_50M             ; 3.647 ; 3.557 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FPGA_LED[*]         ; CLK_50M             ; 2.630 ; 2.754 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[0]        ; CLK_50M             ; 2.042 ; 2.089 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[1]        ; CLK_50M             ; 2.630 ; 2.754 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_O[*]         ; CLK_50M             ; 2.484 ; 2.586 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[1]        ; CLK_50M             ; 2.439 ; 2.347 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[2]        ; CLK_50M             ; 2.484 ; 2.586 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Lorigin[*]          ; CLK_50M             ; 3.066 ; 3.284 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[0]         ; CLK_50M             ; 3.066 ; 3.284 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[1]         ; CLK_50M             ; 2.490 ; 2.594 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[2]         ; CLK_50M             ; 2.233 ; 2.319 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[3]         ; CLK_50M             ; 2.573 ; 2.689 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[4]         ; CLK_50M             ; 2.116 ; 2.183 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[5]         ; CLK_50M             ; 2.888 ; 3.057 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[6]         ; CLK_50M             ; 2.609 ; 2.726 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[7]         ; CLK_50M             ; 2.569 ; 2.697 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[8]         ; CLK_50M             ; 2.169 ; 2.244 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[9]         ; CLK_50M             ; 2.067 ; 2.185 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[10]        ; CLK_50M             ; 2.072 ; 2.190 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[11]        ; CLK_50M             ; 2.150 ; 2.209 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[12]        ; CLK_50M             ; 2.171 ; 2.236 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[13]        ; CLK_50M             ; 2.403 ; 2.500 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[14]        ; CLK_50M             ; 2.218 ; 2.352 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[15]        ; CLK_50M             ; 2.076 ; 2.198 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[16]        ; CLK_50M             ; 2.028 ; 2.067 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[17]        ; CLK_50M             ; 2.116 ; 2.165 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[18]        ; CLK_50M             ; 2.119 ; 2.165 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[19]        ; CLK_50M             ; 2.004 ; 2.043 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[20]        ; CLK_50M             ; 2.163 ; 2.297 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[21]        ; CLK_50M             ; 2.241 ; 2.322 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[22]        ; CLK_50M             ; 2.011 ; 2.050 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[23]        ; CLK_50M             ; 2.015 ; 2.052 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A                ; CLK_50M             ; 1.981 ; 2.019 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B                ; CLK_50M             ; 2.259 ; 2.335 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A                ; CLK_50M             ; 2.005 ; 2.044 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B                ; CLK_50M             ; 2.157 ; 2.215 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A                ; CLK_50M             ; 1.996 ; 2.038 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B                ; CLK_50M             ; 1.998 ; 2.039 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A                ; CLK_50M             ; 2.012 ; 2.051 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B                ; CLK_50M             ; 1.988 ; 2.026 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A                ; CLK_50M             ; 1.999 ; 2.041 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B                ; CLK_50M             ; 1.961 ; 1.999 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A                ; CLK_50M             ; 2.009 ; 2.047 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B                ; CLK_50M             ; 1.901 ; 1.947 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A                ; CLK_50M             ; 2.011 ; 2.058 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B                ; CLK_50M             ; 1.960 ; 1.997 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A                ; CLK_50M             ; 2.163 ; 2.310 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B                ; CLK_50M             ; 1.990 ; 2.030 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A                ; CLK_50M             ; 2.491 ; 2.595 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B                ; CLK_50M             ; 1.967 ; 2.005 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A               ; CLK_50M             ; 1.959 ; 2.071 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B               ; CLK_50M             ; 1.875 ; 1.919 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A               ; CLK_50M             ; 1.987 ; 2.026 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B               ; CLK_50M             ; 1.990 ; 2.030 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A               ; CLK_50M             ; 2.393 ; 2.540 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B               ; CLK_50M             ; 1.994 ; 2.031 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A               ; CLK_50M             ; 1.981 ; 2.019 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B               ; CLK_50M             ; 2.008 ; 2.049 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A               ; CLK_50M             ; 1.973 ; 2.011 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B               ; CLK_50M             ; 1.995 ; 2.033 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A               ; CLK_50M             ; 1.995 ; 2.034 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B               ; CLK_50M             ; 1.996 ; 2.035 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A               ; CLK_50M             ; 2.270 ; 2.336 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B               ; CLK_50M             ; 1.987 ; 2.025 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A               ; CLK_50M             ; 2.133 ; 2.285 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B               ; CLK_50M             ; 1.949 ; 2.064 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A               ; CLK_50M             ; 2.010 ; 2.049 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B               ; CLK_50M             ; 1.992 ; 2.030 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A               ; CLK_50M             ; 2.105 ; 2.241 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B               ; CLK_50M             ; 1.963 ; 2.078 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A               ; CLK_50M             ; 1.992 ; 2.030 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B               ; CLK_50M             ; 2.263 ; 2.335 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A               ; CLK_50M             ; 1.957 ; 2.072 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B               ; CLK_50M             ; 1.964 ; 2.079 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A               ; CLK_50M             ; 1.976 ; 2.014 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B               ; CLK_50M             ; 1.995 ; 2.035 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A               ; CLK_50M             ; 1.985 ; 2.022 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B               ; CLK_50M             ; 1.976 ; 2.090 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A               ; CLK_50M             ; 1.983 ; 2.021 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B               ; CLK_50M             ; 2.008 ; 2.048 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.931 ; 7.439 ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; ARM_FPGA_DATA       ; CLK_50M             ; 2.865 ; 3.133 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_RSV        ; CLK_50M             ; 2.570 ; 2.549 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FPGA_LED[*]         ; CLK_50M             ; 1.779 ; 1.824 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[0]        ; CLK_50M             ; 1.779 ; 1.824 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[1]        ; CLK_50M             ; 2.345 ; 2.464 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_O[*]         ; CLK_50M             ; 2.160 ; 2.072 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[1]        ; CLK_50M             ; 2.160 ; 2.072 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[2]        ; CLK_50M             ; 2.203 ; 2.301 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Lorigin[*]          ; CLK_50M             ; 1.742 ; 1.780 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[0]         ; CLK_50M             ; 2.762 ; 2.970 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[1]         ; CLK_50M             ; 2.208 ; 2.308 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[2]         ; CLK_50M             ; 1.962 ; 2.044 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[3]         ; CLK_50M             ; 2.289 ; 2.400 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[4]         ; CLK_50M             ; 1.849 ; 1.914 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[5]         ; CLK_50M             ; 2.591 ; 2.753 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[6]         ; CLK_50M             ; 2.322 ; 2.435 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[7]         ; CLK_50M             ; 2.284 ; 2.407 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[8]         ; CLK_50M             ; 1.903 ; 1.975 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[9]         ; CLK_50M             ; 1.807 ; 1.923 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[10]        ; CLK_50M             ; 1.813 ; 1.930 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[11]        ; CLK_50M             ; 1.882 ; 1.939 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[12]        ; CLK_50M             ; 1.902 ; 1.965 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[13]        ; CLK_50M             ; 2.127 ; 2.220 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[14]        ; CLK_50M             ; 1.952 ; 2.084 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[15]        ; CLK_50M             ; 1.816 ; 1.937 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[16]        ; CLK_50M             ; 1.765 ; 1.803 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[17]        ; CLK_50M             ; 1.850 ; 1.896 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[18]        ; CLK_50M             ; 1.853 ; 1.897 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[19]        ; CLK_50M             ; 1.742 ; 1.780 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[20]        ; CLK_50M             ; 1.899 ; 2.030 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[21]        ; CLK_50M             ; 1.971 ; 2.049 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[22]        ; CLK_50M             ; 1.749 ; 1.787 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[23]        ; CLK_50M             ; 1.753 ; 1.789 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A                ; CLK_50M             ; 1.720 ; 1.757 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B                ; CLK_50M             ; 1.987 ; 2.060 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A                ; CLK_50M             ; 1.744 ; 1.782 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B                ; CLK_50M             ; 1.889 ; 1.945 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A                ; CLK_50M             ; 1.734 ; 1.774 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B                ; CLK_50M             ; 1.738 ; 1.776 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A                ; CLK_50M             ; 1.750 ; 1.788 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B                ; CLK_50M             ; 1.727 ; 1.764 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A                ; CLK_50M             ; 1.737 ; 1.777 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B                ; CLK_50M             ; 1.701 ; 1.738 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A                ; CLK_50M             ; 1.747 ; 1.783 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B                ; CLK_50M             ; 1.645 ; 1.690 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A                ; CLK_50M             ; 1.749 ; 1.793 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B                ; CLK_50M             ; 1.700 ; 1.736 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A                ; CLK_50M             ; 1.900 ; 2.044 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B                ; CLK_50M             ; 1.729 ; 1.767 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A                ; CLK_50M             ; 2.210 ; 2.310 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B                ; CLK_50M             ; 1.707 ; 1.744 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A               ; CLK_50M             ; 1.704 ; 1.815 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B               ; CLK_50M             ; 1.619 ; 1.662 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A               ; CLK_50M             ; 1.726 ; 1.764 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B               ; CLK_50M             ; 1.729 ; 1.768 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A               ; CLK_50M             ; 2.121 ; 2.265 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B               ; CLK_50M             ; 1.733 ; 1.769 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A               ; CLK_50M             ; 1.720 ; 1.757 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B               ; CLK_50M             ; 1.746 ; 1.785 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A               ; CLK_50M             ; 1.713 ; 1.749 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B               ; CLK_50M             ; 1.734 ; 1.770 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A               ; CLK_50M             ; 1.734 ; 1.771 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B               ; CLK_50M             ; 1.736 ; 1.773 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A               ; CLK_50M             ; 1.998 ; 2.061 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B               ; CLK_50M             ; 1.726 ; 1.762 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A               ; CLK_50M             ; 1.870 ; 2.020 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B               ; CLK_50M             ; 1.694 ; 1.807 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A               ; CLK_50M             ; 1.748 ; 1.786 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B               ; CLK_50M             ; 1.731 ; 1.768 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A               ; CLK_50M             ; 1.844 ; 1.978 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B               ; CLK_50M             ; 1.707 ; 1.821 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A               ; CLK_50M             ; 1.731 ; 1.768 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B               ; CLK_50M             ; 1.991 ; 2.061 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A               ; CLK_50M             ; 1.701 ; 1.815 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B               ; CLK_50M             ; 1.709 ; 1.822 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A               ; CLK_50M             ; 1.716 ; 1.753 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B               ; CLK_50M             ; 1.734 ; 1.772 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A               ; CLK_50M             ; 1.724 ; 1.760 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B               ; CLK_50M             ; 1.720 ; 1.833 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A               ; CLK_50M             ; 1.722 ; 1.759 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B               ; CLK_50M             ; 1.747 ; 1.785 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.729 ; 6.235 ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; ARM_FPGA_DATA ; CLK_50M    ; 2.459 ; 2.500 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A          ; CLK_50M    ; 2.040 ; 2.013 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B          ; CLK_50M    ; 2.040 ; 2.013 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A          ; CLK_50M    ; 2.044 ; 2.017 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B          ; CLK_50M    ; 2.058 ; 2.031 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A          ; CLK_50M    ; 2.028 ; 2.001 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B          ; CLK_50M    ; 2.026 ; 1.999 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A          ; CLK_50M    ; 2.049 ; 2.022 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B          ; CLK_50M    ; 2.051 ; 2.024 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A          ; CLK_50M    ; 2.030 ; 2.003 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B          ; CLK_50M    ; 2.046 ; 2.019 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A          ; CLK_50M    ; 2.045 ; 2.018 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B          ; CLK_50M    ; 1.925 ; 1.905 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A          ; CLK_50M    ; 2.022 ; 1.995 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B          ; CLK_50M    ; 2.179 ; 2.152 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A          ; CLK_50M    ; 2.017 ; 2.058 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B          ; CLK_50M    ; 2.076 ; 2.049 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A          ; CLK_50M    ; 2.028 ; 2.001 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B          ; CLK_50M    ; 2.030 ; 2.003 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A         ; CLK_50M    ; 1.995 ; 2.036 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B         ; CLK_50M    ; 1.908 ; 1.888 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A         ; CLK_50M    ; 2.039 ; 2.012 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B         ; CLK_50M    ; 2.045 ; 2.018 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A         ; CLK_50M    ; 1.996 ; 2.037 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B         ; CLK_50M    ; 2.048 ; 2.021 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A         ; CLK_50M    ; 2.052 ; 2.025 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B         ; CLK_50M    ; 2.036 ; 2.009 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A         ; CLK_50M    ; 2.046 ; 2.019 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B         ; CLK_50M    ; 2.050 ; 2.023 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A         ; CLK_50M    ; 2.044 ; 2.017 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B         ; CLK_50M    ; 2.042 ; 2.015 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A         ; CLK_50M    ; 2.031 ; 2.004 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B         ; CLK_50M    ; 2.032 ; 2.005 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A         ; CLK_50M    ; 2.018 ; 2.059 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B         ; CLK_50M    ; 2.016 ; 2.057 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A         ; CLK_50M    ; 2.051 ; 2.024 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B         ; CLK_50M    ; 2.047 ; 2.020 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A         ; CLK_50M    ; 2.018 ; 2.059 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B         ; CLK_50M    ; 2.411 ; 2.452 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A         ; CLK_50M    ; 2.058 ; 2.031 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B         ; CLK_50M    ; 2.042 ; 2.015 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A         ; CLK_50M    ; 2.022 ; 2.063 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B         ; CLK_50M    ; 2.021 ; 2.062 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A         ; CLK_50M    ; 2.044 ; 2.017 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B         ; CLK_50M    ; 2.049 ; 2.022 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A         ; CLK_50M    ; 2.060 ; 2.033 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B         ; CLK_50M    ; 2.023 ; 2.064 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A         ; CLK_50M    ; 2.046 ; 2.019 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B         ; CLK_50M    ; 2.051 ; 2.024 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; ARM_FPGA_DATA ; CLK_50M    ; 2.190 ; 2.231 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A          ; CLK_50M    ; 1.777 ; 1.750 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B          ; CLK_50M    ; 1.777 ; 1.750 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A          ; CLK_50M    ; 1.781 ; 1.754 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B          ; CLK_50M    ; 1.795 ; 1.768 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A          ; CLK_50M    ; 1.766 ; 1.739 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B          ; CLK_50M    ; 1.764 ; 1.737 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A          ; CLK_50M    ; 1.786 ; 1.759 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B          ; CLK_50M    ; 1.788 ; 1.761 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A          ; CLK_50M    ; 1.767 ; 1.740 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B          ; CLK_50M    ; 1.783 ; 1.756 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A          ; CLK_50M    ; 1.782 ; 1.755 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B          ; CLK_50M    ; 1.674 ; 1.654 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A          ; CLK_50M    ; 1.759 ; 1.732 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B          ; CLK_50M    ; 1.910 ; 1.883 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A          ; CLK_50M    ; 1.764 ; 1.805 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B          ; CLK_50M    ; 1.811 ; 1.784 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A          ; CLK_50M    ; 1.766 ; 1.739 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B          ; CLK_50M    ; 1.768 ; 1.741 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A         ; CLK_50M    ; 1.745 ; 1.786 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B         ; CLK_50M    ; 1.657 ; 1.637 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A         ; CLK_50M    ; 1.776 ; 1.749 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B         ; CLK_50M    ; 1.783 ; 1.756 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A         ; CLK_50M    ; 1.746 ; 1.787 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B         ; CLK_50M    ; 1.784 ; 1.757 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A         ; CLK_50M    ; 1.790 ; 1.763 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B         ; CLK_50M    ; 1.774 ; 1.747 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A         ; CLK_50M    ; 1.783 ; 1.756 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B         ; CLK_50M    ; 1.787 ; 1.760 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A         ; CLK_50M    ; 1.780 ; 1.753 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B         ; CLK_50M    ; 1.779 ; 1.752 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A         ; CLK_50M    ; 1.768 ; 1.741 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B         ; CLK_50M    ; 1.769 ; 1.742 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A         ; CLK_50M    ; 1.766 ; 1.807 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B         ; CLK_50M    ; 1.764 ; 1.805 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A         ; CLK_50M    ; 1.788 ; 1.761 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B         ; CLK_50M    ; 1.784 ; 1.757 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A         ; CLK_50M    ; 1.766 ; 1.807 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B         ; CLK_50M    ; 2.144 ; 2.185 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A         ; CLK_50M    ; 1.795 ; 1.768 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B         ; CLK_50M    ; 1.780 ; 1.753 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A         ; CLK_50M    ; 1.771 ; 1.812 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B         ; CLK_50M    ; 1.769 ; 1.810 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A         ; CLK_50M    ; 1.781 ; 1.754 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B         ; CLK_50M    ; 1.787 ; 1.760 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A         ; CLK_50M    ; 1.796 ; 1.769 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B         ; CLK_50M    ; 1.772 ; 1.813 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A         ; CLK_50M    ; 1.784 ; 1.757 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B         ; CLK_50M    ; 1.787 ; 1.760 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+
; ARM_FPGA_DATA ; CLK_50M    ; 2.592     ; 2.551     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A          ; CLK_50M    ; 2.053     ; 2.080     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B          ; CLK_50M    ; 2.052     ; 2.079     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A          ; CLK_50M    ; 2.055     ; 2.082     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B          ; CLK_50M    ; 2.071     ; 2.098     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A          ; CLK_50M    ; 2.040     ; 2.067     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B          ; CLK_50M    ; 2.037     ; 2.064     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A          ; CLK_50M    ; 2.062     ; 2.089     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B          ; CLK_50M    ; 2.063     ; 2.090     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A          ; CLK_50M    ; 2.042     ; 2.069     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B          ; CLK_50M    ; 2.059     ; 2.086     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A          ; CLK_50M    ; 2.056     ; 2.083     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B          ; CLK_50M    ; 1.945     ; 1.965     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A          ; CLK_50M    ; 2.033     ; 2.060     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B          ; CLK_50M    ; 2.223     ; 2.250     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A          ; CLK_50M    ; 2.097     ; 2.056     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B          ; CLK_50M    ; 2.091     ; 2.118     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A          ; CLK_50M    ; 2.038     ; 2.065     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B          ; CLK_50M    ; 2.042     ; 2.069     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A         ; CLK_50M    ; 2.073     ; 2.032     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B         ; CLK_50M    ; 1.925     ; 1.945     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A         ; CLK_50M    ; 2.051     ; 2.078     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B         ; CLK_50M    ; 2.059     ; 2.086     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A         ; CLK_50M    ; 2.075     ; 2.034     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B         ; CLK_50M    ; 2.061     ; 2.088     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A         ; CLK_50M    ; 2.067     ; 2.094     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B         ; CLK_50M    ; 2.047     ; 2.074     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A         ; CLK_50M    ; 2.060     ; 2.087     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B         ; CLK_50M    ; 2.064     ; 2.091     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A         ; CLK_50M    ; 2.056     ; 2.083     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B         ; CLK_50M    ; 2.053     ; 2.080     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A         ; CLK_50M    ; 2.043     ; 2.070     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B         ; CLK_50M    ; 2.043     ; 2.070     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A         ; CLK_50M    ; 2.099     ; 2.058     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B         ; CLK_50M    ; 2.096     ; 2.055     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A         ; CLK_50M    ; 2.063     ; 2.090     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B         ; CLK_50M    ; 2.059     ; 2.086     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A         ; CLK_50M    ; 2.098     ; 2.057     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B         ; CLK_50M    ; 2.538     ; 2.497     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A         ; CLK_50M    ; 2.071     ; 2.098     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B         ; CLK_50M    ; 2.053     ; 2.080     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A         ; CLK_50M    ; 2.103     ; 2.062     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B         ; CLK_50M    ; 2.101     ; 2.060     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A         ; CLK_50M    ; 2.056     ; 2.083     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B         ; CLK_50M    ; 2.062     ; 2.089     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A         ; CLK_50M    ; 2.072     ; 2.099     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B         ; CLK_50M    ; 2.104     ; 2.063     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A         ; CLK_50M    ; 2.058     ; 2.085     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B         ; CLK_50M    ; 2.062     ; 2.089     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+
; ARM_FPGA_DATA ; CLK_50M    ; 2.320     ; 2.279     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A          ; CLK_50M    ; 1.788     ; 1.815     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B          ; CLK_50M    ; 1.788     ; 1.815     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A          ; CLK_50M    ; 1.791     ; 1.818     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B          ; CLK_50M    ; 1.806     ; 1.833     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A          ; CLK_50M    ; 1.776     ; 1.803     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B          ; CLK_50M    ; 1.774     ; 1.801     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A          ; CLK_50M    ; 1.797     ; 1.824     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B          ; CLK_50M    ; 1.798     ; 1.825     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A          ; CLK_50M    ; 1.778     ; 1.805     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B          ; CLK_50M    ; 1.795     ; 1.822     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A          ; CLK_50M    ; 1.792     ; 1.819     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B          ; CLK_50M    ; 1.692     ; 1.712     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A          ; CLK_50M    ; 1.768     ; 1.795     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B          ; CLK_50M    ; 1.951     ; 1.978     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A          ; CLK_50M    ; 1.843     ; 1.802     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B          ; CLK_50M    ; 1.825     ; 1.852     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A          ; CLK_50M    ; 1.775     ; 1.802     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B          ; CLK_50M    ; 1.778     ; 1.805     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A         ; CLK_50M    ; 1.821     ; 1.780     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B         ; CLK_50M    ; 1.672     ; 1.692     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A         ; CLK_50M    ; 1.787     ; 1.814     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B         ; CLK_50M    ; 1.794     ; 1.821     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A         ; CLK_50M    ; 1.823     ; 1.782     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B         ; CLK_50M    ; 1.796     ; 1.823     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A         ; CLK_50M    ; 1.802     ; 1.829     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B         ; CLK_50M    ; 1.784     ; 1.811     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A         ; CLK_50M    ; 1.794     ; 1.821     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B         ; CLK_50M    ; 1.798     ; 1.825     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A         ; CLK_50M    ; 1.791     ; 1.818     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B         ; CLK_50M    ; 1.788     ; 1.815     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A         ; CLK_50M    ; 1.778     ; 1.805     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B         ; CLK_50M    ; 1.778     ; 1.805     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A         ; CLK_50M    ; 1.846     ; 1.805     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B         ; CLK_50M    ; 1.843     ; 1.802     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A         ; CLK_50M    ; 1.798     ; 1.825     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B         ; CLK_50M    ; 1.794     ; 1.821     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A         ; CLK_50M    ; 1.845     ; 1.804     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B         ; CLK_50M    ; 2.267     ; 2.226     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A         ; CLK_50M    ; 1.806     ; 1.833     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B         ; CLK_50M    ; 1.790     ; 1.817     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A         ; CLK_50M    ; 1.850     ; 1.809     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B         ; CLK_50M    ; 1.848     ; 1.807     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A         ; CLK_50M    ; 1.792     ; 1.819     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B         ; CLK_50M    ; 1.798     ; 1.825     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A         ; CLK_50M    ; 1.807     ; 1.834     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B         ; CLK_50M    ; 1.851     ; 1.810     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A         ; CLK_50M    ; 1.794     ; 1.821     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B         ; CLK_50M    ; 1.797     ; 1.824     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -2.277   ; 0.145 ; 5.372    ; 0.574   ; 4.666               ;
;  CLK_50M                                              ; N/A      ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.277   ; 0.145 ; 5.372    ; 0.684   ; 4.666               ;
;  altera_reserved_tck                                  ; 42.399   ; 0.186 ; 47.783   ; 0.574   ; 49.248              ;
; Design-wide TNS                                       ; -253.626 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK_50M                                              ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -253.626 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                  ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; ARM_FPGA_CLK        ; CLK_50M             ; 5.167  ; 5.401  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_DATA       ; CLK_50M             ; 4.072  ; 4.397  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_SYNC       ; CLK_50M             ; 5.143  ; 5.405  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2A            ; CLK_50M             ; 6.054  ; 6.465  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2B            ; CLK_50M             ; 6.368  ; 6.616  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_I[*]         ; CLK_50M             ; 7.840  ; 8.107  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[1]        ; CLK_50M             ; 4.220  ; 4.594  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[2]        ; CLK_50M             ; 4.836  ; 5.095  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[4]        ; CLK_50M             ; 7.444  ; 7.697  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[5]        ; CLK_50M             ; 5.704  ; 6.018  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[6]        ; CLK_50M             ; 4.935  ; 5.281  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[7]        ; CLK_50M             ; 5.066  ; 5.417  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[9]        ; CLK_50M             ; 7.840  ; 8.107  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW0               ; CLK_50M             ; 11.825 ; 12.084 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW1               ; CLK_50M             ; 12.233 ; 12.548 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW2               ; CLK_50M             ; 11.947 ; 12.263 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW3               ; CLK_50M             ; 10.677 ; 11.006 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW4               ; CLK_50M             ; 12.335 ; 12.597 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW5               ; CLK_50M             ; 11.805 ; 12.230 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; nRST                ; CLK_50M             ; 13.690 ; 14.148 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.359  ; 4.764  ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; 8.963  ; 9.102  ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; ARM_FPGA_CLK        ; CLK_50M             ; -2.085 ; -2.857 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_DATA       ; CLK_50M             ; -1.666 ; -2.376 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_SYNC       ; CLK_50M             ; -2.085 ; -2.858 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2A            ; CLK_50M             ; -2.446 ; -3.303 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; EN1_X_2B            ; CLK_50M             ; -2.537 ; -3.371 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_I[*]         ; CLK_50M             ; -1.711 ; -2.445 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[1]        ; CLK_50M             ; -1.711 ; -2.445 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[2]        ; CLK_50M             ; -1.935 ; -2.682 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[4]        ; CLK_50M             ; -2.205 ; -2.988 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[5]        ; CLK_50M             ; -2.330 ; -3.138 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[6]        ; CLK_50M             ; -1.989 ; -2.789 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[7]        ; CLK_50M             ; -2.054 ; -2.864 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_I[9]        ; CLK_50M             ; -2.031 ; -2.788 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW0               ; CLK_50M             ; -2.790 ; -3.682 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW1               ; CLK_50M             ; -2.751 ; -3.652 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW2               ; CLK_50M             ; -2.745 ; -3.609 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW3               ; CLK_50M             ; -4.139 ; -5.019 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW4               ; CLK_50M             ; -2.610 ; -3.463 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_SW5               ; CLK_50M             ; -2.814 ; -3.693 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; nRST                ; CLK_50M             ; -2.103 ; -2.897 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.832  ; 0.641  ; Rise       ; altera_reserved_tck                                  ;
; altera_reserved_tms ; altera_reserved_tck ; -1.002 ; -1.357 ; Rise       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+
; ARM_FPGA_DATA       ; CLK_50M             ; 6.962  ; 6.797  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_RSV        ; CLK_50M             ; 7.918  ; 7.972  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FPGA_LED[*]         ; CLK_50M             ; 5.920  ; 5.701  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[0]        ; CLK_50M             ; 4.516  ; 4.442  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[1]        ; CLK_50M             ; 5.920  ; 5.701  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_O[*]         ; CLK_50M             ; 5.620  ; 5.417  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[1]        ; CLK_50M             ; 5.207  ; 5.349  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[2]        ; CLK_50M             ; 5.620  ; 5.417  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Lorigin[*]          ; CLK_50M             ; 6.856  ; 6.766  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[0]         ; CLK_50M             ; 6.856  ; 6.766  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[1]         ; CLK_50M             ; 5.585  ; 5.459  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[2]         ; CLK_50M             ; 4.970  ; 4.906  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[3]         ; CLK_50M             ; 5.730  ; 5.584  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[4]         ; CLK_50M             ; 4.667  ; 4.626  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[5]         ; CLK_50M             ; 6.510  ; 6.372  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[6]         ; CLK_50M             ; 5.872  ; 5.696  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[7]         ; CLK_50M             ; 5.719  ; 5.609  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[8]         ; CLK_50M             ; 4.862  ; 4.743  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[9]         ; CLK_50M             ; 4.613  ; 4.555  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[10]        ; CLK_50M             ; 4.593  ; 4.541  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[11]        ; CLK_50M             ; 4.807  ; 4.697  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[12]        ; CLK_50M             ; 4.877  ; 4.749  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[13]        ; CLK_50M             ; 5.331  ; 5.197  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[14]        ; CLK_50M             ; 4.975  ; 4.874  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[15]        ; CLK_50M             ; 4.607  ; 4.563  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[16]        ; CLK_50M             ; 4.471  ; 4.388  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[17]        ; CLK_50M             ; 4.747  ; 4.613  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[18]        ; CLK_50M             ; 4.730  ; 4.598  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[19]        ; CLK_50M             ; 4.463  ; 4.372  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[20]        ; CLK_50M             ; 4.882  ; 4.776  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[21]        ; CLK_50M             ; 5.051  ; 4.916  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[22]        ; CLK_50M             ; 4.457  ; 4.375  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[23]        ; CLK_50M             ; 4.462  ; 4.371  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A                ; CLK_50M             ; 4.409  ; 4.318  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B                ; CLK_50M             ; 5.101  ; 4.975  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A                ; CLK_50M             ; 4.467  ; 4.367  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B                ; CLK_50M             ; 4.814  ; 4.701  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A                ; CLK_50M             ; 4.451  ; 4.363  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B                ; CLK_50M             ; 4.462  ; 4.361  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A                ; CLK_50M             ; 4.471  ; 4.379  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B                ; CLK_50M             ; 4.428  ; 4.338  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A                ; CLK_50M             ; 4.452  ; 4.371  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B                ; CLK_50M             ; 4.385  ; 4.301  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A                ; CLK_50M             ; 4.449  ; 4.358  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B                ; CLK_50M             ; 4.176  ; 4.157  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A                ; CLK_50M             ; 4.483  ; 4.400  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B                ; CLK_50M             ; 4.387  ; 4.296  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A                ; CLK_50M             ; 4.776  ; 4.753  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B                ; CLK_50M             ; 4.450  ; 4.358  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A                ; CLK_50M             ; 5.569  ; 5.415  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B                ; CLK_50M             ; 4.405  ; 4.314  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A               ; CLK_50M             ; 4.308  ; 4.302  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B               ; CLK_50M             ; 4.128  ; 4.105  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A               ; CLK_50M             ; 4.445  ; 4.345  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B               ; CLK_50M             ; 4.447  ; 4.349  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A               ; CLK_50M             ; 5.424  ; 5.245  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B               ; CLK_50M             ; 4.419  ; 4.328  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A               ; CLK_50M             ; 4.419  ; 4.330  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B               ; CLK_50M             ; 4.474  ; 4.378  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A               ; CLK_50M             ; 4.399  ; 4.308  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B               ; CLK_50M             ; 4.422  ; 4.331  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A               ; CLK_50M             ; 4.441  ; 4.343  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B               ; CLK_50M             ; 4.443  ; 4.346  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A               ; CLK_50M             ; 5.111  ; 4.941  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B               ; CLK_50M             ; 4.415  ; 4.324  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A               ; CLK_50M             ; 4.743  ; 4.727  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B               ; CLK_50M             ; 4.321  ; 4.314  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A               ; CLK_50M             ; 4.464  ; 4.376  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B               ; CLK_50M             ; 4.432  ; 4.346  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A               ; CLK_50M             ; 4.694  ; 4.652  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B               ; CLK_50M             ; 4.341  ; 4.336  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A               ; CLK_50M             ; 4.441  ; 4.350  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B               ; CLK_50M             ; 5.094  ; 4.930  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A               ; CLK_50M             ; 4.334  ; 4.329  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B               ; CLK_50M             ; 4.340  ; 4.333  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A               ; CLK_50M             ; 4.425  ; 4.335  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B               ; CLK_50M             ; 4.473  ; 4.372  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A               ; CLK_50M             ; 4.433  ; 4.342  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B               ; CLK_50M             ; 4.348  ; 4.346  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A               ; CLK_50M             ; 4.428  ; 4.340  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B               ; CLK_50M             ; 4.483  ; 4.385  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.216 ; 14.703 ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+
; ARM_FPGA_DATA       ; CLK_50M             ; 2.865 ; 3.133 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ARM_FPGA_RSV        ; CLK_50M             ; 2.570 ; 2.549 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FPGA_LED[*]         ; CLK_50M             ; 1.779 ; 1.824 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[0]        ; CLK_50M             ; 1.779 ; 1.824 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  FPGA_LED[1]        ; CLK_50M             ; 2.345 ; 2.464 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; F_GPIO_O[*]         ; CLK_50M             ; 2.160 ; 2.072 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[1]        ; CLK_50M             ; 2.160 ; 2.072 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  F_GPIO_O[2]        ; CLK_50M             ; 2.203 ; 2.301 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Lorigin[*]          ; CLK_50M             ; 1.742 ; 1.780 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[0]         ; CLK_50M             ; 2.762 ; 2.970 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[1]         ; CLK_50M             ; 2.208 ; 2.308 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[2]         ; CLK_50M             ; 1.962 ; 2.044 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[3]         ; CLK_50M             ; 2.289 ; 2.400 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[4]         ; CLK_50M             ; 1.849 ; 1.914 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[5]         ; CLK_50M             ; 2.591 ; 2.753 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[6]         ; CLK_50M             ; 2.322 ; 2.435 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[7]         ; CLK_50M             ; 2.284 ; 2.407 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[8]         ; CLK_50M             ; 1.903 ; 1.975 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[9]         ; CLK_50M             ; 1.807 ; 1.923 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[10]        ; CLK_50M             ; 1.813 ; 1.930 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[11]        ; CLK_50M             ; 1.882 ; 1.939 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[12]        ; CLK_50M             ; 1.902 ; 1.965 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[13]        ; CLK_50M             ; 2.127 ; 2.220 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[14]        ; CLK_50M             ; 1.952 ; 2.084 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[15]        ; CLK_50M             ; 1.816 ; 1.937 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[16]        ; CLK_50M             ; 1.765 ; 1.803 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[17]        ; CLK_50M             ; 1.850 ; 1.896 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[18]        ; CLK_50M             ; 1.853 ; 1.897 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[19]        ; CLK_50M             ; 1.742 ; 1.780 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[20]        ; CLK_50M             ; 1.899 ; 2.030 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[21]        ; CLK_50M             ; 1.971 ; 2.049 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[22]        ; CLK_50M             ; 1.749 ; 1.787 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Lorigin[23]        ; CLK_50M             ; 1.753 ; 1.789 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1A                ; CLK_50M             ; 1.720 ; 1.757 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_1B                ; CLK_50M             ; 1.987 ; 2.060 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2A                ; CLK_50M             ; 1.744 ; 1.782 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_2B                ; CLK_50M             ; 1.889 ; 1.945 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3A                ; CLK_50M             ; 1.734 ; 1.774 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_3B                ; CLK_50M             ; 1.738 ; 1.776 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4A                ; CLK_50M             ; 1.750 ; 1.788 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_4B                ; CLK_50M             ; 1.727 ; 1.764 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5A                ; CLK_50M             ; 1.737 ; 1.777 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_5B                ; CLK_50M             ; 1.701 ; 1.738 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6A                ; CLK_50M             ; 1.747 ; 1.783 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_6B                ; CLK_50M             ; 1.645 ; 1.690 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7A                ; CLK_50M             ; 1.749 ; 1.793 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_7B                ; CLK_50M             ; 1.700 ; 1.736 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8A                ; CLK_50M             ; 1.900 ; 2.044 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_8B                ; CLK_50M             ; 1.729 ; 1.767 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9A                ; CLK_50M             ; 2.210 ; 2.310 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_9B                ; CLK_50M             ; 1.707 ; 1.744 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10A               ; CLK_50M             ; 1.704 ; 1.815 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_10B               ; CLK_50M             ; 1.619 ; 1.662 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11A               ; CLK_50M             ; 1.726 ; 1.764 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_11B               ; CLK_50M             ; 1.729 ; 1.768 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12A               ; CLK_50M             ; 2.121 ; 2.265 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_12B               ; CLK_50M             ; 1.733 ; 1.769 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13A               ; CLK_50M             ; 1.720 ; 1.757 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_13B               ; CLK_50M             ; 1.746 ; 1.785 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14A               ; CLK_50M             ; 1.713 ; 1.749 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_14B               ; CLK_50M             ; 1.734 ; 1.770 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15A               ; CLK_50M             ; 1.734 ; 1.771 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_15B               ; CLK_50M             ; 1.736 ; 1.773 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16A               ; CLK_50M             ; 1.998 ; 2.061 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_16B               ; CLK_50M             ; 1.726 ; 1.762 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17A               ; CLK_50M             ; 1.870 ; 2.020 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_17B               ; CLK_50M             ; 1.694 ; 1.807 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18A               ; CLK_50M             ; 1.748 ; 1.786 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_18B               ; CLK_50M             ; 1.731 ; 1.768 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19A               ; CLK_50M             ; 1.844 ; 1.978 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_19B               ; CLK_50M             ; 1.707 ; 1.821 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20A               ; CLK_50M             ; 1.731 ; 1.768 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_20B               ; CLK_50M             ; 1.991 ; 2.061 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21A               ; CLK_50M             ; 1.701 ; 1.815 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_21B               ; CLK_50M             ; 1.709 ; 1.822 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22A               ; CLK_50M             ; 1.716 ; 1.753 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_22B               ; CLK_50M             ; 1.734 ; 1.772 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23A               ; CLK_50M             ; 1.724 ; 1.760 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_23B               ; CLK_50M             ; 1.720 ; 1.833 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24A               ; CLK_50M             ; 1.722 ; 1.759 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; X_24B               ; CLK_50M             ; 1.747 ; 1.785 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.729 ; 6.235 ; Fall       ; altera_reserved_tck                                  ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ARM_FPGA_RSV        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[0]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[1]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[2]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[3]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[4]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[5]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[6]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[7]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[8]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[9]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[10]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[11]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[12]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[13]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[14]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[15]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[16]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[17]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[18]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[19]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[20]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[21]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[22]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Lorigin[23]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_1A                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_1B                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_2A                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_2B                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_3A                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_3B                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_4A                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_4B                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_5A                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_5B                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_6A                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_6B                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_7A                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_7B                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_8A                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_8B                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_9A                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_9B                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_10A               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_10B               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_11A               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_11B               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_12A               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_12B               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_13A               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_13B               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_14A               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_14B               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_15A               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_15B               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_16A               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_16B               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_17A               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_17B               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_18A               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_18B               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_19A               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_19B               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_20A               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_20B               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_21A               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_21B               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_22A               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_22B               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_23A               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_23B               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_24A               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X_24B               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED[0]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_GPIO_O[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_GPIO_O[2]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARM_FPGA_DATA       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; F_GPIO_I[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_GPIO_I[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_GPIO_I[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ARM_FPGA_DATA           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; nRST                    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_SW5                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_GPIO_I[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_GPIO_I[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_GPIO_I[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_SW4                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ARM_FPGA_SYNC           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ARM_FPGA_CLK            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_GPIO_I[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_GPIO_I[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_GPIO_I[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_GPIO_I[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_SW0                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_SW1                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_SW2                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; F_SW3                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; EN1_X_2B                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; EN1_X_2A                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ARM_FPGA_RSV        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[8]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[9]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Lorigin[10]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Lorigin[11]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[12]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[13]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[14]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Lorigin[15]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Lorigin[16]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[17]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[18]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[19]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[20]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Lorigin[21]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[22]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[23]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_1A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_1B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_2A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_2B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_3A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_3B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_4A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_4B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_5A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_5B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_6A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_6B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; X_7A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_7B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_8A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; X_8B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_9A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_9B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_10A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; X_10B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; X_11A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_11B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_12A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; X_12B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_13A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_13B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_14A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_14B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_15A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_15B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_16A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_16B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_17A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; X_17B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; X_18A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_18B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_19A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; X_19B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; X_20A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_20B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_21A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; X_21B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; X_22A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_22B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_23A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_23B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; X_24A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; X_24B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; F_GPIO_O[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; F_GPIO_O[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ARM_FPGA_DATA       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ARM_FPGA_RSV        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[8]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[9]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Lorigin[10]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Lorigin[11]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[12]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[13]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[14]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Lorigin[15]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Lorigin[16]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[17]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[18]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[19]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[20]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Lorigin[21]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[22]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Lorigin[23]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_1A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_1B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_2A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_2B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_3A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_3B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_4A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_4B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_5A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_5B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_6A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_6B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; X_7A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_7B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_8A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; X_8B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_9A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_9B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_10A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; X_10B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; X_11A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_11B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_12A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; X_12B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_13A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_13B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_14A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_14B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_15A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_15B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_16A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_16B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_17A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; X_17B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; X_18A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_18B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_19A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; X_19B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; X_20A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_20B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_21A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; X_21B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; X_22A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_22B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_23A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_23B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; X_24A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; X_24B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; F_GPIO_O[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; F_GPIO_O[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ARM_FPGA_DATA       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ARM_FPGA_RSV        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; Lorigin[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[8]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; Lorigin[9]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Lorigin[10]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Lorigin[11]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[12]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[13]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[14]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Lorigin[15]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Lorigin[16]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[17]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[18]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[19]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[20]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Lorigin[21]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; Lorigin[22]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Lorigin[23]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_1A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_1B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_2A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_2B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_3A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_3B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_4A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_4B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_5A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_5B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_6A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_6B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; X_7A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_7B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_8A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; X_8B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_9A                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_9B                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_10A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; X_10B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; X_11A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_11B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_12A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; X_12B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_13A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_13B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_14A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_14B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_15A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_15B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_16A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_16B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_17A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; X_17B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; X_18A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_18B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_19A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; X_19B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; X_20A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_20B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_21A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; X_21B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; X_22A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_22B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_23A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_23B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; X_24A               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; X_24B               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; FPGA_LED[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; FPGA_LED[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; F_GPIO_O[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; F_GPIO_O[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ARM_FPGA_DATA       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                  ; altera_reserved_tck                                  ; 6271       ; 0        ; 84       ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                  ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 943872     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                  ; altera_reserved_tck                                  ; 6271       ; 0        ; 84       ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                  ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 943872     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                  ; altera_reserved_tck                                  ; 345        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 319        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                  ; altera_reserved_tck                                  ; 345        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 319        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 2110  ; 2110 ;
; Unconstrained Output Ports      ; 79    ; 79   ;
; Unconstrained Output Port Paths ; 129   ; 129  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Fri Jul 31 17:03:34 2020
Info: Command: quartus_sta SPP_MCTL_V1 -c SPP_MCTL_V1
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SPP_MCTL_V1.out_S6.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332060): Node: nRST was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ARM_COMMU_PORT:ARM_COMMU_PORT_INST|default_out~1 is being clocked by nRST
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From PLL_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to PLL_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.277            -253.626 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    42.399               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.411               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 5.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.372               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    47.783               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.399               0.000 altera_reserved_tck 
    Info (332119):     1.616               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.694
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.694               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 CLK_50M 
    Info (332119):    49.402               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: nRST was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ARM_COMMU_PORT:ARM_COMMU_PORT_INST|default_out~1 is being clocked by nRST
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From PLL_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to PLL_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.297             -81.811 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    42.915               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 5.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.713               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.083               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.249               0.000 altera_reserved_tck 
    Info (332119):     1.465               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.666               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 CLK_50M 
    Info (332119):    49.248               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: nRST was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ARM_COMMU_PORT:ARM_COMMU_PORT_INST|default_out~1 is being clocked by nRST
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From PLL_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to PLL_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 4.606
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.606               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    46.950               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.145               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.630
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.630               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.302               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.574               0.000 altera_reserved_tck 
    Info (332119):     0.684               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.732               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 CLK_50M 
    Info (332119):    49.284               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Fri Jul 31 17:03:41 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


