
BEAKMAN_WRP_WRP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f6c  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000510  0800516c  0800516c  0000616c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800567c  0800567c  00007068  2**0
                  CONTENTS
  4 .ARM          00000008  0800567c  0800567c  0000667c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005684  08005684  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005684  08005684  00006684  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005688  08005688  00006688  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800568c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  20000068  080056f4  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  080056f4  00007320  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d216  00000000  00000000  00007092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000278c  00000000  00000000  000142a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab0  00000000  00000000  00016a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000812  00000000  00000000  000174e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002976f  00000000  00000000  00017cfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fd20  00000000  00000000  00041469  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6af4  00000000  00000000  00051189  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c5  00000000  00000000  00147c7d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000313c  00000000  00000000  00147d44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0014ae80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000068 	.word	0x20000068
 800021c:	00000000 	.word	0x00000000
 8000220:	08005154 	.word	0x08005154

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000006c 	.word	0x2000006c
 800023c:	08005154 	.word	0x08005154

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <APP_Init>:
  * @brief  Initialize COM port
  * @param  None
  * @retval None
  */
void APP_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
  /* -1- Enable GPIO Clock (to be able to program the configuration registers) */
  //LED3_GPIO_CLK_ENABLE();
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000612:	4b12      	ldr	r3, [pc, #72]	@ (800065c <APP_Init+0x50>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000616:	4a11      	ldr	r2, [pc, #68]	@ (800065c <APP_Init+0x50>)
 8000618:	f043 0302 	orr.w	r3, r3, #2
 800061c:	6313      	str	r3, [r2, #48]	@ 0x30
 800061e:	4b0f      	ldr	r3, [pc, #60]	@ (800065c <APP_Init+0x50>)
 8000620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000622:	f003 0302 	and.w	r3, r3, #2
 8000626:	607b      	str	r3, [r7, #4]
 8000628:	687b      	ldr	r3, [r7, #4]

  /* -2- Configure IO in output push-pull mode to drive external LEDs */
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800062a:	4b0d      	ldr	r3, [pc, #52]	@ (8000660 <APP_Init+0x54>)
 800062c:	2201      	movs	r2, #1
 800062e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8000630:	4b0b      	ldr	r3, [pc, #44]	@ (8000660 <APP_Init+0x54>)
 8000632:	2201      	movs	r2, #1
 8000634:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000636:	4b0a      	ldr	r3, [pc, #40]	@ (8000660 <APP_Init+0x54>)
 8000638:	2202      	movs	r2, #2
 800063a:	60da      	str	r2, [r3, #12]

  GPIO_InitStruct.Pin = LED3_Pin;
 800063c:	4b08      	ldr	r3, [pc, #32]	@ (8000660 <APP_Init+0x54>)
 800063e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000642:	601a      	str	r2, [r3, #0]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8000644:	4906      	ldr	r1, [pc, #24]	@ (8000660 <APP_Init+0x54>)
 8000646:	4807      	ldr	r0, [pc, #28]	@ (8000664 <APP_Init+0x58>)
 8000648:	f000 ff2e 	bl	80014a8 <HAL_GPIO_Init>
  
  printf("\r\n ========= %s ==========\r\n", __FUNCTION__);
 800064c:	4906      	ldr	r1, [pc, #24]	@ (8000668 <APP_Init+0x5c>)
 800064e:	4807      	ldr	r0, [pc, #28]	@ (800066c <APP_Init+0x60>)
 8000650:	f003 fde2 	bl	8004218 <iprintf>
  
  return;
 8000654:	bf00      	nop
}
 8000656:	3708      	adds	r7, #8
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	40023800 	.word	0x40023800
 8000660:	20000084 	.word	0x20000084
 8000664:	40020400 	.word	0x40020400
 8000668:	0800551c 	.word	0x0800551c
 800066c:	0800516c 	.word	0x0800516c

08000670 <APP_Run>:
  * @brief  Application will do GPIO init and toggle the LED
  * @param  None
  * @retval None
  */
void APP_Run(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
  printf("\r\n ========= %s ==========\r\n", __FUNCTION__);
 8000674:	4907      	ldr	r1, [pc, #28]	@ (8000694 <APP_Run+0x24>)
 8000676:	4808      	ldr	r0, [pc, #32]	@ (8000698 <APP_Run+0x28>)
 8000678:	f003 fdce 	bl	8004218 <iprintf>
  APP_Test_Prot_Run();
 800067c:	f000 f86a 	bl	8000754 <APP_Test_Prot_Run>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8000680:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000684:	4805      	ldr	r0, [pc, #20]	@ (800069c <APP_Run+0x2c>)
 8000686:	f001 f8d1 	bl	800182c <HAL_GPIO_TogglePin>
    /* Insert delay 100 ms */
    HAL_Delay(100);
 800068a:	2064      	movs	r0, #100	@ 0x64
 800068c:	f000 fc2c 	bl	8000ee8 <HAL_Delay>
    HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8000690:	bf00      	nop
 8000692:	e7f5      	b.n	8000680 <APP_Run+0x10>
 8000694:	08005528 	.word	0x08005528
 8000698:	0800516c 	.word	0x0800516c
 800069c:	40020400 	.word	0x40020400

080006a0 <TEST_PROTECTIONS_PrintTestingMenu>:
  * @brief  Print Test Menu
  * @param  None
  * @retval None
  */
static void TEST_PROTECTIONS_PrintTestingMenu(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  printf("\r\n=================== Test Menu ============================\r\n\n");
 80006a4:	4805      	ldr	r0, [pc, #20]	@ (80006bc <TEST_PROTECTIONS_PrintTestingMenu+0x1c>)
 80006a6:	f003 fe1f 	bl	80042e8 <puts>
  printf("  Test Protection: Secure User memory Read -------------- 1\r\n\n");
 80006aa:	4805      	ldr	r0, [pc, #20]	@ (80006c0 <TEST_PROTECTIONS_PrintTestingMenu+0x20>)
 80006ac:	f003 fe1c 	bl	80042e8 <puts>
  printf("  Previous Menu ----------------------------------------- x\r\n\n");
 80006b0:	4804      	ldr	r0, [pc, #16]	@ (80006c4 <TEST_PROTECTIONS_PrintTestingMenu+0x24>)
 80006b2:	f003 fe19 	bl	80042e8 <puts>
}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	0800518c 	.word	0x0800518c
 80006c0:	080051cc 	.word	0x080051cc
 80006c4:	0800520c 	.word	0x0800520c

080006c8 <TEST_PROTECTIONS_Read_SecUserMem>:
  * @brief  Test read secure user memory area from application
  * @param  None
  * @retval None
  */
static void TEST_PROTECTIONS_Read_SecUserMem(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b08a      	sub	sp, #40	@ 0x28
 80006cc:	af00      	add	r7, sp, #0
  FLASH_OBProgramInitTypeDef flash_option_bytes;
  
  /* Unlock the Flash to enable the flash control register access *************/
  HAL_FLASH_Unlock();
 80006ce:	f000 fdfd 	bl	80012cc <HAL_FLASH_Unlock>

  /* Unlock the Options Bytes *************************************************/
  HAL_FLASH_OB_Unlock();
 80006d2:	f000 fe2d 	bl	8001330 <HAL_FLASH_OB_Unlock>

  /* Get Option Bytes status for WRP AREA_A  **********/
  //flash_option_bytes.WRPArea     = OB_WRPAREA_ZONE_A; //Commented this line for Nucleo-F767ZI
  HAL_FLASHEx_OBGetConfig(&flash_option_bytes);
 80006d6:	f107 0308 	add.w	r3, r7, #8
 80006da:	4618      	mov	r0, r3
 80006dc:	f000 fe54 	bl	8001388 <HAL_FLASHEx_OBGetConfig>
  
  /* Lock the Options Bytes ***************************************************/
  HAL_FLASH_OB_Lock();
 80006e0:	f000 fe42 	bl	8001368 <HAL_FLASH_OB_Lock>

  /* Lock the Flash to disable the flash control register access (recommended
  to protect the FLASH memory against possible unwanted operation) *********/
  HAL_FLASH_Lock();
 80006e4:	f000 fe14 	bl	8001310 <HAL_FLASH_Lock>

  /* 128 bit key + 1 char for NULL-terminated string */
  volatile uint32_t *pdata[] = {(uint32_t*)0x08000000, (uint32_t*)0x080061FC};
 80006e8:	4a13      	ldr	r2, [pc, #76]	@ (8000738 <TEST_PROTECTIONS_Read_SecUserMem+0x70>)
 80006ea:	463b      	mov	r3, r7
 80006ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006f0:	e883 0003 	stmia.w	r3, {r0, r1}
  
  printf("\r\n====== Test Protection: Secure User Memory =================\r\n\n");
 80006f4:	4811      	ldr	r0, [pc, #68]	@ (800073c <TEST_PROTECTIONS_Read_SecUserMem+0x74>)
 80006f6:	f003 fdf7 	bl	80042e8 <puts>
  printf("If the Secure User Memory is enabled you should not be able to read the content.\r\n\n");
 80006fa:	4811      	ldr	r0, [pc, #68]	@ (8000740 <TEST_PROTECTIONS_Read_SecUserMem+0x78>)
 80006fc:	f003 fdf4 	bl	80042e8 <puts>
  //printf("  -- Secure User Area size config [0x%08x]\r\n\n", (flash_option_bytes.SecSize * FLASH_PAGE_SIZE) + FLASH_BASE); //This is not defined in Nucleo-F767
  printf("  -- Flash CR SEC_PROT bit value: 0x%d\r\n\n", (FLASH->CR & 0x10000000)>>28);
 8000700:	4b10      	ldr	r3, [pc, #64]	@ (8000744 <TEST_PROTECTIONS_Read_SecUserMem+0x7c>)
 8000702:	691b      	ldr	r3, [r3, #16]
 8000704:	0f1b      	lsrs	r3, r3, #28
 8000706:	f003 0301 	and.w	r3, r3, #1
 800070a:	4619      	mov	r1, r3
 800070c:	480e      	ldr	r0, [pc, #56]	@ (8000748 <TEST_PROTECTIONS_Read_SecUserMem+0x80>)
 800070e:	f003 fd83 	bl	8004218 <iprintf>
  
  printf("  -- Reading from address [0x%08x], [0x%08x]\r\n\n", pdata[0], pdata[1]);
 8000712:	683b      	ldr	r3, [r7, #0]
 8000714:	687a      	ldr	r2, [r7, #4]
 8000716:	4619      	mov	r1, r3
 8000718:	480c      	ldr	r0, [pc, #48]	@ (800074c <TEST_PROTECTIONS_Read_SecUserMem+0x84>)
 800071a:	f003 fd7d 	bl	8004218 <iprintf>
  printf("\r\t [0x%08x]  [0x%08x]\r\n\n", *pdata[0], *pdata[1]);
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	6819      	ldr	r1, [r3, #0]
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	461a      	mov	r2, r3
 8000728:	4809      	ldr	r0, [pc, #36]	@ (8000750 <TEST_PROTECTIONS_Read_SecUserMem+0x88>)
 800072a:	f003 fd75 	bl	8004218 <iprintf>
  
  return;
 800072e:	bf00      	nop
}
 8000730:	3728      	adds	r7, #40	@ 0x28
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	0800535c 	.word	0x0800535c
 800073c:	0800524c 	.word	0x0800524c
 8000740:	08005290 	.word	0x08005290
 8000744:	40023c00 	.word	0x40023c00
 8000748:	080052e4 	.word	0x080052e4
 800074c:	08005310 	.word	0x08005310
 8000750:	08005340 	.word	0x08005340

08000754 <APP_Test_Prot_Run>:

void APP_Test_Prot_Run(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
  uint8_t key = 0U;
 800075a:	2300      	movs	r3, #0
 800075c:	71bb      	strb	r3, [r7, #6]
  uint8_t exit = 0U;
 800075e:	2300      	movs	r3, #0
 8000760:	71fb      	strb	r3, [r7, #7]

  /* Print Main Menu message*/
  TEST_PROTECTIONS_PrintTestingMenu();
 8000762:	f7ff ff9d 	bl	80006a0 <TEST_PROTECTIONS_PrintTestingMenu>

  while (exit == 0U)
 8000766:	e01f      	b.n	80007a8 <APP_Test_Prot_Run+0x54>
  {
    key = 0U;
 8000768:	2300      	movs	r3, #0
 800076a:	71bb      	strb	r3, [r7, #6]

    /* Clean the input path */
    COM_Flush();
 800076c:	f000 f86e 	bl	800084c <COM_Flush>

    /* Receive key */
    if (COM_Receive(&key, 1U, RX_TIMEOUT) == HAL_OK)
 8000770:	1dbb      	adds	r3, r7, #6
 8000772:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000776:	2101      	movs	r1, #1
 8000778:	4618      	mov	r0, r3
 800077a:	f000 f853 	bl	8000824 <COM_Receive>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d111      	bne.n	80007a8 <APP_Test_Prot_Run+0x54>
    {
      switch (key)
 8000784:	79bb      	ldrb	r3, [r7, #6]
 8000786:	2b31      	cmp	r3, #49	@ 0x31
 8000788:	d002      	beq.n	8000790 <APP_Test_Prot_Run+0x3c>
 800078a:	2b78      	cmp	r3, #120	@ 0x78
 800078c:	d003      	beq.n	8000796 <APP_Test_Prot_Run+0x42>
 800078e:	e005      	b.n	800079c <APP_Test_Prot_Run+0x48>
      {
        case '1' :
          TEST_PROTECTIONS_Read_SecUserMem();
 8000790:	f7ff ff9a 	bl	80006c8 <TEST_PROTECTIONS_Read_SecUserMem>
          break;
 8000794:	e006      	b.n	80007a4 <APP_Test_Prot_Run+0x50>
        case 'x' :
          exit = 1U;
 8000796:	2301      	movs	r3, #1
 8000798:	71fb      	strb	r3, [r7, #7]
          break;
 800079a:	e003      	b.n	80007a4 <APP_Test_Prot_Run+0x50>

        default:
          printf("Invalid Number !\r");
 800079c:	4806      	ldr	r0, [pc, #24]	@ (80007b8 <APP_Test_Prot_Run+0x64>)
 800079e:	f003 fd3b 	bl	8004218 <iprintf>
          break;
 80007a2:	bf00      	nop
      }

      /*Print Main Menu message*/
      TEST_PROTECTIONS_PrintTestingMenu();
 80007a4:	f7ff ff7c 	bl	80006a0 <TEST_PROTECTIONS_PrintTestingMenu>
  while (exit == 0U)
 80007a8:	79fb      	ldrb	r3, [r7, #7]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d0dc      	beq.n	8000768 <APP_Test_Prot_Run+0x14>
    }
  }
}
 80007ae:	bf00      	nop
 80007b0:	bf00      	nop
 80007b2:	3708      	adds	r7, #8
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	08005364 	.word	0x08005364

080007bc <COM_Init>:
  * @brief  Initialize COM module.
  * @param  None.
  * @retval HAL Status.
  */
HAL_StatusTypeDef  COM_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
#if defined(__GNUC__)
  setvbuf(stdout, NULL, _IONBF, 0);
 80007c0:	4b15      	ldr	r3, [pc, #84]	@ (8000818 <COM_Init+0x5c>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	6898      	ldr	r0, [r3, #8]
 80007c6:	2300      	movs	r3, #0
 80007c8:	2202      	movs	r2, #2
 80007ca:	2100      	movs	r1, #0
 80007cc:	f003 fd94 	bl	80042f8 <setvbuf>
  - One Stop Bit
  - No parity
  - Hardware flow control disabled (RTS and CTS signals)
  - Receive and transmit enabled
  */
  UartHandle.Instance = COM_UART;
 80007d0:	4b12      	ldr	r3, [pc, #72]	@ (800081c <COM_Init+0x60>)
 80007d2:	4a13      	ldr	r2, [pc, #76]	@ (8000820 <COM_Init+0x64>)
 80007d4:	601a      	str	r2, [r3, #0]
  UartHandle.Init.BaudRate = 115200U;
 80007d6:	4b11      	ldr	r3, [pc, #68]	@ (800081c <COM_Init+0x60>)
 80007d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007dc:	605a      	str	r2, [r3, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80007de:	4b0f      	ldr	r3, [pc, #60]	@ (800081c <COM_Init+0x60>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	609a      	str	r2, [r3, #8]
  UartHandle.Init.StopBits = UART_STOPBITS_1;
 80007e4:	4b0d      	ldr	r3, [pc, #52]	@ (800081c <COM_Init+0x60>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	60da      	str	r2, [r3, #12]
  UartHandle.Init.Parity = UART_PARITY_NONE;
 80007ea:	4b0c      	ldr	r3, [pc, #48]	@ (800081c <COM_Init+0x60>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	611a      	str	r2, [r3, #16]
  UartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007f0:	4b0a      	ldr	r3, [pc, #40]	@ (800081c <COM_Init+0x60>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	619a      	str	r2, [r3, #24]
  UartHandle.Init.Mode = UART_MODE_RX | UART_MODE_TX;
 80007f6:	4b09      	ldr	r3, [pc, #36]	@ (800081c <COM_Init+0x60>)
 80007f8:	220c      	movs	r2, #12
 80007fa:	615a      	str	r2, [r3, #20]
  UartHandle.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80007fc:	4b07      	ldr	r3, [pc, #28]	@ (800081c <COM_Init+0x60>)
 80007fe:	2210      	movs	r2, #16
 8000800:	625a      	str	r2, [r3, #36]	@ 0x24
  UartHandle.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8000802:	4b06      	ldr	r3, [pc, #24]	@ (800081c <COM_Init+0x60>)
 8000804:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000808:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_UART_Init(&UartHandle);
 800080a:	4804      	ldr	r0, [pc, #16]	@ (800081c <COM_Init+0x60>)
 800080c:	f002 f978 	bl	8002b00 <HAL_UART_Init>
 8000810:	4603      	mov	r3, r0
}
 8000812:	4618      	mov	r0, r3
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	20000018 	.word	0x20000018
 800081c:	20000098 	.word	0x20000098
 8000820:	40004800 	.word	0x40004800

08000824 <COM_Receive>:
  * @param uDataLength: Data pointer to the Data to receive.
  * @param uTimeout: Timeout duration.
  * @retval Status of the Receive operation.
  */
HAL_StatusTypeDef COM_Receive(uint8_t *Data, uint16_t uDataLength, uint32_t uTimeout)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
 800082a:	60f8      	str	r0, [r7, #12]
 800082c:	460b      	mov	r3, r1
 800082e:	607a      	str	r2, [r7, #4]
 8000830:	817b      	strh	r3, [r7, #10]
  return HAL_UART_Receive(&UartHandle, (uint8_t *)Data, uDataLength, uTimeout);
 8000832:	897a      	ldrh	r2, [r7, #10]
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	68f9      	ldr	r1, [r7, #12]
 8000838:	4803      	ldr	r0, [pc, #12]	@ (8000848 <COM_Receive+0x24>)
 800083a:	f002 fa32 	bl	8002ca2 <HAL_UART_Receive>
 800083e:	4603      	mov	r3, r0
}
 8000840:	4618      	mov	r0, r3
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20000098 	.word	0x20000098

0800084c <COM_Flush>:
  * @brief  Flush COM Input.
  * @param None.
  * @retval HAL_Status.
  */
HAL_StatusTypeDef COM_Flush(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  /* Clean the input path */
  __HAL_UART_FLUSH_DRREGISTER(&UartHandle);
 8000850:	4b0a      	ldr	r3, [pc, #40]	@ (800087c <COM_Flush+0x30>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	699a      	ldr	r2, [r3, #24]
 8000856:	4b09      	ldr	r3, [pc, #36]	@ (800087c <COM_Flush+0x30>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	f042 0208 	orr.w	r2, r2, #8
 800085e:	619a      	str	r2, [r3, #24]
 8000860:	4b06      	ldr	r3, [pc, #24]	@ (800087c <COM_Flush+0x30>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	699a      	ldr	r2, [r3, #24]
 8000866:	4b05      	ldr	r3, [pc, #20]	@ (800087c <COM_Flush+0x30>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	f042 0210 	orr.w	r2, r2, #16
 800086e:	619a      	str	r2, [r3, #24]
  return HAL_OK;
 8000870:	2300      	movs	r3, #0
}
 8000872:	4618      	mov	r0, r3
 8000874:	46bd      	mov	sp, r7
 8000876:	bc80      	pop	{r7}
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	20000098 	.word	0x20000098

08000880 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval ch
  */
PUTCHAR_PROTOTYPE
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1U, 0xFFFFU);
 8000888:	1d39      	adds	r1, r7, #4
 800088a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800088e:	2201      	movs	r2, #1
 8000890:	4803      	ldr	r0, [pc, #12]	@ (80008a0 <__io_putchar+0x20>)
 8000892:	f002 f983 	bl	8002b9c <HAL_UART_Transmit>

  return ch;
 8000896:	687b      	ldr	r3, [r7, #4]
}
 8000898:	4618      	mov	r0, r3
 800089a:	3708      	adds	r7, #8
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	20000098 	.word	0x20000098

080008a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008a8:	f000 fac5 	bl	8000e36 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008ac:	f000 f820 	bl	80008f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008b0:	f000 f8e0 	bl	8000a74 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80008b4:	f000 f8ae 	bl	8000a14 <MX_USART3_UART_Init>
  MX_CRC_Init();
 80008b8:	f000 f88a 	bl	80009d0 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  COM_Init();
 80008bc:	f7ff ff7e 	bl	80007bc <COM_Init>
    printf("\r\n============= APP COM Init ==========\r\n");
 80008c0:	4808      	ldr	r0, [pc, #32]	@ (80008e4 <main+0x40>)
 80008c2:	f003 fd11 	bl	80042e8 <puts>

    printf("\r\n=============> FW Hash Verification\r\n");
 80008c6:	4808      	ldr	r0, [pc, #32]	@ (80008e8 <main+0x44>)
 80008c8:	f003 fd0e 	bl	80042e8 <puts>
    FW_Hash_Verify();
 80008cc:	f002 ff08 	bl	80036e0 <FW_Hash_Verify>

    printf("\r\n=============> Start App \r\n");
 80008d0:	4806      	ldr	r0, [pc, #24]	@ (80008ec <main+0x48>)
 80008d2:	f003 fd09 	bl	80042e8 <puts>
    APP_Init();
 80008d6:	f7ff fe99 	bl	800060c <APP_Init>
    APP_Run();
 80008da:	f7ff fec9 	bl	8000670 <APP_Run>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    //printf("\r\n ========= %s ==========\r\n", __FUNCTION__);
  while (1)
 80008de:	bf00      	nop
 80008e0:	e7fd      	b.n	80008de <main+0x3a>
 80008e2:	bf00      	nop
 80008e4:	08005378 	.word	0x08005378
 80008e8:	080053a4 	.word	0x080053a4
 80008ec:	080053cc 	.word	0x080053cc

080008f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b094      	sub	sp, #80	@ 0x50
 80008f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008f6:	f107 031c 	add.w	r3, r7, #28
 80008fa:	2234      	movs	r2, #52	@ 0x34
 80008fc:	2100      	movs	r1, #0
 80008fe:	4618      	mov	r0, r3
 8000900:	f003 fe96 	bl	8004630 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000904:	f107 0308 	add.w	r3, r7, #8
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	605a      	str	r2, [r3, #4]
 800090e:	609a      	str	r2, [r3, #8]
 8000910:	60da      	str	r2, [r3, #12]
 8000912:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000914:	4b2c      	ldr	r3, [pc, #176]	@ (80009c8 <SystemClock_Config+0xd8>)
 8000916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000918:	4a2b      	ldr	r2, [pc, #172]	@ (80009c8 <SystemClock_Config+0xd8>)
 800091a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800091e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000920:	4b29      	ldr	r3, [pc, #164]	@ (80009c8 <SystemClock_Config+0xd8>)
 8000922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000924:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000928:	607b      	str	r3, [r7, #4]
 800092a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800092c:	4b27      	ldr	r3, [pc, #156]	@ (80009cc <SystemClock_Config+0xdc>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000934:	4a25      	ldr	r2, [pc, #148]	@ (80009cc <SystemClock_Config+0xdc>)
 8000936:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800093a:	6013      	str	r3, [r2, #0]
 800093c:	4b23      	ldr	r3, [pc, #140]	@ (80009cc <SystemClock_Config+0xdc>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000944:	603b      	str	r3, [r7, #0]
 8000946:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000948:	2302      	movs	r3, #2
 800094a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800094c:	2301      	movs	r3, #1
 800094e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000950:	2310      	movs	r3, #16
 8000952:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000954:	2302      	movs	r3, #2
 8000956:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000958:	2300      	movs	r3, #0
 800095a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800095c:	2308      	movs	r3, #8
 800095e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000960:	2360      	movs	r3, #96	@ 0x60
 8000962:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000964:	2302      	movs	r3, #2
 8000966:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000968:	2304      	movs	r3, #4
 800096a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800096c:	2302      	movs	r3, #2
 800096e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000970:	f107 031c 	add.w	r3, r7, #28
 8000974:	4618      	mov	r0, r3
 8000976:	f000 ffc3 	bl	8001900 <HAL_RCC_OscConfig>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000980:	f000 f8b8 	bl	8000af4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000984:	f000 ff6c 	bl	8001860 <HAL_PWREx_EnableOverDrive>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800098e:	f000 f8b1 	bl	8000af4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000992:	230f      	movs	r3, #15
 8000994:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000996:	2302      	movs	r3, #2
 8000998:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800099a:	2300      	movs	r3, #0
 800099c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800099e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009a4:	2300      	movs	r3, #0
 80009a6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80009a8:	f107 0308 	add.w	r3, r7, #8
 80009ac:	2103      	movs	r1, #3
 80009ae:	4618      	mov	r0, r3
 80009b0:	f001 fa54 	bl	8001e5c <HAL_RCC_ClockConfig>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <SystemClock_Config+0xce>
  {
    Error_Handler();
 80009ba:	f000 f89b 	bl	8000af4 <Error_Handler>
  }
}
 80009be:	bf00      	nop
 80009c0:	3750      	adds	r7, #80	@ 0x50
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40023800 	.word	0x40023800
 80009cc:	40007000 	.word	0x40007000

080009d0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80009d4:	4b0d      	ldr	r3, [pc, #52]	@ (8000a0c <MX_CRC_Init+0x3c>)
 80009d6:	4a0e      	ldr	r2, [pc, #56]	@ (8000a10 <MX_CRC_Init+0x40>)
 80009d8:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80009da:	4b0c      	ldr	r3, [pc, #48]	@ (8000a0c <MX_CRC_Init+0x3c>)
 80009dc:	2200      	movs	r2, #0
 80009de:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80009e0:	4b0a      	ldr	r3, [pc, #40]	@ (8000a0c <MX_CRC_Init+0x3c>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80009e6:	4b09      	ldr	r3, [pc, #36]	@ (8000a0c <MX_CRC_Init+0x3c>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80009ec:	4b07      	ldr	r3, [pc, #28]	@ (8000a0c <MX_CRC_Init+0x3c>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80009f2:	4b06      	ldr	r3, [pc, #24]	@ (8000a0c <MX_CRC_Init+0x3c>)
 80009f4:	2201      	movs	r2, #1
 80009f6:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80009f8:	4804      	ldr	r0, [pc, #16]	@ (8000a0c <MX_CRC_Init+0x3c>)
 80009fa:	f000 fb7d 	bl	80010f8 <HAL_CRC_Init>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000a04:	f000 f876 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000a08:	bf00      	nop
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	20000120 	.word	0x20000120
 8000a10:	40023000 	.word	0x40023000

08000a14 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a18:	4b14      	ldr	r3, [pc, #80]	@ (8000a6c <MX_USART3_UART_Init+0x58>)
 8000a1a:	4a15      	ldr	r2, [pc, #84]	@ (8000a70 <MX_USART3_UART_Init+0x5c>)
 8000a1c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a1e:	4b13      	ldr	r3, [pc, #76]	@ (8000a6c <MX_USART3_UART_Init+0x58>)
 8000a20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a24:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a26:	4b11      	ldr	r3, [pc, #68]	@ (8000a6c <MX_USART3_UART_Init+0x58>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <MX_USART3_UART_Init+0x58>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a32:	4b0e      	ldr	r3, [pc, #56]	@ (8000a6c <MX_USART3_UART_Init+0x58>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a38:	4b0c      	ldr	r3, [pc, #48]	@ (8000a6c <MX_USART3_UART_Init+0x58>)
 8000a3a:	220c      	movs	r2, #12
 8000a3c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a6c <MX_USART3_UART_Init+0x58>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a44:	4b09      	ldr	r3, [pc, #36]	@ (8000a6c <MX_USART3_UART_Init+0x58>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a4a:	4b08      	ldr	r3, [pc, #32]	@ (8000a6c <MX_USART3_UART_Init+0x58>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a50:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <MX_USART3_UART_Init+0x58>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a56:	4805      	ldr	r0, [pc, #20]	@ (8000a6c <MX_USART3_UART_Init+0x58>)
 8000a58:	f002 f852 	bl	8002b00 <HAL_UART_Init>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000a62:	f000 f847 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20000144 	.word	0x20000144
 8000a70:	40004800 	.word	0x40004800

08000a74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b088      	sub	sp, #32
 8000a78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7a:	f107 030c 	add.w	r3, r7, #12
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
 8000a84:	609a      	str	r2, [r3, #8]
 8000a86:	60da      	str	r2, [r3, #12]
 8000a88:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8a:	4b18      	ldr	r3, [pc, #96]	@ (8000aec <MX_GPIO_Init+0x78>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8e:	4a17      	ldr	r2, [pc, #92]	@ (8000aec <MX_GPIO_Init+0x78>)
 8000a90:	f043 0302 	orr.w	r3, r3, #2
 8000a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a96:	4b15      	ldr	r3, [pc, #84]	@ (8000aec <MX_GPIO_Init+0x78>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9a:	f003 0302 	and.w	r3, r3, #2
 8000a9e:	60bb      	str	r3, [r7, #8]
 8000aa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aa2:	4b12      	ldr	r3, [pc, #72]	@ (8000aec <MX_GPIO_Init+0x78>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa6:	4a11      	ldr	r2, [pc, #68]	@ (8000aec <MX_GPIO_Init+0x78>)
 8000aa8:	f043 0308 	orr.w	r3, r3, #8
 8000aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aae:	4b0f      	ldr	r3, [pc, #60]	@ (8000aec <MX_GPIO_Init+0x78>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab2:	f003 0308 	and.w	r3, r3, #8
 8000ab6:	607b      	str	r3, [r7, #4]
 8000ab8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8000aba:	2200      	movs	r2, #0
 8000abc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ac0:	480b      	ldr	r0, [pc, #44]	@ (8000af0 <MX_GPIO_Init+0x7c>)
 8000ac2:	f000 fe9b 	bl	80017fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 8000ac6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000aca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000acc:	2301      	movs	r3, #1
 8000ace:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8000ad8:	f107 030c 	add.w	r3, r7, #12
 8000adc:	4619      	mov	r1, r3
 8000ade:	4804      	ldr	r0, [pc, #16]	@ (8000af0 <MX_GPIO_Init+0x7c>)
 8000ae0:	f000 fce2 	bl	80014a8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 8000ae4:	bf00      	nop
 8000ae6:	3720      	adds	r7, #32
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	40023800 	.word	0x40023800
 8000af0:	40020400 	.word	0x40020400

08000af4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af8:	b672      	cpsid	i
}
 8000afa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <Error_Handler+0x8>

08000b00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000b06:	4b0e      	ldr	r3, [pc, #56]	@ (8000b40 <HAL_MspInit+0x40>)
 8000b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b0a:	4a0d      	ldr	r2, [pc, #52]	@ (8000b40 <HAL_MspInit+0x40>)
 8000b0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b10:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b12:	4b0b      	ldr	r3, [pc, #44]	@ (8000b40 <HAL_MspInit+0x40>)
 8000b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b1e:	4b08      	ldr	r3, [pc, #32]	@ (8000b40 <HAL_MspInit+0x40>)
 8000b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b22:	4a07      	ldr	r2, [pc, #28]	@ (8000b40 <HAL_MspInit+0x40>)
 8000b24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b28:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b2a:	4b05      	ldr	r3, [pc, #20]	@ (8000b40 <HAL_MspInit+0x40>)
 8000b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b32:	603b      	str	r3, [r7, #0]
 8000b34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b36:	bf00      	nop
 8000b38:	370c      	adds	r7, #12
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bc80      	pop	{r7}
 8000b3e:	4770      	bx	lr
 8000b40:	40023800 	.word	0x40023800

08000b44 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b085      	sub	sp, #20
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a09      	ldr	r2, [pc, #36]	@ (8000b78 <HAL_CRC_MspInit+0x34>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d10b      	bne.n	8000b6e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000b56:	4b09      	ldr	r3, [pc, #36]	@ (8000b7c <HAL_CRC_MspInit+0x38>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5a:	4a08      	ldr	r2, [pc, #32]	@ (8000b7c <HAL_CRC_MspInit+0x38>)
 8000b5c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b62:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <HAL_CRC_MspInit+0x38>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000b6e:	bf00      	nop
 8000b70:	3714      	adds	r7, #20
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bc80      	pop	{r7}
 8000b76:	4770      	bx	lr
 8000b78:	40023000 	.word	0x40023000
 8000b7c:	40023800 	.word	0x40023800

08000b80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b0ae      	sub	sp, #184	@ 0xb8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b88:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	605a      	str	r2, [r3, #4]
 8000b92:	609a      	str	r2, [r3, #8]
 8000b94:	60da      	str	r2, [r3, #12]
 8000b96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b98:	f107 0314 	add.w	r3, r7, #20
 8000b9c:	2290      	movs	r2, #144	@ 0x90
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f003 fd45 	bl	8004630 <memset>
  if(huart->Instance==USART3)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a22      	ldr	r2, [pc, #136]	@ (8000c34 <HAL_UART_MspInit+0xb4>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d13c      	bne.n	8000c2a <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000bb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bb4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bba:	f107 0314 	add.w	r3, r7, #20
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f001 fb76 	bl	80022b0 <HAL_RCCEx_PeriphCLKConfig>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000bca:	f7ff ff93 	bl	8000af4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000bce:	4b1a      	ldr	r3, [pc, #104]	@ (8000c38 <HAL_UART_MspInit+0xb8>)
 8000bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bd2:	4a19      	ldr	r2, [pc, #100]	@ (8000c38 <HAL_UART_MspInit+0xb8>)
 8000bd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000bd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bda:	4b17      	ldr	r3, [pc, #92]	@ (8000c38 <HAL_UART_MspInit+0xb8>)
 8000bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bde:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000be2:	613b      	str	r3, [r7, #16]
 8000be4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000be6:	4b14      	ldr	r3, [pc, #80]	@ (8000c38 <HAL_UART_MspInit+0xb8>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	4a13      	ldr	r2, [pc, #76]	@ (8000c38 <HAL_UART_MspInit+0xb8>)
 8000bec:	f043 0308 	orr.w	r3, r3, #8
 8000bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf2:	4b11      	ldr	r3, [pc, #68]	@ (8000c38 <HAL_UART_MspInit+0xb8>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf6:	f003 0308 	and.w	r3, r3, #8
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000bfe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c06:	2302      	movs	r3, #2
 8000c08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c12:	2303      	movs	r3, #3
 8000c14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c18:	2307      	movs	r3, #7
 8000c1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c1e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000c22:	4619      	mov	r1, r3
 8000c24:	4805      	ldr	r0, [pc, #20]	@ (8000c3c <HAL_UART_MspInit+0xbc>)
 8000c26:	f000 fc3f 	bl	80014a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000c2a:	bf00      	nop
 8000c2c:	37b8      	adds	r7, #184	@ 0xb8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40004800 	.word	0x40004800
 8000c38:	40023800 	.word	0x40023800
 8000c3c:	40020c00 	.word	0x40020c00

08000c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c44:	bf00      	nop
 8000c46:	e7fd      	b.n	8000c44 <NMI_Handler+0x4>

08000c48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c4c:	bf00      	nop
 8000c4e:	e7fd      	b.n	8000c4c <HardFault_Handler+0x4>

08000c50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c54:	bf00      	nop
 8000c56:	e7fd      	b.n	8000c54 <MemManage_Handler+0x4>

08000c58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c5c:	bf00      	nop
 8000c5e:	e7fd      	b.n	8000c5c <BusFault_Handler+0x4>

08000c60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c64:	bf00      	nop
 8000c66:	e7fd      	b.n	8000c64 <UsageFault_Handler+0x4>

08000c68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c6c:	bf00      	nop
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr

08000c74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bc80      	pop	{r7}
 8000c7e:	4770      	bx	lr

08000c80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c84:	bf00      	nop
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bc80      	pop	{r7}
 8000c8a:	4770      	bx	lr

08000c8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c90:	f000 f90e 	bl	8000eb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c94:	bf00      	nop
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b086      	sub	sp, #24
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	60f8      	str	r0, [r7, #12]
 8000ca0:	60b9      	str	r1, [r7, #8]
 8000ca2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	617b      	str	r3, [r7, #20]
 8000ca8:	e00a      	b.n	8000cc0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000caa:	f3af 8000 	nop.w
 8000cae:	4601      	mov	r1, r0
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	1c5a      	adds	r2, r3, #1
 8000cb4:	60ba      	str	r2, [r7, #8]
 8000cb6:	b2ca      	uxtb	r2, r1
 8000cb8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	617b      	str	r3, [r7, #20]
 8000cc0:	697a      	ldr	r2, [r7, #20]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	dbf0      	blt.n	8000caa <_read+0x12>
  }

  return len;
 8000cc8:	687b      	ldr	r3, [r7, #4]
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3718      	adds	r7, #24
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}

08000cd2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b086      	sub	sp, #24
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	60f8      	str	r0, [r7, #12]
 8000cda:	60b9      	str	r1, [r7, #8]
 8000cdc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cde:	2300      	movs	r3, #0
 8000ce0:	617b      	str	r3, [r7, #20]
 8000ce2:	e009      	b.n	8000cf8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	1c5a      	adds	r2, r3, #1
 8000ce8:	60ba      	str	r2, [r7, #8]
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	4618      	mov	r0, r3
 8000cee:	f7ff fdc7 	bl	8000880 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cf2:	697b      	ldr	r3, [r7, #20]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	617b      	str	r3, [r7, #20]
 8000cf8:	697a      	ldr	r2, [r7, #20]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	dbf1      	blt.n	8000ce4 <_write+0x12>
  }
  return len;
 8000d00:	687b      	ldr	r3, [r7, #4]
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3718      	adds	r7, #24
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}

08000d0a <_close>:

int _close(int file)
{
 8000d0a:	b480      	push	{r7}
 8000d0c:	b083      	sub	sp, #12
 8000d0e:	af00      	add	r7, sp, #0
 8000d10:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bc80      	pop	{r7}
 8000d1e:	4770      	bx	lr

08000d20 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d30:	605a      	str	r2, [r3, #4]
  return 0;
 8000d32:	2300      	movs	r3, #0
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	370c      	adds	r7, #12
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bc80      	pop	{r7}
 8000d3c:	4770      	bx	lr

08000d3e <_isatty>:

int _isatty(int file)
{
 8000d3e:	b480      	push	{r7}
 8000d40:	b083      	sub	sp, #12
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d46:	2301      	movs	r3, #1
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bc80      	pop	{r7}
 8000d50:	4770      	bx	lr

08000d52 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d52:	b480      	push	{r7}
 8000d54:	b085      	sub	sp, #20
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	60f8      	str	r0, [r7, #12]
 8000d5a:	60b9      	str	r1, [r7, #8]
 8000d5c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d5e:	2300      	movs	r3, #0
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	3714      	adds	r7, #20
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bc80      	pop	{r7}
 8000d68:	4770      	bx	lr
	...

08000d6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b086      	sub	sp, #24
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d74:	4a14      	ldr	r2, [pc, #80]	@ (8000dc8 <_sbrk+0x5c>)
 8000d76:	4b15      	ldr	r3, [pc, #84]	@ (8000dcc <_sbrk+0x60>)
 8000d78:	1ad3      	subs	r3, r2, r3
 8000d7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d80:	4b13      	ldr	r3, [pc, #76]	@ (8000dd0 <_sbrk+0x64>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d102      	bne.n	8000d8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d88:	4b11      	ldr	r3, [pc, #68]	@ (8000dd0 <_sbrk+0x64>)
 8000d8a:	4a12      	ldr	r2, [pc, #72]	@ (8000dd4 <_sbrk+0x68>)
 8000d8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d8e:	4b10      	ldr	r3, [pc, #64]	@ (8000dd0 <_sbrk+0x64>)
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4413      	add	r3, r2
 8000d96:	693a      	ldr	r2, [r7, #16]
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	d207      	bcs.n	8000dac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d9c:	f003 fc96 	bl	80046cc <__errno>
 8000da0:	4603      	mov	r3, r0
 8000da2:	220c      	movs	r2, #12
 8000da4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000da6:	f04f 33ff 	mov.w	r3, #4294967295
 8000daa:	e009      	b.n	8000dc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dac:	4b08      	ldr	r3, [pc, #32]	@ (8000dd0 <_sbrk+0x64>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000db2:	4b07      	ldr	r3, [pc, #28]	@ (8000dd0 <_sbrk+0x64>)
 8000db4:	681a      	ldr	r2, [r3, #0]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4413      	add	r3, r2
 8000dba:	4a05      	ldr	r2, [pc, #20]	@ (8000dd0 <_sbrk+0x64>)
 8000dbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	3718      	adds	r7, #24
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	20080000 	.word	0x20080000
 8000dcc:	00000400 	.word	0x00000400
 8000dd0:	200001cc 	.word	0x200001cc
 8000dd4:	20000320 	.word	0x20000320

08000dd8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ddc:	bf00      	nop
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bc80      	pop	{r7}
 8000de2:	4770      	bx	lr

08000de4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000de4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e1c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000de8:	480d      	ldr	r0, [pc, #52]	@ (8000e20 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000dea:	490e      	ldr	r1, [pc, #56]	@ (8000e24 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000dec:	4a0e      	ldr	r2, [pc, #56]	@ (8000e28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000dee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000df0:	e002      	b.n	8000df8 <LoopCopyDataInit>

08000df2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000df2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000df4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000df6:	3304      	adds	r3, #4

08000df8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000df8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dfc:	d3f9      	bcc.n	8000df2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dfe:	4a0b      	ldr	r2, [pc, #44]	@ (8000e2c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e00:	4c0b      	ldr	r4, [pc, #44]	@ (8000e30 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e04:	e001      	b.n	8000e0a <LoopFillZerobss>

08000e06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e08:	3204      	adds	r2, #4

08000e0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e0c:	d3fb      	bcc.n	8000e06 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e0e:	f7ff ffe3 	bl	8000dd8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e12:	f003 fc61 	bl	80046d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e16:	f7ff fd45 	bl	80008a4 <main>
  bx  lr    
 8000e1a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e1c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000e20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e24:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e28:	0800568c 	.word	0x0800568c
  ldr r2, =_sbss
 8000e2c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e30:	20000320 	.word	0x20000320

08000e34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e34:	e7fe      	b.n	8000e34 <ADC_IRQHandler>

08000e36 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e3a:	2003      	movs	r0, #3
 8000e3c:	f000 f928 	bl	8001090 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e40:	2000      	movs	r0, #0
 8000e42:	f000 f805 	bl	8000e50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e46:	f7ff fe5b 	bl	8000b00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e4a:	2300      	movs	r3, #0
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e58:	4b12      	ldr	r3, [pc, #72]	@ (8000ea4 <HAL_InitTick+0x54>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ea8 <HAL_InitTick+0x58>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	4619      	mov	r1, r3
 8000e62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f000 f935 	bl	80010de <HAL_SYSTICK_Config>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e00e      	b.n	8000e9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2b0f      	cmp	r3, #15
 8000e82:	d80a      	bhi.n	8000e9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e84:	2200      	movs	r2, #0
 8000e86:	6879      	ldr	r1, [r7, #4]
 8000e88:	f04f 30ff 	mov.w	r0, #4294967295
 8000e8c:	f000 f90b 	bl	80010a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e90:	4a06      	ldr	r2, [pc, #24]	@ (8000eac <HAL_InitTick+0x5c>)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e96:	2300      	movs	r3, #0
 8000e98:	e000      	b.n	8000e9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e9a:	2301      	movs	r3, #1
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	20000000 	.word	0x20000000
 8000ea8:	20000008 	.word	0x20000008
 8000eac:	20000004 	.word	0x20000004

08000eb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eb4:	4b05      	ldr	r3, [pc, #20]	@ (8000ecc <HAL_IncTick+0x1c>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	461a      	mov	r2, r3
 8000eba:	4b05      	ldr	r3, [pc, #20]	@ (8000ed0 <HAL_IncTick+0x20>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4413      	add	r3, r2
 8000ec0:	4a03      	ldr	r2, [pc, #12]	@ (8000ed0 <HAL_IncTick+0x20>)
 8000ec2:	6013      	str	r3, [r2, #0]
}
 8000ec4:	bf00      	nop
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bc80      	pop	{r7}
 8000eca:	4770      	bx	lr
 8000ecc:	20000008 	.word	0x20000008
 8000ed0:	200001d0 	.word	0x200001d0

08000ed4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed8:	4b02      	ldr	r3, [pc, #8]	@ (8000ee4 <HAL_GetTick+0x10>)
 8000eda:	681b      	ldr	r3, [r3, #0]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bc80      	pop	{r7}
 8000ee2:	4770      	bx	lr
 8000ee4:	200001d0 	.word	0x200001d0

08000ee8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ef0:	f7ff fff0 	bl	8000ed4 <HAL_GetTick>
 8000ef4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f00:	d005      	beq.n	8000f0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f02:	4b0a      	ldr	r3, [pc, #40]	@ (8000f2c <HAL_Delay+0x44>)
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	461a      	mov	r2, r3
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f0e:	bf00      	nop
 8000f10:	f7ff ffe0 	bl	8000ed4 <HAL_GetTick>
 8000f14:	4602      	mov	r2, r0
 8000f16:	68bb      	ldr	r3, [r7, #8]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	68fa      	ldr	r2, [r7, #12]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d8f7      	bhi.n	8000f10 <HAL_Delay+0x28>
  {
  }
}
 8000f20:	bf00      	nop
 8000f22:	bf00      	nop
 8000f24:	3710      	adds	r7, #16
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20000008 	.word	0x20000008

08000f30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	f003 0307 	and.w	r3, r3, #7
 8000f3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f40:	4b0b      	ldr	r3, [pc, #44]	@ (8000f70 <__NVIC_SetPriorityGrouping+0x40>)
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f46:	68ba      	ldr	r2, [r7, #8]
 8000f48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000f58:	4b06      	ldr	r3, [pc, #24]	@ (8000f74 <__NVIC_SetPriorityGrouping+0x44>)
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f5e:	4a04      	ldr	r2, [pc, #16]	@ (8000f70 <__NVIC_SetPriorityGrouping+0x40>)
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	60d3      	str	r3, [r2, #12]
}
 8000f64:	bf00      	nop
 8000f66:	3714      	adds	r7, #20
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bc80      	pop	{r7}
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	e000ed00 	.word	0xe000ed00
 8000f74:	05fa0000 	.word	0x05fa0000

08000f78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f7c:	4b04      	ldr	r3, [pc, #16]	@ (8000f90 <__NVIC_GetPriorityGrouping+0x18>)
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	0a1b      	lsrs	r3, r3, #8
 8000f82:	f003 0307 	and.w	r3, r3, #7
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bc80      	pop	{r7}
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	e000ed00 	.word	0xe000ed00

08000f94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	6039      	str	r1, [r7, #0]
 8000f9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	db0a      	blt.n	8000fbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	b2da      	uxtb	r2, r3
 8000fac:	490c      	ldr	r1, [pc, #48]	@ (8000fe0 <__NVIC_SetPriority+0x4c>)
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	0112      	lsls	r2, r2, #4
 8000fb4:	b2d2      	uxtb	r2, r2
 8000fb6:	440b      	add	r3, r1
 8000fb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fbc:	e00a      	b.n	8000fd4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	b2da      	uxtb	r2, r3
 8000fc2:	4908      	ldr	r1, [pc, #32]	@ (8000fe4 <__NVIC_SetPriority+0x50>)
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	f003 030f 	and.w	r3, r3, #15
 8000fca:	3b04      	subs	r3, #4
 8000fcc:	0112      	lsls	r2, r2, #4
 8000fce:	b2d2      	uxtb	r2, r2
 8000fd0:	440b      	add	r3, r1
 8000fd2:	761a      	strb	r2, [r3, #24]
}
 8000fd4:	bf00      	nop
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bc80      	pop	{r7}
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	e000e100 	.word	0xe000e100
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b089      	sub	sp, #36	@ 0x24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	f003 0307 	and.w	r3, r3, #7
 8000ffa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	f1c3 0307 	rsb	r3, r3, #7
 8001002:	2b04      	cmp	r3, #4
 8001004:	bf28      	it	cs
 8001006:	2304      	movcs	r3, #4
 8001008:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	3304      	adds	r3, #4
 800100e:	2b06      	cmp	r3, #6
 8001010:	d902      	bls.n	8001018 <NVIC_EncodePriority+0x30>
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	3b03      	subs	r3, #3
 8001016:	e000      	b.n	800101a <NVIC_EncodePriority+0x32>
 8001018:	2300      	movs	r3, #0
 800101a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800101c:	f04f 32ff 	mov.w	r2, #4294967295
 8001020:	69bb      	ldr	r3, [r7, #24]
 8001022:	fa02 f303 	lsl.w	r3, r2, r3
 8001026:	43da      	mvns	r2, r3
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	401a      	ands	r2, r3
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001030:	f04f 31ff 	mov.w	r1, #4294967295
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	fa01 f303 	lsl.w	r3, r1, r3
 800103a:	43d9      	mvns	r1, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001040:	4313      	orrs	r3, r2
         );
}
 8001042:	4618      	mov	r0, r3
 8001044:	3724      	adds	r7, #36	@ 0x24
 8001046:	46bd      	mov	sp, r7
 8001048:	bc80      	pop	{r7}
 800104a:	4770      	bx	lr

0800104c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3b01      	subs	r3, #1
 8001058:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800105c:	d301      	bcc.n	8001062 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800105e:	2301      	movs	r3, #1
 8001060:	e00f      	b.n	8001082 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001062:	4a0a      	ldr	r2, [pc, #40]	@ (800108c <SysTick_Config+0x40>)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3b01      	subs	r3, #1
 8001068:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800106a:	210f      	movs	r1, #15
 800106c:	f04f 30ff 	mov.w	r0, #4294967295
 8001070:	f7ff ff90 	bl	8000f94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001074:	4b05      	ldr	r3, [pc, #20]	@ (800108c <SysTick_Config+0x40>)
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800107a:	4b04      	ldr	r3, [pc, #16]	@ (800108c <SysTick_Config+0x40>)
 800107c:	2207      	movs	r2, #7
 800107e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001080:	2300      	movs	r3, #0
}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	e000e010 	.word	0xe000e010

08001090 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f7ff ff49 	bl	8000f30 <__NVIC_SetPriorityGrouping>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b086      	sub	sp, #24
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	4603      	mov	r3, r0
 80010ae:	60b9      	str	r1, [r7, #8]
 80010b0:	607a      	str	r2, [r7, #4]
 80010b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010b8:	f7ff ff5e 	bl	8000f78 <__NVIC_GetPriorityGrouping>
 80010bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	68b9      	ldr	r1, [r7, #8]
 80010c2:	6978      	ldr	r0, [r7, #20]
 80010c4:	f7ff ff90 	bl	8000fe8 <NVIC_EncodePriority>
 80010c8:	4602      	mov	r2, r0
 80010ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ce:	4611      	mov	r1, r2
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff ff5f 	bl	8000f94 <__NVIC_SetPriority>
}
 80010d6:	bf00      	nop
 80010d8:	3718      	adds	r7, #24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	b082      	sub	sp, #8
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f7ff ffb0 	bl	800104c <SysTick_Config>
 80010ec:	4603      	mov	r3, r0
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d101      	bne.n	800110a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e054      	b.n	80011b4 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	7f5b      	ldrb	r3, [r3, #29]
 800110e:	b2db      	uxtb	r3, r3
 8001110:	2b00      	cmp	r3, #0
 8001112:	d105      	bne.n	8001120 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2200      	movs	r2, #0
 8001118:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f7ff fd12 	bl	8000b44 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2202      	movs	r2, #2
 8001124:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	791b      	ldrb	r3, [r3, #4]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d10c      	bne.n	8001148 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a22      	ldr	r2, [pc, #136]	@ (80011bc <HAL_CRC_Init+0xc4>)
 8001134:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	689a      	ldr	r2, [r3, #8]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f022 0218 	bic.w	r2, r2, #24
 8001144:	609a      	str	r2, [r3, #8]
 8001146:	e00c      	b.n	8001162 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6899      	ldr	r1, [r3, #8]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	461a      	mov	r2, r3
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f000 f834 	bl	80011c0 <HAL_CRCEx_Polynomial_Set>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800115e:	2301      	movs	r3, #1
 8001160:	e028      	b.n	80011b4 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	795b      	ldrb	r3, [r3, #5]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d105      	bne.n	8001176 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f04f 32ff 	mov.w	r2, #4294967295
 8001172:	611a      	str	r2, [r3, #16]
 8001174:	e004      	b.n	8001180 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	687a      	ldr	r2, [r7, #4]
 800117c:	6912      	ldr	r2, [r2, #16]
 800117e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	695a      	ldr	r2, [r3, #20]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	430a      	orrs	r2, r1
 8001194:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	699a      	ldr	r2, [r3, #24]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	430a      	orrs	r2, r1
 80011aa:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2201      	movs	r2, #1
 80011b0:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	04c11db7 	.word	0x04c11db7

080011c0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b087      	sub	sp, #28
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011cc:	2300      	movs	r3, #0
 80011ce:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80011d0:	231f      	movs	r3, #31
 80011d2:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80011d4:	bf00      	nop
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	1e5a      	subs	r2, r3, #1
 80011da:	613a      	str	r2, [r7, #16]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d009      	beq.n	80011f4 <HAL_CRCEx_Polynomial_Set+0x34>
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	f003 031f 	and.w	r3, r3, #31
 80011e6:	68ba      	ldr	r2, [r7, #8]
 80011e8:	fa22 f303 	lsr.w	r3, r2, r3
 80011ec:	f003 0301 	and.w	r3, r3, #1
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d0f0      	beq.n	80011d6 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2b18      	cmp	r3, #24
 80011f8:	d846      	bhi.n	8001288 <HAL_CRCEx_Polynomial_Set+0xc8>
 80011fa:	a201      	add	r2, pc, #4	@ (adr r2, 8001200 <HAL_CRCEx_Polynomial_Set+0x40>)
 80011fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001200:	0800128f 	.word	0x0800128f
 8001204:	08001289 	.word	0x08001289
 8001208:	08001289 	.word	0x08001289
 800120c:	08001289 	.word	0x08001289
 8001210:	08001289 	.word	0x08001289
 8001214:	08001289 	.word	0x08001289
 8001218:	08001289 	.word	0x08001289
 800121c:	08001289 	.word	0x08001289
 8001220:	0800127d 	.word	0x0800127d
 8001224:	08001289 	.word	0x08001289
 8001228:	08001289 	.word	0x08001289
 800122c:	08001289 	.word	0x08001289
 8001230:	08001289 	.word	0x08001289
 8001234:	08001289 	.word	0x08001289
 8001238:	08001289 	.word	0x08001289
 800123c:	08001289 	.word	0x08001289
 8001240:	08001271 	.word	0x08001271
 8001244:	08001289 	.word	0x08001289
 8001248:	08001289 	.word	0x08001289
 800124c:	08001289 	.word	0x08001289
 8001250:	08001289 	.word	0x08001289
 8001254:	08001289 	.word	0x08001289
 8001258:	08001289 	.word	0x08001289
 800125c:	08001289 	.word	0x08001289
 8001260:	08001265 	.word	0x08001265
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	2b06      	cmp	r3, #6
 8001268:	d913      	bls.n	8001292 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800126e:	e010      	b.n	8001292 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	2b07      	cmp	r3, #7
 8001274:	d90f      	bls.n	8001296 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800127a:	e00c      	b.n	8001296 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	2b0f      	cmp	r3, #15
 8001280:	d90b      	bls.n	800129a <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001286:	e008      	b.n	800129a <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	75fb      	strb	r3, [r7, #23]
      break;
 800128c:	e006      	b.n	800129c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800128e:	bf00      	nop
 8001290:	e004      	b.n	800129c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001292:	bf00      	nop
 8001294:	e002      	b.n	800129c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001296:	bf00      	nop
 8001298:	e000      	b.n	800129c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800129a:	bf00      	nop
  }
  if (status == HAL_OK)
 800129c:	7dfb      	ldrb	r3, [r7, #23]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d10d      	bne.n	80012be <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	68ba      	ldr	r2, [r7, #8]
 80012a8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	f023 0118 	bic.w	r1, r3, #24
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	430a      	orrs	r2, r1
 80012bc:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80012be:	7dfb      	ldrb	r3, [r7, #23]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	371c      	adds	r7, #28
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bc80      	pop	{r7}
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop

080012cc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80012d2:	2300      	movs	r3, #0
 80012d4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80012d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001304 <HAL_FLASH_Unlock+0x38>)
 80012d8:	691b      	ldr	r3, [r3, #16]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	da0b      	bge.n	80012f6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80012de:	4b09      	ldr	r3, [pc, #36]	@ (8001304 <HAL_FLASH_Unlock+0x38>)
 80012e0:	4a09      	ldr	r2, [pc, #36]	@ (8001308 <HAL_FLASH_Unlock+0x3c>)
 80012e2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80012e4:	4b07      	ldr	r3, [pc, #28]	@ (8001304 <HAL_FLASH_Unlock+0x38>)
 80012e6:	4a09      	ldr	r2, [pc, #36]	@ (800130c <HAL_FLASH_Unlock+0x40>)
 80012e8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80012ea:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <HAL_FLASH_Unlock+0x38>)
 80012ec:	691b      	ldr	r3, [r3, #16]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	da01      	bge.n	80012f6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80012f6:	79fb      	ldrb	r3, [r7, #7]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bc80      	pop	{r7}
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	40023c00 	.word	0x40023c00
 8001308:	45670123 	.word	0x45670123
 800130c:	cdef89ab 	.word	0xcdef89ab

08001310 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001314:	4b05      	ldr	r3, [pc, #20]	@ (800132c <HAL_FLASH_Lock+0x1c>)
 8001316:	691b      	ldr	r3, [r3, #16]
 8001318:	4a04      	ldr	r2, [pc, #16]	@ (800132c <HAL_FLASH_Lock+0x1c>)
 800131a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800131e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001320:	2300      	movs	r3, #0
}
 8001322:	4618      	mov	r0, r3
 8001324:	46bd      	mov	sp, r7
 8001326:	bc80      	pop	{r7}
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	40023c00 	.word	0x40023c00

08001330 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8001334:	4b09      	ldr	r3, [pc, #36]	@ (800135c <HAL_FLASH_OB_Unlock+0x2c>)
 8001336:	695b      	ldr	r3, [r3, #20]
 8001338:	f003 0301 	and.w	r3, r3, #1
 800133c:	2b00      	cmp	r3, #0
 800133e:	d007      	beq.n	8001350 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8001340:	4b06      	ldr	r3, [pc, #24]	@ (800135c <HAL_FLASH_OB_Unlock+0x2c>)
 8001342:	4a07      	ldr	r2, [pc, #28]	@ (8001360 <HAL_FLASH_OB_Unlock+0x30>)
 8001344:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8001346:	4b05      	ldr	r3, [pc, #20]	@ (800135c <HAL_FLASH_OB_Unlock+0x2c>)
 8001348:	4a06      	ldr	r2, [pc, #24]	@ (8001364 <HAL_FLASH_OB_Unlock+0x34>)
 800134a:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 800134c:	2300      	movs	r3, #0
 800134e:	e000      	b.n	8001352 <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8001350:	2301      	movs	r3, #1
}
 8001352:	4618      	mov	r0, r3
 8001354:	46bd      	mov	sp, r7
 8001356:	bc80      	pop	{r7}
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	40023c00 	.word	0x40023c00
 8001360:	08192a3b 	.word	0x08192a3b
 8001364:	4c5d6e7f 	.word	0x4c5d6e7f

08001368 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800136c:	4b05      	ldr	r3, [pc, #20]	@ (8001384 <HAL_FLASH_OB_Lock+0x1c>)
 800136e:	695b      	ldr	r3, [r3, #20]
 8001370:	4a04      	ldr	r2, [pc, #16]	@ (8001384 <HAL_FLASH_OB_Lock+0x1c>)
 8001372:	f043 0301 	orr.w	r3, r3, #1
 8001376:	6153      	str	r3, [r2, #20]
  
  return HAL_OK;  
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	46bd      	mov	sp, r7
 800137e:	bc80      	pop	{r7}
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	40023c00 	.word	0x40023c00

08001388 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  * 
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	223f      	movs	r2, #63	@ 0x3f
 8001394:	601a      	str	r2, [r3, #0]
	                OPTIONBYTE_BOR | OPTIONBYTE_BOOTADDR_0 | OPTIONBYTE_BOOTADDR_1;

  /*Get WRP*/
  pOBInit->WRPSector = FLASH_OB_GetWRP();
 8001396:	f000 f823 	bl	80013e0 <FLASH_OB_GetWRP>
 800139a:	4602      	mov	r2, r0
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 80013a0:	f000 f83a 	bl	8001418 <FLASH_OB_GetRDP>
 80013a4:	4603      	mov	r3, r0
 80013a6:	461a      	mov	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	60da      	str	r2, [r3, #12]

  /*Get USER*/
  pOBInit->USERConfig = FLASH_OB_GetUser();
 80013ac:	f000 f826 	bl	80013fc <FLASH_OB_GetUser>
 80013b0:	4602      	mov	r2, r0
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	615a      	str	r2, [r3, #20]

  /*Get BOR Level*/
  pOBInit->BORLevel = FLASH_OB_GetBOR();
 80013b6:	f000 f84f 	bl	8001458 <FLASH_OB_GetBOR>
 80013ba:	4602      	mov	r2, r0
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	611a      	str	r2, [r3, #16]
  
  /*Get Boot Address when Boot pin = 0 */
  pOBInit->BootAddr0 = FLASH_OB_GetBootAddress(OPTIONBYTE_BOOTADDR_0);
 80013c0:	2010      	movs	r0, #16
 80013c2:	f000 f855 	bl	8001470 <FLASH_OB_GetBootAddress>
 80013c6:	4602      	mov	r2, r0
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	619a      	str	r2, [r3, #24]
  
  /*Get Boot Address when Boot pin = 1 */
  pOBInit->BootAddr1 = FLASH_OB_GetBootAddress(OPTIONBYTE_BOOTADDR_1);
 80013cc:	2020      	movs	r0, #32
 80013ce:	f000 f84f 	bl	8001470 <FLASH_OB_GetBootAddress>
 80013d2:	4602      	mov	r2, r0
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	61da      	str	r2, [r3, #28]
  pOBInit->PCROPSector = FLASH_OB_GetPCROP();
  
  /*Get PCROP_RDP Value */
  pOBInit->PCROPRdp = FLASH_OB_GetPCROPRDP();
#endif /* FLASH_OPTCR2_PCROP */
}
 80013d8:	bf00      	nop
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint32_t FLASH Write Protection Option Bytes value
  */
static uint32_t FLASH_OB_GetWRP(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return ((uint32_t)(FLASH->OPTCR & 0x0FFF0000));
 80013e4:	4b03      	ldr	r3, [pc, #12]	@ (80013f4 <FLASH_OB_GetWRP+0x14>)
 80013e6:	695a      	ldr	r2, [r3, #20]
 80013e8:	4b03      	ldr	r3, [pc, #12]	@ (80013f8 <FLASH_OB_GetWRP+0x18>)
 80013ea:	4013      	ands	r3, r2
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bc80      	pop	{r7}
 80013f2:	4770      	bx	lr
 80013f4:	40023c00 	.word	0x40023c00
 80013f8:	0fff0000 	.word	0x0fff0000

080013fc <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint32_t FLASH User Option Bytes values: WWDG_SW(Bit4), IWDG_SW(Bit5), nRST_STOP(Bit6), 
  *         nRST_STDBY(Bit7), nDBOOT(Bit28), nDBANK(Bit29), IWDG_STDBY(Bit30) and IWDG_STOP(Bit31).
  */
static uint32_t FLASH_OB_GetUser(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint32_t)(FLASH->OPTCR & 0xF00000F0U));
 8001400:	4b03      	ldr	r3, [pc, #12]	@ (8001410 <FLASH_OB_GetUser+0x14>)
 8001402:	695a      	ldr	r2, [r3, #20]
 8001404:	4b03      	ldr	r3, [pc, #12]	@ (8001414 <FLASH_OB_GetUser+0x18>)
 8001406:	4013      	ands	r3, r2
}
 8001408:	4618      	mov	r0, r3
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr
 8001410:	40023c00 	.word	0x40023c00
 8001414:	f00000f0 	.word	0xf00000f0

08001418 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 800141e:	23aa      	movs	r3, #170	@ 0xaa
 8001420:	71fb      	strb	r3, [r7, #7]
  
  if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS)) == OB_RDP_LEVEL_0)
 8001422:	4b0c      	ldr	r3, [pc, #48]	@ (8001454 <FLASH_OB_GetRDP+0x3c>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	b2db      	uxtb	r3, r3
 8001428:	2baa      	cmp	r3, #170	@ 0xaa
 800142a:	d102      	bne.n	8001432 <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_0;
 800142c:	23aa      	movs	r3, #170	@ 0xaa
 800142e:	71fb      	strb	r3, [r7, #7]
 8001430:	e009      	b.n	8001446 <FLASH_OB_GetRDP+0x2e>
  }
  else if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS)) == OB_RDP_LEVEL_2)
 8001432:	4b08      	ldr	r3, [pc, #32]	@ (8001454 <FLASH_OB_GetRDP+0x3c>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	b2db      	uxtb	r3, r3
 8001438:	2bcc      	cmp	r3, #204	@ 0xcc
 800143a:	d102      	bne.n	8001442 <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_2;
 800143c:	23cc      	movs	r3, #204	@ 0xcc
 800143e:	71fb      	strb	r3, [r7, #7]
 8001440:	e001      	b.n	8001446 <FLASH_OB_GetRDP+0x2e>
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_1;
 8001442:	2355      	movs	r3, #85	@ 0x55
 8001444:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 8001446:	79fb      	ldrb	r3, [r7, #7]
}
 8001448:	4618      	mov	r0, r3
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	bc80      	pop	{r7}
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	40023c15 	.word	0x40023c15

08001458 <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
  */
static uint32_t FLASH_OB_GetBOR(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return ((uint32_t)(FLASH->OPTCR & 0x0C));
 800145c:	4b03      	ldr	r3, [pc, #12]	@ (800146c <FLASH_OB_GetBOR+0x14>)
 800145e:	695b      	ldr	r3, [r3, #20]
 8001460:	f003 030c 	and.w	r3, r3, #12
}
 8001464:	4618      	mov	r0, r3
 8001466:	46bd      	mov	sp, r7
 8001468:	bc80      	pop	{r7}
 800146a:	4770      	bx	lr
 800146c:	40023c00 	.word	0x40023c00

08001470 <FLASH_OB_GetBootAddress>:
  *            - OB_BOOTADDR_DTCM_RAM : Boot from DTCM RAM (0x20000000)                 
  *            - OB_BOOTADDR_SRAM1 : Boot from SRAM1 (0x20010000)                    
  *            - OB_BOOTADDR_SRAM2 : Boot from SRAM2 (0x2004C000) 
  */
static uint32_t FLASH_OB_GetBootAddress(uint32_t BootOption)
{  
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  uint32_t Address = 0;
 8001478:	2300      	movs	r3, #0
 800147a:	60fb      	str	r3, [r7, #12]
    
	/* Return the Boot base Address */
  if(BootOption == OPTIONBYTE_BOOTADDR_0)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2b10      	cmp	r3, #16
 8001480:	d104      	bne.n	800148c <FLASH_OB_GetBootAddress+0x1c>
  {			
    Address = FLASH->OPTCR1 & FLASH_OPTCR1_BOOT_ADD0;
 8001482:	4b08      	ldr	r3, [pc, #32]	@ (80014a4 <FLASH_OB_GetBootAddress+0x34>)
 8001484:	699b      	ldr	r3, [r3, #24]
 8001486:	b29b      	uxth	r3, r3
 8001488:	60fb      	str	r3, [r7, #12]
 800148a:	e004      	b.n	8001496 <FLASH_OB_GetBootAddress+0x26>
	}
  else
	{
		Address = ((FLASH->OPTCR1 & FLASH_OPTCR1_BOOT_ADD1) >> 16);
 800148c:	4b05      	ldr	r3, [pc, #20]	@ (80014a4 <FLASH_OB_GetBootAddress+0x34>)
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	0c1b      	lsrs	r3, r3, #16
 8001492:	b29b      	uxth	r3, r3
 8001494:	60fb      	str	r3, [r7, #12]
	}

  return Address;
 8001496:	68fb      	ldr	r3, [r7, #12]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3714      	adds	r7, #20
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	40023c00 	.word	0x40023c00

080014a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b089      	sub	sp, #36	@ 0x24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80014b2:	2300      	movs	r3, #0
 80014b4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80014b6:	2300      	movs	r3, #0
 80014b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80014ba:	2300      	movs	r3, #0
 80014bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80014be:	2300      	movs	r3, #0
 80014c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80014c2:	2300      	movs	r3, #0
 80014c4:	61fb      	str	r3, [r7, #28]
 80014c6:	e175      	b.n	80017b4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80014c8:	2201      	movs	r2, #1
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	fa02 f303 	lsl.w	r3, r2, r3
 80014d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	697a      	ldr	r2, [r7, #20]
 80014d8:	4013      	ands	r3, r2
 80014da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014dc:	693a      	ldr	r2, [r7, #16]
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	f040 8164 	bne.w	80017ae <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	f003 0303 	and.w	r3, r3, #3
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d005      	beq.n	80014fe <HAL_GPIO_Init+0x56>
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	f003 0303 	and.w	r3, r3, #3
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d130      	bne.n	8001560 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001504:	69fb      	ldr	r3, [r7, #28]
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	2203      	movs	r2, #3
 800150a:	fa02 f303 	lsl.w	r3, r2, r3
 800150e:	43db      	mvns	r3, r3
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	4013      	ands	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	68da      	ldr	r2, [r3, #12]
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	fa02 f303 	lsl.w	r3, r2, r3
 8001522:	69ba      	ldr	r2, [r7, #24]
 8001524:	4313      	orrs	r3, r2
 8001526:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001534:	2201      	movs	r2, #1
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	43db      	mvns	r3, r3
 800153e:	69ba      	ldr	r2, [r7, #24]
 8001540:	4013      	ands	r3, r2
 8001542:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	091b      	lsrs	r3, r3, #4
 800154a:	f003 0201 	and.w	r2, r3, #1
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	fa02 f303 	lsl.w	r3, r2, r3
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	4313      	orrs	r3, r2
 8001558:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	69ba      	ldr	r2, [r7, #24]
 800155e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f003 0303 	and.w	r3, r3, #3
 8001568:	2b03      	cmp	r3, #3
 800156a:	d017      	beq.n	800159c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	2203      	movs	r2, #3
 8001578:	fa02 f303 	lsl.w	r3, r2, r3
 800157c:	43db      	mvns	r3, r3
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	4013      	ands	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	689a      	ldr	r2, [r3, #8]
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	4313      	orrs	r3, r2
 8001594:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f003 0303 	and.w	r3, r3, #3
 80015a4:	2b02      	cmp	r3, #2
 80015a6:	d123      	bne.n	80015f0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	08da      	lsrs	r2, r3, #3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3208      	adds	r2, #8
 80015b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	f003 0307 	and.w	r3, r3, #7
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	220f      	movs	r2, #15
 80015c0:	fa02 f303 	lsl.w	r3, r2, r3
 80015c4:	43db      	mvns	r3, r3
 80015c6:	69ba      	ldr	r2, [r7, #24]
 80015c8:	4013      	ands	r3, r2
 80015ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	691a      	ldr	r2, [r3, #16]
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	f003 0307 	and.w	r3, r3, #7
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	fa02 f303 	lsl.w	r3, r2, r3
 80015dc:	69ba      	ldr	r2, [r7, #24]
 80015de:	4313      	orrs	r3, r2
 80015e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	08da      	lsrs	r2, r3, #3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	3208      	adds	r2, #8
 80015ea:	69b9      	ldr	r1, [r7, #24]
 80015ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	2203      	movs	r2, #3
 80015fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001600:	43db      	mvns	r3, r3
 8001602:	69ba      	ldr	r2, [r7, #24]
 8001604:	4013      	ands	r3, r2
 8001606:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f003 0203 	and.w	r2, r3, #3
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	fa02 f303 	lsl.w	r3, r2, r3
 8001618:	69ba      	ldr	r2, [r7, #24]
 800161a:	4313      	orrs	r3, r2
 800161c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	69ba      	ldr	r2, [r7, #24]
 8001622:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800162c:	2b00      	cmp	r3, #0
 800162e:	f000 80be 	beq.w	80017ae <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001632:	4b65      	ldr	r3, [pc, #404]	@ (80017c8 <HAL_GPIO_Init+0x320>)
 8001634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001636:	4a64      	ldr	r2, [pc, #400]	@ (80017c8 <HAL_GPIO_Init+0x320>)
 8001638:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800163c:	6453      	str	r3, [r2, #68]	@ 0x44
 800163e:	4b62      	ldr	r3, [pc, #392]	@ (80017c8 <HAL_GPIO_Init+0x320>)
 8001640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001642:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800164a:	4a60      	ldr	r2, [pc, #384]	@ (80017cc <HAL_GPIO_Init+0x324>)
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	089b      	lsrs	r3, r3, #2
 8001650:	3302      	adds	r3, #2
 8001652:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001656:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	f003 0303 	and.w	r3, r3, #3
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	220f      	movs	r2, #15
 8001662:	fa02 f303 	lsl.w	r3, r2, r3
 8001666:	43db      	mvns	r3, r3
 8001668:	69ba      	ldr	r2, [r7, #24]
 800166a:	4013      	ands	r3, r2
 800166c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a57      	ldr	r2, [pc, #348]	@ (80017d0 <HAL_GPIO_Init+0x328>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d037      	beq.n	80016e6 <HAL_GPIO_Init+0x23e>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a56      	ldr	r2, [pc, #344]	@ (80017d4 <HAL_GPIO_Init+0x32c>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d031      	beq.n	80016e2 <HAL_GPIO_Init+0x23a>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a55      	ldr	r2, [pc, #340]	@ (80017d8 <HAL_GPIO_Init+0x330>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d02b      	beq.n	80016de <HAL_GPIO_Init+0x236>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a54      	ldr	r2, [pc, #336]	@ (80017dc <HAL_GPIO_Init+0x334>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d025      	beq.n	80016da <HAL_GPIO_Init+0x232>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4a53      	ldr	r2, [pc, #332]	@ (80017e0 <HAL_GPIO_Init+0x338>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d01f      	beq.n	80016d6 <HAL_GPIO_Init+0x22e>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4a52      	ldr	r2, [pc, #328]	@ (80017e4 <HAL_GPIO_Init+0x33c>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d019      	beq.n	80016d2 <HAL_GPIO_Init+0x22a>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4a51      	ldr	r2, [pc, #324]	@ (80017e8 <HAL_GPIO_Init+0x340>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d013      	beq.n	80016ce <HAL_GPIO_Init+0x226>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4a50      	ldr	r2, [pc, #320]	@ (80017ec <HAL_GPIO_Init+0x344>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d00d      	beq.n	80016ca <HAL_GPIO_Init+0x222>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4a4f      	ldr	r2, [pc, #316]	@ (80017f0 <HAL_GPIO_Init+0x348>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d007      	beq.n	80016c6 <HAL_GPIO_Init+0x21e>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a4e      	ldr	r2, [pc, #312]	@ (80017f4 <HAL_GPIO_Init+0x34c>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d101      	bne.n	80016c2 <HAL_GPIO_Init+0x21a>
 80016be:	2309      	movs	r3, #9
 80016c0:	e012      	b.n	80016e8 <HAL_GPIO_Init+0x240>
 80016c2:	230a      	movs	r3, #10
 80016c4:	e010      	b.n	80016e8 <HAL_GPIO_Init+0x240>
 80016c6:	2308      	movs	r3, #8
 80016c8:	e00e      	b.n	80016e8 <HAL_GPIO_Init+0x240>
 80016ca:	2307      	movs	r3, #7
 80016cc:	e00c      	b.n	80016e8 <HAL_GPIO_Init+0x240>
 80016ce:	2306      	movs	r3, #6
 80016d0:	e00a      	b.n	80016e8 <HAL_GPIO_Init+0x240>
 80016d2:	2305      	movs	r3, #5
 80016d4:	e008      	b.n	80016e8 <HAL_GPIO_Init+0x240>
 80016d6:	2304      	movs	r3, #4
 80016d8:	e006      	b.n	80016e8 <HAL_GPIO_Init+0x240>
 80016da:	2303      	movs	r3, #3
 80016dc:	e004      	b.n	80016e8 <HAL_GPIO_Init+0x240>
 80016de:	2302      	movs	r3, #2
 80016e0:	e002      	b.n	80016e8 <HAL_GPIO_Init+0x240>
 80016e2:	2301      	movs	r3, #1
 80016e4:	e000      	b.n	80016e8 <HAL_GPIO_Init+0x240>
 80016e6:	2300      	movs	r3, #0
 80016e8:	69fa      	ldr	r2, [r7, #28]
 80016ea:	f002 0203 	and.w	r2, r2, #3
 80016ee:	0092      	lsls	r2, r2, #2
 80016f0:	4093      	lsls	r3, r2
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80016f8:	4934      	ldr	r1, [pc, #208]	@ (80017cc <HAL_GPIO_Init+0x324>)
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	089b      	lsrs	r3, r3, #2
 80016fe:	3302      	adds	r3, #2
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001706:	4b3c      	ldr	r3, [pc, #240]	@ (80017f8 <HAL_GPIO_Init+0x350>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	43db      	mvns	r3, r3
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	4013      	ands	r3, r2
 8001714:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d003      	beq.n	800172a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	4313      	orrs	r3, r2
 8001728:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800172a:	4a33      	ldr	r2, [pc, #204]	@ (80017f8 <HAL_GPIO_Init+0x350>)
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001730:	4b31      	ldr	r3, [pc, #196]	@ (80017f8 <HAL_GPIO_Init+0x350>)
 8001732:	68db      	ldr	r3, [r3, #12]
 8001734:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	43db      	mvns	r3, r3
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	4013      	ands	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	4313      	orrs	r3, r2
 8001752:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001754:	4a28      	ldr	r2, [pc, #160]	@ (80017f8 <HAL_GPIO_Init+0x350>)
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800175a:	4b27      	ldr	r3, [pc, #156]	@ (80017f8 <HAL_GPIO_Init+0x350>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	43db      	mvns	r3, r3
 8001764:	69ba      	ldr	r2, [r7, #24]
 8001766:	4013      	ands	r3, r2
 8001768:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d003      	beq.n	800177e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	4313      	orrs	r3, r2
 800177c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800177e:	4a1e      	ldr	r2, [pc, #120]	@ (80017f8 <HAL_GPIO_Init+0x350>)
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001784:	4b1c      	ldr	r3, [pc, #112]	@ (80017f8 <HAL_GPIO_Init+0x350>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	43db      	mvns	r3, r3
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	4013      	ands	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d003      	beq.n	80017a8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017a8:	4a13      	ldr	r2, [pc, #76]	@ (80017f8 <HAL_GPIO_Init+0x350>)
 80017aa:	69bb      	ldr	r3, [r7, #24]
 80017ac:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	3301      	adds	r3, #1
 80017b2:	61fb      	str	r3, [r7, #28]
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	2b0f      	cmp	r3, #15
 80017b8:	f67f ae86 	bls.w	80014c8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80017bc:	bf00      	nop
 80017be:	bf00      	nop
 80017c0:	3724      	adds	r7, #36	@ 0x24
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bc80      	pop	{r7}
 80017c6:	4770      	bx	lr
 80017c8:	40023800 	.word	0x40023800
 80017cc:	40013800 	.word	0x40013800
 80017d0:	40020000 	.word	0x40020000
 80017d4:	40020400 	.word	0x40020400
 80017d8:	40020800 	.word	0x40020800
 80017dc:	40020c00 	.word	0x40020c00
 80017e0:	40021000 	.word	0x40021000
 80017e4:	40021400 	.word	0x40021400
 80017e8:	40021800 	.word	0x40021800
 80017ec:	40021c00 	.word	0x40021c00
 80017f0:	40022000 	.word	0x40022000
 80017f4:	40022400 	.word	0x40022400
 80017f8:	40013c00 	.word	0x40013c00

080017fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	460b      	mov	r3, r1
 8001806:	807b      	strh	r3, [r7, #2]
 8001808:	4613      	mov	r3, r2
 800180a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800180c:	787b      	ldrb	r3, [r7, #1]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d003      	beq.n	800181a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001812:	887a      	ldrh	r2, [r7, #2]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001818:	e003      	b.n	8001822 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800181a:	887b      	ldrh	r3, [r7, #2]
 800181c:	041a      	lsls	r2, r3, #16
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	619a      	str	r2, [r3, #24]
}
 8001822:	bf00      	nop
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	bc80      	pop	{r7}
 800182a:	4770      	bx	lr

0800182c <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	460b      	mov	r3, r1
 8001836:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	695b      	ldr	r3, [r3, #20]
 800183c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800183e:	887a      	ldrh	r2, [r7, #2]
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	4013      	ands	r3, r2
 8001844:	041a      	lsls	r2, r3, #16
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	43d9      	mvns	r1, r3
 800184a:	887b      	ldrh	r3, [r7, #2]
 800184c:	400b      	ands	r3, r1
 800184e:	431a      	orrs	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	619a      	str	r2, [r3, #24]
}
 8001854:	bf00      	nop
 8001856:	3714      	adds	r7, #20
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr
	...

08001860 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001866:	2300      	movs	r3, #0
 8001868:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800186a:	4b23      	ldr	r3, [pc, #140]	@ (80018f8 <HAL_PWREx_EnableOverDrive+0x98>)
 800186c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186e:	4a22      	ldr	r2, [pc, #136]	@ (80018f8 <HAL_PWREx_EnableOverDrive+0x98>)
 8001870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001874:	6413      	str	r3, [r2, #64]	@ 0x40
 8001876:	4b20      	ldr	r3, [pc, #128]	@ (80018f8 <HAL_PWREx_EnableOverDrive+0x98>)
 8001878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800187a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800187e:	603b      	str	r3, [r7, #0]
 8001880:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001882:	4b1e      	ldr	r3, [pc, #120]	@ (80018fc <HAL_PWREx_EnableOverDrive+0x9c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a1d      	ldr	r2, [pc, #116]	@ (80018fc <HAL_PWREx_EnableOverDrive+0x9c>)
 8001888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800188c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800188e:	f7ff fb21 	bl	8000ed4 <HAL_GetTick>
 8001892:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001894:	e009      	b.n	80018aa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001896:	f7ff fb1d 	bl	8000ed4 <HAL_GetTick>
 800189a:	4602      	mov	r2, r0
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80018a4:	d901      	bls.n	80018aa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e022      	b.n	80018f0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80018aa:	4b14      	ldr	r3, [pc, #80]	@ (80018fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018b6:	d1ee      	bne.n	8001896 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80018b8:	4b10      	ldr	r3, [pc, #64]	@ (80018fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a0f      	ldr	r2, [pc, #60]	@ (80018fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80018be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018c2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80018c4:	f7ff fb06 	bl	8000ed4 <HAL_GetTick>
 80018c8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80018ca:	e009      	b.n	80018e0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80018cc:	f7ff fb02 	bl	8000ed4 <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80018da:	d901      	bls.n	80018e0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80018dc:	2303      	movs	r3, #3
 80018de:	e007      	b.n	80018f0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80018e0:	4b06      	ldr	r3, [pc, #24]	@ (80018fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80018ec:	d1ee      	bne.n	80018cc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80018ee:	2300      	movs	r3, #0
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40023800 	.word	0x40023800
 80018fc:	40007000 	.word	0x40007000

08001900 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001908:	2300      	movs	r3, #0
 800190a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d101      	bne.n	8001916 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e29b      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	2b00      	cmp	r3, #0
 8001920:	f000 8087 	beq.w	8001a32 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001924:	4b96      	ldr	r3, [pc, #600]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	f003 030c 	and.w	r3, r3, #12
 800192c:	2b04      	cmp	r3, #4
 800192e:	d00c      	beq.n	800194a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001930:	4b93      	ldr	r3, [pc, #588]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	f003 030c 	and.w	r3, r3, #12
 8001938:	2b08      	cmp	r3, #8
 800193a:	d112      	bne.n	8001962 <HAL_RCC_OscConfig+0x62>
 800193c:	4b90      	ldr	r3, [pc, #576]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001944:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001948:	d10b      	bne.n	8001962 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800194a:	4b8d      	ldr	r3, [pc, #564]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d06c      	beq.n	8001a30 <HAL_RCC_OscConfig+0x130>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d168      	bne.n	8001a30 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e275      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800196a:	d106      	bne.n	800197a <HAL_RCC_OscConfig+0x7a>
 800196c:	4b84      	ldr	r3, [pc, #528]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a83      	ldr	r2, [pc, #524]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001972:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001976:	6013      	str	r3, [r2, #0]
 8001978:	e02e      	b.n	80019d8 <HAL_RCC_OscConfig+0xd8>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d10c      	bne.n	800199c <HAL_RCC_OscConfig+0x9c>
 8001982:	4b7f      	ldr	r3, [pc, #508]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a7e      	ldr	r2, [pc, #504]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001988:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800198c:	6013      	str	r3, [r2, #0]
 800198e:	4b7c      	ldr	r3, [pc, #496]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a7b      	ldr	r2, [pc, #492]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001994:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001998:	6013      	str	r3, [r2, #0]
 800199a:	e01d      	b.n	80019d8 <HAL_RCC_OscConfig+0xd8>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019a4:	d10c      	bne.n	80019c0 <HAL_RCC_OscConfig+0xc0>
 80019a6:	4b76      	ldr	r3, [pc, #472]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a75      	ldr	r2, [pc, #468]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 80019ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019b0:	6013      	str	r3, [r2, #0]
 80019b2:	4b73      	ldr	r3, [pc, #460]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a72      	ldr	r2, [pc, #456]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 80019b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019bc:	6013      	str	r3, [r2, #0]
 80019be:	e00b      	b.n	80019d8 <HAL_RCC_OscConfig+0xd8>
 80019c0:	4b6f      	ldr	r3, [pc, #444]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a6e      	ldr	r2, [pc, #440]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 80019c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019ca:	6013      	str	r3, [r2, #0]
 80019cc:	4b6c      	ldr	r3, [pc, #432]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a6b      	ldr	r2, [pc, #428]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 80019d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d013      	beq.n	8001a08 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019e0:	f7ff fa78 	bl	8000ed4 <HAL_GetTick>
 80019e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019e6:	e008      	b.n	80019fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019e8:	f7ff fa74 	bl	8000ed4 <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b64      	cmp	r3, #100	@ 0x64
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e229      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019fa:	4b61      	ldr	r3, [pc, #388]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d0f0      	beq.n	80019e8 <HAL_RCC_OscConfig+0xe8>
 8001a06:	e014      	b.n	8001a32 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a08:	f7ff fa64 	bl	8000ed4 <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a10:	f7ff fa60 	bl	8000ed4 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b64      	cmp	r3, #100	@ 0x64
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e215      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a22:	4b57      	ldr	r3, [pc, #348]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d1f0      	bne.n	8001a10 <HAL_RCC_OscConfig+0x110>
 8001a2e:	e000      	b.n	8001a32 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d069      	beq.n	8001b12 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a3e:	4b50      	ldr	r3, [pc, #320]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	f003 030c 	and.w	r3, r3, #12
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d00b      	beq.n	8001a62 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a4a:	4b4d      	ldr	r3, [pc, #308]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	f003 030c 	and.w	r3, r3, #12
 8001a52:	2b08      	cmp	r3, #8
 8001a54:	d11c      	bne.n	8001a90 <HAL_RCC_OscConfig+0x190>
 8001a56:	4b4a      	ldr	r3, [pc, #296]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d116      	bne.n	8001a90 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a62:	4b47      	ldr	r3, [pc, #284]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d005      	beq.n	8001a7a <HAL_RCC_OscConfig+0x17a>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	68db      	ldr	r3, [r3, #12]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d001      	beq.n	8001a7a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e1e9      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a7a:	4b41      	ldr	r3, [pc, #260]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	691b      	ldr	r3, [r3, #16]
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	493d      	ldr	r1, [pc, #244]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a8e:	e040      	b.n	8001b12 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d023      	beq.n	8001ae0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a98:	4b39      	ldr	r3, [pc, #228]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a38      	ldr	r2, [pc, #224]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001a9e:	f043 0301 	orr.w	r3, r3, #1
 8001aa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa4:	f7ff fa16 	bl	8000ed4 <HAL_GetTick>
 8001aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aaa:	e008      	b.n	8001abe <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aac:	f7ff fa12 	bl	8000ed4 <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d901      	bls.n	8001abe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e1c7      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001abe:	4b30      	ldr	r3, [pc, #192]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d0f0      	beq.n	8001aac <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aca:	4b2d      	ldr	r3, [pc, #180]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	691b      	ldr	r3, [r3, #16]
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	4929      	ldr	r1, [pc, #164]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001ada:	4313      	orrs	r3, r2
 8001adc:	600b      	str	r3, [r1, #0]
 8001ade:	e018      	b.n	8001b12 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ae0:	4b27      	ldr	r3, [pc, #156]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a26      	ldr	r2, [pc, #152]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001ae6:	f023 0301 	bic.w	r3, r3, #1
 8001aea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aec:	f7ff f9f2 	bl	8000ed4 <HAL_GetTick>
 8001af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001af2:	e008      	b.n	8001b06 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001af4:	f7ff f9ee 	bl	8000ed4 <HAL_GetTick>
 8001af8:	4602      	mov	r2, r0
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d901      	bls.n	8001b06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001b02:	2303      	movs	r3, #3
 8001b04:	e1a3      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b06:	4b1e      	ldr	r3, [pc, #120]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0302 	and.w	r3, r3, #2
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d1f0      	bne.n	8001af4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 0308 	and.w	r3, r3, #8
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d038      	beq.n	8001b90 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	695b      	ldr	r3, [r3, #20]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d019      	beq.n	8001b5a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b26:	4b16      	ldr	r3, [pc, #88]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001b28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b2a:	4a15      	ldr	r2, [pc, #84]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b32:	f7ff f9cf 	bl	8000ed4 <HAL_GetTick>
 8001b36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b38:	e008      	b.n	8001b4c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b3a:	f7ff f9cb 	bl	8000ed4 <HAL_GetTick>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d901      	bls.n	8001b4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	e180      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001b4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b50:	f003 0302 	and.w	r3, r3, #2
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d0f0      	beq.n	8001b3a <HAL_RCC_OscConfig+0x23a>
 8001b58:	e01a      	b.n	8001b90 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b5a:	4b09      	ldr	r3, [pc, #36]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001b5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b5e:	4a08      	ldr	r2, [pc, #32]	@ (8001b80 <HAL_RCC_OscConfig+0x280>)
 8001b60:	f023 0301 	bic.w	r3, r3, #1
 8001b64:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b66:	f7ff f9b5 	bl	8000ed4 <HAL_GetTick>
 8001b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b6c:	e00a      	b.n	8001b84 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b6e:	f7ff f9b1 	bl	8000ed4 <HAL_GetTick>
 8001b72:	4602      	mov	r2, r0
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d903      	bls.n	8001b84 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	e166      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>
 8001b80:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b84:	4b92      	ldr	r3, [pc, #584]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001b86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b88:	f003 0302 	and.w	r3, r3, #2
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d1ee      	bne.n	8001b6e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0304 	and.w	r3, r3, #4
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	f000 80a4 	beq.w	8001ce6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b9e:	4b8c      	ldr	r3, [pc, #560]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d10d      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001baa:	4b89      	ldr	r3, [pc, #548]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bae:	4a88      	ldr	r2, [pc, #544]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001bb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bb6:	4b86      	ldr	r3, [pc, #536]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bbe:	60bb      	str	r3, [r7, #8]
 8001bc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bc6:	4b83      	ldr	r3, [pc, #524]	@ (8001dd4 <HAL_RCC_OscConfig+0x4d4>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d118      	bne.n	8001c04 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001bd2:	4b80      	ldr	r3, [pc, #512]	@ (8001dd4 <HAL_RCC_OscConfig+0x4d4>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a7f      	ldr	r2, [pc, #508]	@ (8001dd4 <HAL_RCC_OscConfig+0x4d4>)
 8001bd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bde:	f7ff f979 	bl	8000ed4 <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001be4:	e008      	b.n	8001bf8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001be6:	f7ff f975 	bl	8000ed4 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b64      	cmp	r3, #100	@ 0x64
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e12a      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bf8:	4b76      	ldr	r3, [pc, #472]	@ (8001dd4 <HAL_RCC_OscConfig+0x4d4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d0f0      	beq.n	8001be6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d106      	bne.n	8001c1a <HAL_RCC_OscConfig+0x31a>
 8001c0c:	4b70      	ldr	r3, [pc, #448]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001c0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c10:	4a6f      	ldr	r2, [pc, #444]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c18:	e02d      	b.n	8001c76 <HAL_RCC_OscConfig+0x376>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d10c      	bne.n	8001c3c <HAL_RCC_OscConfig+0x33c>
 8001c22:	4b6b      	ldr	r3, [pc, #428]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001c24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c26:	4a6a      	ldr	r2, [pc, #424]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001c28:	f023 0301 	bic.w	r3, r3, #1
 8001c2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c2e:	4b68      	ldr	r3, [pc, #416]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c32:	4a67      	ldr	r2, [pc, #412]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001c34:	f023 0304 	bic.w	r3, r3, #4
 8001c38:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c3a:	e01c      	b.n	8001c76 <HAL_RCC_OscConfig+0x376>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	2b05      	cmp	r3, #5
 8001c42:	d10c      	bne.n	8001c5e <HAL_RCC_OscConfig+0x35e>
 8001c44:	4b62      	ldr	r3, [pc, #392]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001c46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c48:	4a61      	ldr	r2, [pc, #388]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001c4a:	f043 0304 	orr.w	r3, r3, #4
 8001c4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c50:	4b5f      	ldr	r3, [pc, #380]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001c52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c54:	4a5e      	ldr	r2, [pc, #376]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001c56:	f043 0301 	orr.w	r3, r3, #1
 8001c5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c5c:	e00b      	b.n	8001c76 <HAL_RCC_OscConfig+0x376>
 8001c5e:	4b5c      	ldr	r3, [pc, #368]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c62:	4a5b      	ldr	r2, [pc, #364]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001c64:	f023 0301 	bic.w	r3, r3, #1
 8001c68:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c6a:	4b59      	ldr	r3, [pc, #356]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c6e:	4a58      	ldr	r2, [pc, #352]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001c70:	f023 0304 	bic.w	r3, r3, #4
 8001c74:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d015      	beq.n	8001caa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c7e:	f7ff f929 	bl	8000ed4 <HAL_GetTick>
 8001c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c84:	e00a      	b.n	8001c9c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c86:	f7ff f925 	bl	8000ed4 <HAL_GetTick>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e0d8      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c9c:	4b4c      	ldr	r3, [pc, #304]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001c9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ca0:	f003 0302 	and.w	r3, r3, #2
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d0ee      	beq.n	8001c86 <HAL_RCC_OscConfig+0x386>
 8001ca8:	e014      	b.n	8001cd4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001caa:	f7ff f913 	bl	8000ed4 <HAL_GetTick>
 8001cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cb0:	e00a      	b.n	8001cc8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cb2:	f7ff f90f 	bl	8000ed4 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e0c2      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cc8:	4b41      	ldr	r3, [pc, #260]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ccc:	f003 0302 	and.w	r3, r3, #2
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d1ee      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001cd4:	7dfb      	ldrb	r3, [r7, #23]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d105      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cda:	4b3d      	ldr	r3, [pc, #244]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cde:	4a3c      	ldr	r2, [pc, #240]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001ce0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ce4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	f000 80ae 	beq.w	8001e4c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cf0:	4b37      	ldr	r3, [pc, #220]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	f003 030c 	and.w	r3, r3, #12
 8001cf8:	2b08      	cmp	r3, #8
 8001cfa:	d06d      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d14b      	bne.n	8001d9c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d04:	4b32      	ldr	r3, [pc, #200]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a31      	ldr	r2, [pc, #196]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001d0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d10:	f7ff f8e0 	bl	8000ed4 <HAL_GetTick>
 8001d14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d16:	e008      	b.n	8001d2a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d18:	f7ff f8dc 	bl	8000ed4 <HAL_GetTick>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	2b02      	cmp	r3, #2
 8001d24:	d901      	bls.n	8001d2a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001d26:	2303      	movs	r3, #3
 8001d28:	e091      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d2a:	4b29      	ldr	r3, [pc, #164]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d1f0      	bne.n	8001d18 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	69da      	ldr	r2, [r3, #28]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a1b      	ldr	r3, [r3, #32]
 8001d3e:	431a      	orrs	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d44:	019b      	lsls	r3, r3, #6
 8001d46:	431a      	orrs	r2, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d4c:	085b      	lsrs	r3, r3, #1
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	041b      	lsls	r3, r3, #16
 8001d52:	431a      	orrs	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d58:	061b      	lsls	r3, r3, #24
 8001d5a:	431a      	orrs	r2, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d60:	071b      	lsls	r3, r3, #28
 8001d62:	491b      	ldr	r1, [pc, #108]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001d64:	4313      	orrs	r3, r2
 8001d66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d68:	4b19      	ldr	r3, [pc, #100]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a18      	ldr	r2, [pc, #96]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001d6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d74:	f7ff f8ae 	bl	8000ed4 <HAL_GetTick>
 8001d78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d7a:	e008      	b.n	8001d8e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d7c:	f7ff f8aa 	bl	8000ed4 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e05f      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d8e:	4b10      	ldr	r3, [pc, #64]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d0f0      	beq.n	8001d7c <HAL_RCC_OscConfig+0x47c>
 8001d9a:	e057      	b.n	8001e4c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a0b      	ldr	r2, [pc, #44]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001da2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001da6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da8:	f7ff f894 	bl	8000ed4 <HAL_GetTick>
 8001dac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dae:	e008      	b.n	8001dc2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001db0:	f7ff f890 	bl	8000ed4 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d901      	bls.n	8001dc2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e045      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dc2:	4b03      	ldr	r3, [pc, #12]	@ (8001dd0 <HAL_RCC_OscConfig+0x4d0>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d1f0      	bne.n	8001db0 <HAL_RCC_OscConfig+0x4b0>
 8001dce:	e03d      	b.n	8001e4c <HAL_RCC_OscConfig+0x54c>
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001dd8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e58 <HAL_RCC_OscConfig+0x558>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	699b      	ldr	r3, [r3, #24]
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d030      	beq.n	8001e48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d129      	bne.n	8001e48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d122      	bne.n	8001e48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e02:	68fa      	ldr	r2, [r7, #12]
 8001e04:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001e08:	4013      	ands	r3, r2
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e0e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d119      	bne.n	8001e48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e1e:	085b      	lsrs	r3, r3, #1
 8001e20:	3b01      	subs	r3, #1
 8001e22:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d10f      	bne.n	8001e48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e32:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d107      	bne.n	8001e48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e42:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d001      	beq.n	8001e4c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e000      	b.n	8001e4e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3718      	adds	r7, #24
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40023800 	.word	0x40023800

08001e5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001e66:	2300      	movs	r3, #0
 8001e68:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d101      	bne.n	8001e74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e0d0      	b.n	8002016 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e74:	4b6a      	ldr	r3, [pc, #424]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 030f 	and.w	r3, r3, #15
 8001e7c:	683a      	ldr	r2, [r7, #0]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d910      	bls.n	8001ea4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e82:	4b67      	ldr	r3, [pc, #412]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f023 020f 	bic.w	r2, r3, #15
 8001e8a:	4965      	ldr	r1, [pc, #404]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e92:	4b63      	ldr	r3, [pc, #396]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 030f 	and.w	r3, r3, #15
 8001e9a:	683a      	ldr	r2, [r7, #0]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d001      	beq.n	8001ea4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e0b8      	b.n	8002016 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d020      	beq.n	8001ef2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0304 	and.w	r3, r3, #4
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d005      	beq.n	8001ec8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ebc:	4b59      	ldr	r3, [pc, #356]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	4a58      	ldr	r2, [pc, #352]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001ec2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001ec6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0308 	and.w	r3, r3, #8
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d005      	beq.n	8001ee0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ed4:	4b53      	ldr	r3, [pc, #332]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	4a52      	ldr	r2, [pc, #328]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001eda:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001ede:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ee0:	4b50      	ldr	r3, [pc, #320]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	494d      	ldr	r1, [pc, #308]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d040      	beq.n	8001f80 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d107      	bne.n	8001f16 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f06:	4b47      	ldr	r3, [pc, #284]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d115      	bne.n	8001f3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e07f      	b.n	8002016 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d107      	bne.n	8001f2e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f1e:	4b41      	ldr	r3, [pc, #260]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d109      	bne.n	8001f3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e073      	b.n	8002016 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f2e:	4b3d      	ldr	r3, [pc, #244]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e06b      	b.n	8002016 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f3e:	4b39      	ldr	r3, [pc, #228]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	f023 0203 	bic.w	r2, r3, #3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	4936      	ldr	r1, [pc, #216]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f50:	f7fe ffc0 	bl	8000ed4 <HAL_GetTick>
 8001f54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f56:	e00a      	b.n	8001f6e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f58:	f7fe ffbc 	bl	8000ed4 <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d901      	bls.n	8001f6e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e053      	b.n	8002016 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f6e:	4b2d      	ldr	r3, [pc, #180]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	f003 020c 	and.w	r2, r3, #12
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d1eb      	bne.n	8001f58 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f80:	4b27      	ldr	r3, [pc, #156]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 030f 	and.w	r3, r3, #15
 8001f88:	683a      	ldr	r2, [r7, #0]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d210      	bcs.n	8001fb0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f8e:	4b24      	ldr	r3, [pc, #144]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f023 020f 	bic.w	r2, r3, #15
 8001f96:	4922      	ldr	r1, [pc, #136]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f9e:	4b20      	ldr	r3, [pc, #128]	@ (8002020 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 030f 	and.w	r3, r3, #15
 8001fa6:	683a      	ldr	r2, [r7, #0]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d001      	beq.n	8001fb0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e032      	b.n	8002016 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0304 	and.w	r3, r3, #4
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d008      	beq.n	8001fce <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fbc:	4b19      	ldr	r3, [pc, #100]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	4916      	ldr	r1, [pc, #88]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0308 	and.w	r3, r3, #8
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d009      	beq.n	8001fee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fda:	4b12      	ldr	r3, [pc, #72]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	00db      	lsls	r3, r3, #3
 8001fe8:	490e      	ldr	r1, [pc, #56]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fee:	f000 f821 	bl	8002034 <HAL_RCC_GetSysClockFreq>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8002024 <HAL_RCC_ClockConfig+0x1c8>)
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	091b      	lsrs	r3, r3, #4
 8001ffa:	f003 030f 	and.w	r3, r3, #15
 8001ffe:	490a      	ldr	r1, [pc, #40]	@ (8002028 <HAL_RCC_ClockConfig+0x1cc>)
 8002000:	5ccb      	ldrb	r3, [r1, r3]
 8002002:	fa22 f303 	lsr.w	r3, r2, r3
 8002006:	4a09      	ldr	r2, [pc, #36]	@ (800202c <HAL_RCC_ClockConfig+0x1d0>)
 8002008:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800200a:	4b09      	ldr	r3, [pc, #36]	@ (8002030 <HAL_RCC_ClockConfig+0x1d4>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4618      	mov	r0, r3
 8002010:	f7fe ff1e 	bl	8000e50 <HAL_InitTick>

  return HAL_OK;
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	3710      	adds	r7, #16
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40023c00 	.word	0x40023c00
 8002024:	40023800 	.word	0x40023800
 8002028:	08005530 	.word	0x08005530
 800202c:	20000000 	.word	0x20000000
 8002030:	20000004 	.word	0x20000004

08002034 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002034:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002038:	b094      	sub	sp, #80	@ 0x50
 800203a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800203c:	2300      	movs	r3, #0
 800203e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002040:	2300      	movs	r3, #0
 8002042:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002044:	2300      	movs	r3, #0
 8002046:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002048:	2300      	movs	r3, #0
 800204a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800204c:	4b7c      	ldr	r3, [pc, #496]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x20c>)
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f003 030c 	and.w	r3, r3, #12
 8002054:	2b08      	cmp	r3, #8
 8002056:	d00d      	beq.n	8002074 <HAL_RCC_GetSysClockFreq+0x40>
 8002058:	2b08      	cmp	r3, #8
 800205a:	f200 80e7 	bhi.w	800222c <HAL_RCC_GetSysClockFreq+0x1f8>
 800205e:	2b00      	cmp	r3, #0
 8002060:	d002      	beq.n	8002068 <HAL_RCC_GetSysClockFreq+0x34>
 8002062:	2b04      	cmp	r3, #4
 8002064:	d003      	beq.n	800206e <HAL_RCC_GetSysClockFreq+0x3a>
 8002066:	e0e1      	b.n	800222c <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002068:	4b76      	ldr	r3, [pc, #472]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x210>)
 800206a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800206c:	e0e1      	b.n	8002232 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800206e:	4b76      	ldr	r3, [pc, #472]	@ (8002248 <HAL_RCC_GetSysClockFreq+0x214>)
 8002070:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002072:	e0de      	b.n	8002232 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002074:	4b72      	ldr	r3, [pc, #456]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800207c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800207e:	4b70      	ldr	r3, [pc, #448]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d065      	beq.n	8002156 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800208a:	4b6d      	ldr	r3, [pc, #436]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x20c>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	099b      	lsrs	r3, r3, #6
 8002090:	2200      	movs	r2, #0
 8002092:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002094:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002098:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800209c:	633b      	str	r3, [r7, #48]	@ 0x30
 800209e:	2300      	movs	r3, #0
 80020a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80020a2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80020a6:	4622      	mov	r2, r4
 80020a8:	462b      	mov	r3, r5
 80020aa:	f04f 0000 	mov.w	r0, #0
 80020ae:	f04f 0100 	mov.w	r1, #0
 80020b2:	0159      	lsls	r1, r3, #5
 80020b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020b8:	0150      	lsls	r0, r2, #5
 80020ba:	4602      	mov	r2, r0
 80020bc:	460b      	mov	r3, r1
 80020be:	4621      	mov	r1, r4
 80020c0:	1a51      	subs	r1, r2, r1
 80020c2:	6139      	str	r1, [r7, #16]
 80020c4:	4629      	mov	r1, r5
 80020c6:	eb63 0301 	sbc.w	r3, r3, r1
 80020ca:	617b      	str	r3, [r7, #20]
 80020cc:	f04f 0200 	mov.w	r2, #0
 80020d0:	f04f 0300 	mov.w	r3, #0
 80020d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80020d8:	4659      	mov	r1, fp
 80020da:	018b      	lsls	r3, r1, #6
 80020dc:	4651      	mov	r1, sl
 80020de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020e2:	4651      	mov	r1, sl
 80020e4:	018a      	lsls	r2, r1, #6
 80020e6:	46d4      	mov	ip, sl
 80020e8:	ebb2 080c 	subs.w	r8, r2, ip
 80020ec:	4659      	mov	r1, fp
 80020ee:	eb63 0901 	sbc.w	r9, r3, r1
 80020f2:	f04f 0200 	mov.w	r2, #0
 80020f6:	f04f 0300 	mov.w	r3, #0
 80020fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002102:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002106:	4690      	mov	r8, r2
 8002108:	4699      	mov	r9, r3
 800210a:	4623      	mov	r3, r4
 800210c:	eb18 0303 	adds.w	r3, r8, r3
 8002110:	60bb      	str	r3, [r7, #8]
 8002112:	462b      	mov	r3, r5
 8002114:	eb49 0303 	adc.w	r3, r9, r3
 8002118:	60fb      	str	r3, [r7, #12]
 800211a:	f04f 0200 	mov.w	r2, #0
 800211e:	f04f 0300 	mov.w	r3, #0
 8002122:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002126:	4629      	mov	r1, r5
 8002128:	024b      	lsls	r3, r1, #9
 800212a:	4620      	mov	r0, r4
 800212c:	4629      	mov	r1, r5
 800212e:	4604      	mov	r4, r0
 8002130:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002134:	4601      	mov	r1, r0
 8002136:	024a      	lsls	r2, r1, #9
 8002138:	4610      	mov	r0, r2
 800213a:	4619      	mov	r1, r3
 800213c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800213e:	2200      	movs	r2, #0
 8002140:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002142:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002144:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002148:	f7fe f8ca 	bl	80002e0 <__aeabi_uldivmod>
 800214c:	4602      	mov	r2, r0
 800214e:	460b      	mov	r3, r1
 8002150:	4613      	mov	r3, r2
 8002152:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002154:	e05c      	b.n	8002210 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002156:	4b3a      	ldr	r3, [pc, #232]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	099b      	lsrs	r3, r3, #6
 800215c:	2200      	movs	r2, #0
 800215e:	4618      	mov	r0, r3
 8002160:	4611      	mov	r1, r2
 8002162:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002166:	623b      	str	r3, [r7, #32]
 8002168:	2300      	movs	r3, #0
 800216a:	627b      	str	r3, [r7, #36]	@ 0x24
 800216c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002170:	4642      	mov	r2, r8
 8002172:	464b      	mov	r3, r9
 8002174:	f04f 0000 	mov.w	r0, #0
 8002178:	f04f 0100 	mov.w	r1, #0
 800217c:	0159      	lsls	r1, r3, #5
 800217e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002182:	0150      	lsls	r0, r2, #5
 8002184:	4602      	mov	r2, r0
 8002186:	460b      	mov	r3, r1
 8002188:	46c4      	mov	ip, r8
 800218a:	ebb2 0a0c 	subs.w	sl, r2, ip
 800218e:	4640      	mov	r0, r8
 8002190:	4649      	mov	r1, r9
 8002192:	468c      	mov	ip, r1
 8002194:	eb63 0b0c 	sbc.w	fp, r3, ip
 8002198:	f04f 0200 	mov.w	r2, #0
 800219c:	f04f 0300 	mov.w	r3, #0
 80021a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80021a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80021a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80021ac:	ebb2 040a 	subs.w	r4, r2, sl
 80021b0:	eb63 050b 	sbc.w	r5, r3, fp
 80021b4:	f04f 0200 	mov.w	r2, #0
 80021b8:	f04f 0300 	mov.w	r3, #0
 80021bc:	00eb      	lsls	r3, r5, #3
 80021be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021c2:	00e2      	lsls	r2, r4, #3
 80021c4:	4614      	mov	r4, r2
 80021c6:	461d      	mov	r5, r3
 80021c8:	4603      	mov	r3, r0
 80021ca:	18e3      	adds	r3, r4, r3
 80021cc:	603b      	str	r3, [r7, #0]
 80021ce:	460b      	mov	r3, r1
 80021d0:	eb45 0303 	adc.w	r3, r5, r3
 80021d4:	607b      	str	r3, [r7, #4]
 80021d6:	f04f 0200 	mov.w	r2, #0
 80021da:	f04f 0300 	mov.w	r3, #0
 80021de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80021e2:	4629      	mov	r1, r5
 80021e4:	028b      	lsls	r3, r1, #10
 80021e6:	4620      	mov	r0, r4
 80021e8:	4629      	mov	r1, r5
 80021ea:	4604      	mov	r4, r0
 80021ec:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80021f0:	4601      	mov	r1, r0
 80021f2:	028a      	lsls	r2, r1, #10
 80021f4:	4610      	mov	r0, r2
 80021f6:	4619      	mov	r1, r3
 80021f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021fa:	2200      	movs	r2, #0
 80021fc:	61bb      	str	r3, [r7, #24]
 80021fe:	61fa      	str	r2, [r7, #28]
 8002200:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002204:	f7fe f86c 	bl	80002e0 <__aeabi_uldivmod>
 8002208:	4602      	mov	r2, r0
 800220a:	460b      	mov	r3, r1
 800220c:	4613      	mov	r3, r2
 800220e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002210:	4b0b      	ldr	r3, [pc, #44]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	0c1b      	lsrs	r3, r3, #16
 8002216:	f003 0303 	and.w	r3, r3, #3
 800221a:	3301      	adds	r3, #1
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002220:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002222:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002224:	fbb2 f3f3 	udiv	r3, r2, r3
 8002228:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800222a:	e002      	b.n	8002232 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800222c:	4b05      	ldr	r3, [pc, #20]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x210>)
 800222e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002230:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002232:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002234:	4618      	mov	r0, r3
 8002236:	3750      	adds	r7, #80	@ 0x50
 8002238:	46bd      	mov	sp, r7
 800223a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800223e:	bf00      	nop
 8002240:	40023800 	.word	0x40023800
 8002244:	00f42400 	.word	0x00f42400
 8002248:	007a1200 	.word	0x007a1200

0800224c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002250:	4b02      	ldr	r3, [pc, #8]	@ (800225c <HAL_RCC_GetHCLKFreq+0x10>)
 8002252:	681b      	ldr	r3, [r3, #0]
}
 8002254:	4618      	mov	r0, r3
 8002256:	46bd      	mov	sp, r7
 8002258:	bc80      	pop	{r7}
 800225a:	4770      	bx	lr
 800225c:	20000000 	.word	0x20000000

08002260 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002264:	f7ff fff2 	bl	800224c <HAL_RCC_GetHCLKFreq>
 8002268:	4602      	mov	r2, r0
 800226a:	4b05      	ldr	r3, [pc, #20]	@ (8002280 <HAL_RCC_GetPCLK1Freq+0x20>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	0a9b      	lsrs	r3, r3, #10
 8002270:	f003 0307 	and.w	r3, r3, #7
 8002274:	4903      	ldr	r1, [pc, #12]	@ (8002284 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002276:	5ccb      	ldrb	r3, [r1, r3]
 8002278:	fa22 f303 	lsr.w	r3, r2, r3
}
 800227c:	4618      	mov	r0, r3
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40023800 	.word	0x40023800
 8002284:	08005540 	.word	0x08005540

08002288 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800228c:	f7ff ffde 	bl	800224c <HAL_RCC_GetHCLKFreq>
 8002290:	4602      	mov	r2, r0
 8002292:	4b05      	ldr	r3, [pc, #20]	@ (80022a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	0b5b      	lsrs	r3, r3, #13
 8002298:	f003 0307 	and.w	r3, r3, #7
 800229c:	4903      	ldr	r1, [pc, #12]	@ (80022ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800229e:	5ccb      	ldrb	r3, [r1, r3]
 80022a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	40023800 	.word	0x40023800
 80022ac:	08005540 	.word	0x08005540

080022b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b088      	sub	sp, #32
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80022b8:	2300      	movs	r3, #0
 80022ba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80022bc:	2300      	movs	r3, #0
 80022be:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80022c0:	2300      	movs	r3, #0
 80022c2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80022c4:	2300      	movs	r3, #0
 80022c6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80022c8:	2300      	movs	r3, #0
 80022ca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0301 	and.w	r3, r3, #1
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d012      	beq.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80022d8:	4b69      	ldr	r3, [pc, #420]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	4a68      	ldr	r2, [pc, #416]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022de:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80022e2:	6093      	str	r3, [r2, #8]
 80022e4:	4b66      	ldr	r3, [pc, #408]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022e6:	689a      	ldr	r2, [r3, #8]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022ec:	4964      	ldr	r1, [pc, #400]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022ee:	4313      	orrs	r3, r2
 80022f0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d101      	bne.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80022fa:	2301      	movs	r3, #1
 80022fc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d017      	beq.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800230a:	4b5d      	ldr	r3, [pc, #372]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800230c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002310:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002318:	4959      	ldr	r1, [pc, #356]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800231a:	4313      	orrs	r3, r2
 800231c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002324:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002328:	d101      	bne.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800232a:	2301      	movs	r3, #1
 800232c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002332:	2b00      	cmp	r3, #0
 8002334:	d101      	bne.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002336:	2301      	movs	r3, #1
 8002338:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d017      	beq.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002346:	4b4e      	ldr	r3, [pc, #312]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002348:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800234c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002354:	494a      	ldr	r1, [pc, #296]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002356:	4313      	orrs	r3, r2
 8002358:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002360:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002364:	d101      	bne.n	800236a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002366:	2301      	movs	r3, #1
 8002368:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002372:	2301      	movs	r3, #1
 8002374:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002382:	2301      	movs	r3, #1
 8002384:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0320 	and.w	r3, r3, #32
 800238e:	2b00      	cmp	r3, #0
 8002390:	f000 808b 	beq.w	80024aa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002394:	4b3a      	ldr	r3, [pc, #232]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002398:	4a39      	ldr	r2, [pc, #228]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800239a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800239e:	6413      	str	r3, [r2, #64]	@ 0x40
 80023a0:	4b37      	ldr	r3, [pc, #220]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023a8:	60bb      	str	r3, [r7, #8]
 80023aa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80023ac:	4b35      	ldr	r3, [pc, #212]	@ (8002484 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a34      	ldr	r2, [pc, #208]	@ (8002484 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80023b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023b8:	f7fe fd8c 	bl	8000ed4 <HAL_GetTick>
 80023bc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80023be:	e008      	b.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023c0:	f7fe fd88 	bl	8000ed4 <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	2b64      	cmp	r3, #100	@ 0x64
 80023cc:	d901      	bls.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e38f      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80023d2:	4b2c      	ldr	r3, [pc, #176]	@ (8002484 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d0f0      	beq.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80023de:	4b28      	ldr	r3, [pc, #160]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023e6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d035      	beq.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d02e      	beq.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80023fc:	4b20      	ldr	r3, [pc, #128]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002400:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002404:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002406:	4b1e      	ldr	r3, [pc, #120]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800240a:	4a1d      	ldr	r2, [pc, #116]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800240c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002410:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002412:	4b1b      	ldr	r3, [pc, #108]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002416:	4a1a      	ldr	r2, [pc, #104]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002418:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800241c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800241e:	4a18      	ldr	r2, [pc, #96]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002424:	4b16      	ldr	r3, [pc, #88]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002426:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002428:	f003 0301 	and.w	r3, r3, #1
 800242c:	2b01      	cmp	r3, #1
 800242e:	d114      	bne.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002430:	f7fe fd50 	bl	8000ed4 <HAL_GetTick>
 8002434:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002436:	e00a      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002438:	f7fe fd4c 	bl	8000ed4 <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002446:	4293      	cmp	r3, r2
 8002448:	d901      	bls.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e351      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800244e:	4b0c      	ldr	r3, [pc, #48]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002450:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002452:	f003 0302 	and.w	r3, r3, #2
 8002456:	2b00      	cmp	r3, #0
 8002458:	d0ee      	beq.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002462:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002466:	d111      	bne.n	800248c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002468:	4b05      	ldr	r3, [pc, #20]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002474:	4b04      	ldr	r3, [pc, #16]	@ (8002488 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002476:	400b      	ands	r3, r1
 8002478:	4901      	ldr	r1, [pc, #4]	@ (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800247a:	4313      	orrs	r3, r2
 800247c:	608b      	str	r3, [r1, #8]
 800247e:	e00b      	b.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002480:	40023800 	.word	0x40023800
 8002484:	40007000 	.word	0x40007000
 8002488:	0ffffcff 	.word	0x0ffffcff
 800248c:	4bac      	ldr	r3, [pc, #688]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	4aab      	ldr	r2, [pc, #684]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002492:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002496:	6093      	str	r3, [r2, #8]
 8002498:	4ba9      	ldr	r3, [pc, #676]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800249a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024a4:	49a6      	ldr	r1, [pc, #664]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0310 	and.w	r3, r3, #16
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d010      	beq.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80024b6:	4ba2      	ldr	r3, [pc, #648]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80024bc:	4aa0      	ldr	r2, [pc, #640]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80024c2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80024c6:	4b9e      	ldr	r3, [pc, #632]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024c8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024d0:	499b      	ldr	r1, [pc, #620]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d00a      	beq.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024e4:	4b96      	ldr	r3, [pc, #600]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ea:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80024f2:	4993      	ldr	r1, [pc, #588]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d00a      	beq.n	800251c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002506:	4b8e      	ldr	r3, [pc, #568]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002508:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800250c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002514:	498a      	ldr	r1, [pc, #552]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002516:	4313      	orrs	r3, r2
 8002518:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002524:	2b00      	cmp	r3, #0
 8002526:	d00a      	beq.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002528:	4b85      	ldr	r3, [pc, #532]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800252a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800252e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002536:	4982      	ldr	r1, [pc, #520]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002538:	4313      	orrs	r3, r2
 800253a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00a      	beq.n	8002560 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800254a:	4b7d      	ldr	r3, [pc, #500]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800254c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002550:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002558:	4979      	ldr	r1, [pc, #484]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800255a:	4313      	orrs	r3, r2
 800255c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002568:	2b00      	cmp	r3, #0
 800256a:	d00a      	beq.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800256c:	4b74      	ldr	r3, [pc, #464]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800256e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002572:	f023 0203 	bic.w	r2, r3, #3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257a:	4971      	ldr	r1, [pc, #452]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800257c:	4313      	orrs	r3, r2
 800257e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800258a:	2b00      	cmp	r3, #0
 800258c:	d00a      	beq.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800258e:	4b6c      	ldr	r3, [pc, #432]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002590:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002594:	f023 020c 	bic.w	r2, r3, #12
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800259c:	4968      	ldr	r1, [pc, #416]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d00a      	beq.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80025b0:	4b63      	ldr	r3, [pc, #396]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025b6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025be:	4960      	ldr	r1, [pc, #384]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d00a      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80025d2:	4b5b      	ldr	r3, [pc, #364]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025d8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025e0:	4957      	ldr	r1, [pc, #348]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025e2:	4313      	orrs	r3, r2
 80025e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d00a      	beq.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80025f4:	4b52      	ldr	r3, [pc, #328]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025fa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002602:	494f      	ldr	r1, [pc, #316]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002604:	4313      	orrs	r3, r2
 8002606:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00a      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002616:	4b4a      	ldr	r3, [pc, #296]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002618:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800261c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002624:	4946      	ldr	r1, [pc, #280]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002626:	4313      	orrs	r3, r2
 8002628:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d00a      	beq.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002638:	4b41      	ldr	r3, [pc, #260]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800263a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800263e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002646:	493e      	ldr	r1, [pc, #248]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002648:	4313      	orrs	r3, r2
 800264a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d00a      	beq.n	8002670 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800265a:	4b39      	ldr	r3, [pc, #228]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800265c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002660:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002668:	4935      	ldr	r1, [pc, #212]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800266a:	4313      	orrs	r3, r2
 800266c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d00a      	beq.n	8002692 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800267c:	4b30      	ldr	r3, [pc, #192]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800267e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002682:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800268a:	492d      	ldr	r1, [pc, #180]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800268c:	4313      	orrs	r3, r2
 800268e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d011      	beq.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800269e:	4b28      	ldr	r3, [pc, #160]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026a4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80026ac:	4924      	ldr	r1, [pc, #144]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80026b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80026bc:	d101      	bne.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80026be:	2301      	movs	r3, #1
 80026c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0308 	and.w	r3, r3, #8
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80026ce:	2301      	movs	r3, #1
 80026d0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d00a      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80026de:	4b18      	ldr	r3, [pc, #96]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026e4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026ec:	4914      	ldr	r1, [pc, #80]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d00b      	beq.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002700:	4b0f      	ldr	r3, [pc, #60]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002706:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002710:	490b      	ldr	r1, [pc, #44]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002712:	4313      	orrs	r3, r2
 8002714:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d00f      	beq.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002724:	4b06      	ldr	r3, [pc, #24]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800272a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002734:	4902      	ldr	r1, [pc, #8]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002736:	4313      	orrs	r3, r2
 8002738:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800273c:	e002      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800273e:	bf00      	nop
 8002740:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00b      	beq.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002750:	4b8a      	ldr	r3, [pc, #552]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002752:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002756:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002760:	4986      	ldr	r1, [pc, #536]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002762:	4313      	orrs	r3, r2
 8002764:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d00b      	beq.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002774:	4b81      	ldr	r3, [pc, #516]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002776:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800277a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002784:	497d      	ldr	r1, [pc, #500]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002786:	4313      	orrs	r3, r2
 8002788:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	2b01      	cmp	r3, #1
 8002790:	d006      	beq.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800279a:	2b00      	cmp	r3, #0
 800279c:	f000 80d6 	beq.w	800294c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80027a0:	4b76      	ldr	r3, [pc, #472]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a75      	ldr	r2, [pc, #468]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80027aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027ac:	f7fe fb92 	bl	8000ed4 <HAL_GetTick>
 80027b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80027b2:	e008      	b.n	80027c6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80027b4:	f7fe fb8e 	bl	8000ed4 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	2b64      	cmp	r3, #100	@ 0x64
 80027c0:	d901      	bls.n	80027c6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e195      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80027c6:	4b6d      	ldr	r3, [pc, #436]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1f0      	bne.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d021      	beq.n	8002822 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d11d      	bne.n	8002822 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80027e6:	4b65      	ldr	r3, [pc, #404]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80027ec:	0c1b      	lsrs	r3, r3, #16
 80027ee:	f003 0303 	and.w	r3, r3, #3
 80027f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80027f4:	4b61      	ldr	r3, [pc, #388]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80027fa:	0e1b      	lsrs	r3, r3, #24
 80027fc:	f003 030f 	and.w	r3, r3, #15
 8002800:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	019a      	lsls	r2, r3, #6
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	041b      	lsls	r3, r3, #16
 800280c:	431a      	orrs	r2, r3
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	061b      	lsls	r3, r3, #24
 8002812:	431a      	orrs	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	071b      	lsls	r3, r3, #28
 800281a:	4958      	ldr	r1, [pc, #352]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800281c:	4313      	orrs	r3, r2
 800281e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d004      	beq.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002832:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002836:	d00a      	beq.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002840:	2b00      	cmp	r3, #0
 8002842:	d02e      	beq.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002848:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800284c:	d129      	bne.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800284e:	4b4b      	ldr	r3, [pc, #300]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002850:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002854:	0c1b      	lsrs	r3, r3, #16
 8002856:	f003 0303 	and.w	r3, r3, #3
 800285a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800285c:	4b47      	ldr	r3, [pc, #284]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800285e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002862:	0f1b      	lsrs	r3, r3, #28
 8002864:	f003 0307 	and.w	r3, r3, #7
 8002868:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	019a      	lsls	r2, r3, #6
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	041b      	lsls	r3, r3, #16
 8002874:	431a      	orrs	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	061b      	lsls	r3, r3, #24
 800287c:	431a      	orrs	r2, r3
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	071b      	lsls	r3, r3, #28
 8002882:	493e      	ldr	r1, [pc, #248]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002884:	4313      	orrs	r3, r2
 8002886:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800288a:	4b3c      	ldr	r3, [pc, #240]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800288c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002890:	f023 021f 	bic.w	r2, r3, #31
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002898:	3b01      	subs	r3, #1
 800289a:	4938      	ldr	r1, [pc, #224]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800289c:	4313      	orrs	r3, r2
 800289e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d01d      	beq.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80028ae:	4b33      	ldr	r3, [pc, #204]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80028b4:	0e1b      	lsrs	r3, r3, #24
 80028b6:	f003 030f 	and.w	r3, r3, #15
 80028ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80028bc:	4b2f      	ldr	r3, [pc, #188]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80028c2:	0f1b      	lsrs	r3, r3, #28
 80028c4:	f003 0307 	and.w	r3, r3, #7
 80028c8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	019a      	lsls	r2, r3, #6
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	691b      	ldr	r3, [r3, #16]
 80028d4:	041b      	lsls	r3, r3, #16
 80028d6:	431a      	orrs	r2, r3
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	061b      	lsls	r3, r3, #24
 80028dc:	431a      	orrs	r2, r3
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	071b      	lsls	r3, r3, #28
 80028e2:	4926      	ldr	r1, [pc, #152]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028e4:	4313      	orrs	r3, r2
 80028e6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d011      	beq.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	019a      	lsls	r2, r3, #6
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	691b      	ldr	r3, [r3, #16]
 8002900:	041b      	lsls	r3, r3, #16
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	061b      	lsls	r3, r3, #24
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	071b      	lsls	r3, r3, #28
 8002912:	491a      	ldr	r1, [pc, #104]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002914:	4313      	orrs	r3, r2
 8002916:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800291a:	4b18      	ldr	r3, [pc, #96]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a17      	ldr	r2, [pc, #92]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002920:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002924:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002926:	f7fe fad5 	bl	8000ed4 <HAL_GetTick>
 800292a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800292c:	e008      	b.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800292e:	f7fe fad1 	bl	8000ed4 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b64      	cmp	r3, #100	@ 0x64
 800293a:	d901      	bls.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e0d8      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002940:	4b0e      	ldr	r3, [pc, #56]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d0f0      	beq.n	800292e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	2b01      	cmp	r3, #1
 8002950:	f040 80ce 	bne.w	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002954:	4b09      	ldr	r3, [pc, #36]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a08      	ldr	r2, [pc, #32]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800295a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800295e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002960:	f7fe fab8 	bl	8000ed4 <HAL_GetTick>
 8002964:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002966:	e00b      	b.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002968:	f7fe fab4 	bl	8000ed4 <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	2b64      	cmp	r3, #100	@ 0x64
 8002974:	d904      	bls.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e0bb      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800297a:	bf00      	nop
 800297c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002980:	4b5e      	ldr	r3, [pc, #376]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002988:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800298c:	d0ec      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d009      	beq.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d02e      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d12a      	bne.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80029b6:	4b51      	ldr	r3, [pc, #324]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80029b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029bc:	0c1b      	lsrs	r3, r3, #16
 80029be:	f003 0303 	and.w	r3, r3, #3
 80029c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80029c4:	4b4d      	ldr	r3, [pc, #308]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80029c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ca:	0f1b      	lsrs	r3, r3, #28
 80029cc:	f003 0307 	and.w	r3, r3, #7
 80029d0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	019a      	lsls	r2, r3, #6
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	041b      	lsls	r3, r3, #16
 80029dc:	431a      	orrs	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	061b      	lsls	r3, r3, #24
 80029e4:	431a      	orrs	r2, r3
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	071b      	lsls	r3, r3, #28
 80029ea:	4944      	ldr	r1, [pc, #272]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80029f2:	4b42      	ldr	r3, [pc, #264]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80029f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029f8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a00:	3b01      	subs	r3, #1
 8002a02:	021b      	lsls	r3, r3, #8
 8002a04:	493d      	ldr	r1, [pc, #244]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a06:	4313      	orrs	r3, r2
 8002a08:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d022      	beq.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a20:	d11d      	bne.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002a22:	4b36      	ldr	r3, [pc, #216]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a28:	0e1b      	lsrs	r3, r3, #24
 8002a2a:	f003 030f 	and.w	r3, r3, #15
 8002a2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002a30:	4b32      	ldr	r3, [pc, #200]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a36:	0f1b      	lsrs	r3, r3, #28
 8002a38:	f003 0307 	and.w	r3, r3, #7
 8002a3c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	019a      	lsls	r2, r3, #6
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a1b      	ldr	r3, [r3, #32]
 8002a48:	041b      	lsls	r3, r3, #16
 8002a4a:	431a      	orrs	r2, r3
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	061b      	lsls	r3, r3, #24
 8002a50:	431a      	orrs	r2, r3
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	071b      	lsls	r3, r3, #28
 8002a56:	4929      	ldr	r1, [pc, #164]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0308 	and.w	r3, r3, #8
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d028      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002a6a:	4b24      	ldr	r3, [pc, #144]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a70:	0e1b      	lsrs	r3, r3, #24
 8002a72:	f003 030f 	and.w	r3, r3, #15
 8002a76:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002a78:	4b20      	ldr	r3, [pc, #128]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a7e:	0c1b      	lsrs	r3, r3, #16
 8002a80:	f003 0303 	and.w	r3, r3, #3
 8002a84:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	019a      	lsls	r2, r3, #6
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	041b      	lsls	r3, r3, #16
 8002a90:	431a      	orrs	r2, r3
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	061b      	lsls	r3, r3, #24
 8002a96:	431a      	orrs	r2, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	69db      	ldr	r3, [r3, #28]
 8002a9c:	071b      	lsls	r3, r3, #28
 8002a9e:	4917      	ldr	r1, [pc, #92]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002aa6:	4b15      	ldr	r3, [pc, #84]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002aa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002aac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab4:	4911      	ldr	r1, [pc, #68]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002abc:	4b0f      	ldr	r3, [pc, #60]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a0e      	ldr	r2, [pc, #56]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ac2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ac6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ac8:	f7fe fa04 	bl	8000ed4 <HAL_GetTick>
 8002acc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002ace:	e008      	b.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002ad0:	f7fe fa00 	bl	8000ed4 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b64      	cmp	r3, #100	@ 0x64
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e007      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002ae2:	4b06      	ldr	r3, [pc, #24]	@ (8002afc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002aea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002aee:	d1ef      	bne.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3720      	adds	r7, #32
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40023800 	.word	0x40023800

08002b00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d101      	bne.n	8002b12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e040      	b.n	8002b94 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d106      	bne.n	8002b28 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f7fe f82c 	bl	8000b80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2224      	movs	r2, #36	@ 0x24
 8002b2c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f022 0201 	bic.w	r2, r2, #1
 8002b3c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f000 f974 	bl	8002e2c <UART_SetConfig>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d101      	bne.n	8002b4e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e022      	b.n	8002b94 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d002      	beq.n	8002b5c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 fbcc 	bl	80032f4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	689a      	ldr	r2, [r3, #8]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f042 0201 	orr.w	r2, r2, #1
 8002b8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f000 fc52 	bl	8003436 <UART_CheckIdleState>
 8002b92:	4603      	mov	r3, r0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3708      	adds	r7, #8
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b08a      	sub	sp, #40	@ 0x28
 8002ba0:	af02      	add	r7, sp, #8
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	603b      	str	r3, [r7, #0]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002bb0:	2b20      	cmp	r3, #32
 8002bb2:	d171      	bne.n	8002c98 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d002      	beq.n	8002bc0 <HAL_UART_Transmit+0x24>
 8002bba:	88fb      	ldrh	r3, [r7, #6]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d101      	bne.n	8002bc4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e06a      	b.n	8002c9a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2221      	movs	r2, #33	@ 0x21
 8002bd0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bd2:	f7fe f97f 	bl	8000ed4 <HAL_GetTick>
 8002bd6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	88fa      	ldrh	r2, [r7, #6]
 8002bdc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	88fa      	ldrh	r2, [r7, #6]
 8002be4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bf0:	d108      	bne.n	8002c04 <HAL_UART_Transmit+0x68>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	691b      	ldr	r3, [r3, #16]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d104      	bne.n	8002c04 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	61bb      	str	r3, [r7, #24]
 8002c02:	e003      	b.n	8002c0c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c0c:	e02c      	b.n	8002c68 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	9300      	str	r3, [sp, #0]
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	2200      	movs	r2, #0
 8002c16:	2180      	movs	r1, #128	@ 0x80
 8002c18:	68f8      	ldr	r0, [r7, #12]
 8002c1a:	f000 fc59 	bl	80034d0 <UART_WaitOnFlagUntilTimeout>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e038      	b.n	8002c9a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d10b      	bne.n	8002c46 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	461a      	mov	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c3c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	3302      	adds	r3, #2
 8002c42:	61bb      	str	r3, [r7, #24]
 8002c44:	e007      	b.n	8002c56 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	781a      	ldrb	r2, [r3, #0]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	3301      	adds	r3, #1
 8002c54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	b29a      	uxth	r2, r3
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d1cc      	bne.n	8002c0e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	9300      	str	r3, [sp, #0]
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	2140      	movs	r1, #64	@ 0x40
 8002c7e:	68f8      	ldr	r0, [r7, #12]
 8002c80:	f000 fc26 	bl	80034d0 <UART_WaitOnFlagUntilTimeout>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d001      	beq.n	8002c8e <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e005      	b.n	8002c9a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2220      	movs	r2, #32
 8002c92:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002c94:	2300      	movs	r3, #0
 8002c96:	e000      	b.n	8002c9a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002c98:	2302      	movs	r3, #2
  }
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3720      	adds	r7, #32
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b08a      	sub	sp, #40	@ 0x28
 8002ca6:	af02      	add	r7, sp, #8
 8002ca8:	60f8      	str	r0, [r7, #12]
 8002caa:	60b9      	str	r1, [r7, #8]
 8002cac:	603b      	str	r3, [r7, #0]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cb8:	2b20      	cmp	r3, #32
 8002cba:	f040 80b1 	bne.w	8002e20 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d002      	beq.n	8002cca <HAL_UART_Receive+0x28>
 8002cc4:	88fb      	ldrh	r3, [r7, #6]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e0a9      	b.n	8002e22 <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2222      	movs	r2, #34	@ 0x22
 8002cda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ce4:	f7fe f8f6 	bl	8000ed4 <HAL_GetTick>
 8002ce8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	88fa      	ldrh	r2, [r7, #6]
 8002cee:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	88fa      	ldrh	r2, [r7, #6]
 8002cf6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d02:	d10e      	bne.n	8002d22 <HAL_UART_Receive+0x80>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	691b      	ldr	r3, [r3, #16]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d105      	bne.n	8002d18 <HAL_UART_Receive+0x76>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8002d12:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002d16:	e02d      	b.n	8002d74 <HAL_UART_Receive+0xd2>
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	22ff      	movs	r2, #255	@ 0xff
 8002d1c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002d20:	e028      	b.n	8002d74 <HAL_UART_Receive+0xd2>
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10d      	bne.n	8002d46 <HAL_UART_Receive+0xa4>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	691b      	ldr	r3, [r3, #16]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d104      	bne.n	8002d3c <HAL_UART_Receive+0x9a>
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	22ff      	movs	r2, #255	@ 0xff
 8002d36:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002d3a:	e01b      	b.n	8002d74 <HAL_UART_Receive+0xd2>
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	227f      	movs	r2, #127	@ 0x7f
 8002d40:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002d44:	e016      	b.n	8002d74 <HAL_UART_Receive+0xd2>
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d4e:	d10d      	bne.n	8002d6c <HAL_UART_Receive+0xca>
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d104      	bne.n	8002d62 <HAL_UART_Receive+0xc0>
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	227f      	movs	r2, #127	@ 0x7f
 8002d5c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002d60:	e008      	b.n	8002d74 <HAL_UART_Receive+0xd2>
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	223f      	movs	r2, #63	@ 0x3f
 8002d66:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002d6a:	e003      	b.n	8002d74 <HAL_UART_Receive+0xd2>
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002d7a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d84:	d108      	bne.n	8002d98 <HAL_UART_Receive+0xf6>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d104      	bne.n	8002d98 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	61bb      	str	r3, [r7, #24]
 8002d96:	e003      	b.n	8002da0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002da0:	e032      	b.n	8002e08 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	9300      	str	r3, [sp, #0]
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	2200      	movs	r2, #0
 8002daa:	2120      	movs	r1, #32
 8002dac:	68f8      	ldr	r0, [r7, #12]
 8002dae:	f000 fb8f 	bl	80034d0 <UART_WaitOnFlagUntilTimeout>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d001      	beq.n	8002dbc <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e032      	b.n	8002e22 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d10c      	bne.n	8002ddc <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc8:	b29a      	uxth	r2, r3
 8002dca:	8a7b      	ldrh	r3, [r7, #18]
 8002dcc:	4013      	ands	r3, r2
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	3302      	adds	r3, #2
 8002dd8:	61bb      	str	r3, [r7, #24]
 8002dda:	e00c      	b.n	8002df6 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de2:	b2da      	uxtb	r2, r3
 8002de4:	8a7b      	ldrh	r3, [r7, #18]
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	4013      	ands	r3, r2
 8002dea:	b2da      	uxtb	r2, r3
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	3301      	adds	r3, #1
 8002df4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	b29a      	uxth	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1c6      	bne.n	8002da2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2220      	movs	r2, #32
 8002e18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	e000      	b.n	8002e22 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8002e20:	2302      	movs	r3, #2
  }
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3720      	adds	r7, #32
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
	...

08002e2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b088      	sub	sp, #32
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e34:	2300      	movs	r3, #0
 8002e36:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689a      	ldr	r2, [r3, #8]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	431a      	orrs	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	431a      	orrs	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	69db      	ldr	r3, [r3, #28]
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	4ba6      	ldr	r3, [pc, #664]	@ (80030f0 <UART_SetConfig+0x2c4>)
 8002e58:	4013      	ands	r3, r2
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	6812      	ldr	r2, [r2, #0]
 8002e5e:	6979      	ldr	r1, [r7, #20]
 8002e60:	430b      	orrs	r3, r1
 8002e62:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	68da      	ldr	r2, [r3, #12]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	699b      	ldr	r3, [r3, #24]
 8002e7e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	697a      	ldr	r2, [r7, #20]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	697a      	ldr	r2, [r7, #20]
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a94      	ldr	r2, [pc, #592]	@ (80030f4 <UART_SetConfig+0x2c8>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d120      	bne.n	8002eea <UART_SetConfig+0xbe>
 8002ea8:	4b93      	ldr	r3, [pc, #588]	@ (80030f8 <UART_SetConfig+0x2cc>)
 8002eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eae:	f003 0303 	and.w	r3, r3, #3
 8002eb2:	2b03      	cmp	r3, #3
 8002eb4:	d816      	bhi.n	8002ee4 <UART_SetConfig+0xb8>
 8002eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8002ebc <UART_SetConfig+0x90>)
 8002eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ebc:	08002ecd 	.word	0x08002ecd
 8002ec0:	08002ed9 	.word	0x08002ed9
 8002ec4:	08002ed3 	.word	0x08002ed3
 8002ec8:	08002edf 	.word	0x08002edf
 8002ecc:	2301      	movs	r3, #1
 8002ece:	77fb      	strb	r3, [r7, #31]
 8002ed0:	e150      	b.n	8003174 <UART_SetConfig+0x348>
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	77fb      	strb	r3, [r7, #31]
 8002ed6:	e14d      	b.n	8003174 <UART_SetConfig+0x348>
 8002ed8:	2304      	movs	r3, #4
 8002eda:	77fb      	strb	r3, [r7, #31]
 8002edc:	e14a      	b.n	8003174 <UART_SetConfig+0x348>
 8002ede:	2308      	movs	r3, #8
 8002ee0:	77fb      	strb	r3, [r7, #31]
 8002ee2:	e147      	b.n	8003174 <UART_SetConfig+0x348>
 8002ee4:	2310      	movs	r3, #16
 8002ee6:	77fb      	strb	r3, [r7, #31]
 8002ee8:	e144      	b.n	8003174 <UART_SetConfig+0x348>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a83      	ldr	r2, [pc, #524]	@ (80030fc <UART_SetConfig+0x2d0>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d132      	bne.n	8002f5a <UART_SetConfig+0x12e>
 8002ef4:	4b80      	ldr	r3, [pc, #512]	@ (80030f8 <UART_SetConfig+0x2cc>)
 8002ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002efa:	f003 030c 	and.w	r3, r3, #12
 8002efe:	2b0c      	cmp	r3, #12
 8002f00:	d828      	bhi.n	8002f54 <UART_SetConfig+0x128>
 8002f02:	a201      	add	r2, pc, #4	@ (adr r2, 8002f08 <UART_SetConfig+0xdc>)
 8002f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f08:	08002f3d 	.word	0x08002f3d
 8002f0c:	08002f55 	.word	0x08002f55
 8002f10:	08002f55 	.word	0x08002f55
 8002f14:	08002f55 	.word	0x08002f55
 8002f18:	08002f49 	.word	0x08002f49
 8002f1c:	08002f55 	.word	0x08002f55
 8002f20:	08002f55 	.word	0x08002f55
 8002f24:	08002f55 	.word	0x08002f55
 8002f28:	08002f43 	.word	0x08002f43
 8002f2c:	08002f55 	.word	0x08002f55
 8002f30:	08002f55 	.word	0x08002f55
 8002f34:	08002f55 	.word	0x08002f55
 8002f38:	08002f4f 	.word	0x08002f4f
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	77fb      	strb	r3, [r7, #31]
 8002f40:	e118      	b.n	8003174 <UART_SetConfig+0x348>
 8002f42:	2302      	movs	r3, #2
 8002f44:	77fb      	strb	r3, [r7, #31]
 8002f46:	e115      	b.n	8003174 <UART_SetConfig+0x348>
 8002f48:	2304      	movs	r3, #4
 8002f4a:	77fb      	strb	r3, [r7, #31]
 8002f4c:	e112      	b.n	8003174 <UART_SetConfig+0x348>
 8002f4e:	2308      	movs	r3, #8
 8002f50:	77fb      	strb	r3, [r7, #31]
 8002f52:	e10f      	b.n	8003174 <UART_SetConfig+0x348>
 8002f54:	2310      	movs	r3, #16
 8002f56:	77fb      	strb	r3, [r7, #31]
 8002f58:	e10c      	b.n	8003174 <UART_SetConfig+0x348>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a68      	ldr	r2, [pc, #416]	@ (8003100 <UART_SetConfig+0x2d4>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d120      	bne.n	8002fa6 <UART_SetConfig+0x17a>
 8002f64:	4b64      	ldr	r3, [pc, #400]	@ (80030f8 <UART_SetConfig+0x2cc>)
 8002f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f6a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002f6e:	2b30      	cmp	r3, #48	@ 0x30
 8002f70:	d013      	beq.n	8002f9a <UART_SetConfig+0x16e>
 8002f72:	2b30      	cmp	r3, #48	@ 0x30
 8002f74:	d814      	bhi.n	8002fa0 <UART_SetConfig+0x174>
 8002f76:	2b20      	cmp	r3, #32
 8002f78:	d009      	beq.n	8002f8e <UART_SetConfig+0x162>
 8002f7a:	2b20      	cmp	r3, #32
 8002f7c:	d810      	bhi.n	8002fa0 <UART_SetConfig+0x174>
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d002      	beq.n	8002f88 <UART_SetConfig+0x15c>
 8002f82:	2b10      	cmp	r3, #16
 8002f84:	d006      	beq.n	8002f94 <UART_SetConfig+0x168>
 8002f86:	e00b      	b.n	8002fa0 <UART_SetConfig+0x174>
 8002f88:	2300      	movs	r3, #0
 8002f8a:	77fb      	strb	r3, [r7, #31]
 8002f8c:	e0f2      	b.n	8003174 <UART_SetConfig+0x348>
 8002f8e:	2302      	movs	r3, #2
 8002f90:	77fb      	strb	r3, [r7, #31]
 8002f92:	e0ef      	b.n	8003174 <UART_SetConfig+0x348>
 8002f94:	2304      	movs	r3, #4
 8002f96:	77fb      	strb	r3, [r7, #31]
 8002f98:	e0ec      	b.n	8003174 <UART_SetConfig+0x348>
 8002f9a:	2308      	movs	r3, #8
 8002f9c:	77fb      	strb	r3, [r7, #31]
 8002f9e:	e0e9      	b.n	8003174 <UART_SetConfig+0x348>
 8002fa0:	2310      	movs	r3, #16
 8002fa2:	77fb      	strb	r3, [r7, #31]
 8002fa4:	e0e6      	b.n	8003174 <UART_SetConfig+0x348>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a56      	ldr	r2, [pc, #344]	@ (8003104 <UART_SetConfig+0x2d8>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d120      	bne.n	8002ff2 <UART_SetConfig+0x1c6>
 8002fb0:	4b51      	ldr	r3, [pc, #324]	@ (80030f8 <UART_SetConfig+0x2cc>)
 8002fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fb6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002fba:	2bc0      	cmp	r3, #192	@ 0xc0
 8002fbc:	d013      	beq.n	8002fe6 <UART_SetConfig+0x1ba>
 8002fbe:	2bc0      	cmp	r3, #192	@ 0xc0
 8002fc0:	d814      	bhi.n	8002fec <UART_SetConfig+0x1c0>
 8002fc2:	2b80      	cmp	r3, #128	@ 0x80
 8002fc4:	d009      	beq.n	8002fda <UART_SetConfig+0x1ae>
 8002fc6:	2b80      	cmp	r3, #128	@ 0x80
 8002fc8:	d810      	bhi.n	8002fec <UART_SetConfig+0x1c0>
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d002      	beq.n	8002fd4 <UART_SetConfig+0x1a8>
 8002fce:	2b40      	cmp	r3, #64	@ 0x40
 8002fd0:	d006      	beq.n	8002fe0 <UART_SetConfig+0x1b4>
 8002fd2:	e00b      	b.n	8002fec <UART_SetConfig+0x1c0>
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	77fb      	strb	r3, [r7, #31]
 8002fd8:	e0cc      	b.n	8003174 <UART_SetConfig+0x348>
 8002fda:	2302      	movs	r3, #2
 8002fdc:	77fb      	strb	r3, [r7, #31]
 8002fde:	e0c9      	b.n	8003174 <UART_SetConfig+0x348>
 8002fe0:	2304      	movs	r3, #4
 8002fe2:	77fb      	strb	r3, [r7, #31]
 8002fe4:	e0c6      	b.n	8003174 <UART_SetConfig+0x348>
 8002fe6:	2308      	movs	r3, #8
 8002fe8:	77fb      	strb	r3, [r7, #31]
 8002fea:	e0c3      	b.n	8003174 <UART_SetConfig+0x348>
 8002fec:	2310      	movs	r3, #16
 8002fee:	77fb      	strb	r3, [r7, #31]
 8002ff0:	e0c0      	b.n	8003174 <UART_SetConfig+0x348>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a44      	ldr	r2, [pc, #272]	@ (8003108 <UART_SetConfig+0x2dc>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d125      	bne.n	8003048 <UART_SetConfig+0x21c>
 8002ffc:	4b3e      	ldr	r3, [pc, #248]	@ (80030f8 <UART_SetConfig+0x2cc>)
 8002ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003002:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003006:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800300a:	d017      	beq.n	800303c <UART_SetConfig+0x210>
 800300c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003010:	d817      	bhi.n	8003042 <UART_SetConfig+0x216>
 8003012:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003016:	d00b      	beq.n	8003030 <UART_SetConfig+0x204>
 8003018:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800301c:	d811      	bhi.n	8003042 <UART_SetConfig+0x216>
 800301e:	2b00      	cmp	r3, #0
 8003020:	d003      	beq.n	800302a <UART_SetConfig+0x1fe>
 8003022:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003026:	d006      	beq.n	8003036 <UART_SetConfig+0x20a>
 8003028:	e00b      	b.n	8003042 <UART_SetConfig+0x216>
 800302a:	2300      	movs	r3, #0
 800302c:	77fb      	strb	r3, [r7, #31]
 800302e:	e0a1      	b.n	8003174 <UART_SetConfig+0x348>
 8003030:	2302      	movs	r3, #2
 8003032:	77fb      	strb	r3, [r7, #31]
 8003034:	e09e      	b.n	8003174 <UART_SetConfig+0x348>
 8003036:	2304      	movs	r3, #4
 8003038:	77fb      	strb	r3, [r7, #31]
 800303a:	e09b      	b.n	8003174 <UART_SetConfig+0x348>
 800303c:	2308      	movs	r3, #8
 800303e:	77fb      	strb	r3, [r7, #31]
 8003040:	e098      	b.n	8003174 <UART_SetConfig+0x348>
 8003042:	2310      	movs	r3, #16
 8003044:	77fb      	strb	r3, [r7, #31]
 8003046:	e095      	b.n	8003174 <UART_SetConfig+0x348>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a2f      	ldr	r2, [pc, #188]	@ (800310c <UART_SetConfig+0x2e0>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d125      	bne.n	800309e <UART_SetConfig+0x272>
 8003052:	4b29      	ldr	r3, [pc, #164]	@ (80030f8 <UART_SetConfig+0x2cc>)
 8003054:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003058:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800305c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003060:	d017      	beq.n	8003092 <UART_SetConfig+0x266>
 8003062:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003066:	d817      	bhi.n	8003098 <UART_SetConfig+0x26c>
 8003068:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800306c:	d00b      	beq.n	8003086 <UART_SetConfig+0x25a>
 800306e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003072:	d811      	bhi.n	8003098 <UART_SetConfig+0x26c>
 8003074:	2b00      	cmp	r3, #0
 8003076:	d003      	beq.n	8003080 <UART_SetConfig+0x254>
 8003078:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800307c:	d006      	beq.n	800308c <UART_SetConfig+0x260>
 800307e:	e00b      	b.n	8003098 <UART_SetConfig+0x26c>
 8003080:	2301      	movs	r3, #1
 8003082:	77fb      	strb	r3, [r7, #31]
 8003084:	e076      	b.n	8003174 <UART_SetConfig+0x348>
 8003086:	2302      	movs	r3, #2
 8003088:	77fb      	strb	r3, [r7, #31]
 800308a:	e073      	b.n	8003174 <UART_SetConfig+0x348>
 800308c:	2304      	movs	r3, #4
 800308e:	77fb      	strb	r3, [r7, #31]
 8003090:	e070      	b.n	8003174 <UART_SetConfig+0x348>
 8003092:	2308      	movs	r3, #8
 8003094:	77fb      	strb	r3, [r7, #31]
 8003096:	e06d      	b.n	8003174 <UART_SetConfig+0x348>
 8003098:	2310      	movs	r3, #16
 800309a:	77fb      	strb	r3, [r7, #31]
 800309c:	e06a      	b.n	8003174 <UART_SetConfig+0x348>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003110 <UART_SetConfig+0x2e4>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d138      	bne.n	800311a <UART_SetConfig+0x2ee>
 80030a8:	4b13      	ldr	r3, [pc, #76]	@ (80030f8 <UART_SetConfig+0x2cc>)
 80030aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ae:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80030b2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80030b6:	d017      	beq.n	80030e8 <UART_SetConfig+0x2bc>
 80030b8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80030bc:	d82a      	bhi.n	8003114 <UART_SetConfig+0x2e8>
 80030be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030c2:	d00b      	beq.n	80030dc <UART_SetConfig+0x2b0>
 80030c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030c8:	d824      	bhi.n	8003114 <UART_SetConfig+0x2e8>
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d003      	beq.n	80030d6 <UART_SetConfig+0x2aa>
 80030ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030d2:	d006      	beq.n	80030e2 <UART_SetConfig+0x2b6>
 80030d4:	e01e      	b.n	8003114 <UART_SetConfig+0x2e8>
 80030d6:	2300      	movs	r3, #0
 80030d8:	77fb      	strb	r3, [r7, #31]
 80030da:	e04b      	b.n	8003174 <UART_SetConfig+0x348>
 80030dc:	2302      	movs	r3, #2
 80030de:	77fb      	strb	r3, [r7, #31]
 80030e0:	e048      	b.n	8003174 <UART_SetConfig+0x348>
 80030e2:	2304      	movs	r3, #4
 80030e4:	77fb      	strb	r3, [r7, #31]
 80030e6:	e045      	b.n	8003174 <UART_SetConfig+0x348>
 80030e8:	2308      	movs	r3, #8
 80030ea:	77fb      	strb	r3, [r7, #31]
 80030ec:	e042      	b.n	8003174 <UART_SetConfig+0x348>
 80030ee:	bf00      	nop
 80030f0:	efff69f3 	.word	0xefff69f3
 80030f4:	40011000 	.word	0x40011000
 80030f8:	40023800 	.word	0x40023800
 80030fc:	40004400 	.word	0x40004400
 8003100:	40004800 	.word	0x40004800
 8003104:	40004c00 	.word	0x40004c00
 8003108:	40005000 	.word	0x40005000
 800310c:	40011400 	.word	0x40011400
 8003110:	40007800 	.word	0x40007800
 8003114:	2310      	movs	r3, #16
 8003116:	77fb      	strb	r3, [r7, #31]
 8003118:	e02c      	b.n	8003174 <UART_SetConfig+0x348>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a72      	ldr	r2, [pc, #456]	@ (80032e8 <UART_SetConfig+0x4bc>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d125      	bne.n	8003170 <UART_SetConfig+0x344>
 8003124:	4b71      	ldr	r3, [pc, #452]	@ (80032ec <UART_SetConfig+0x4c0>)
 8003126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800312a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800312e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003132:	d017      	beq.n	8003164 <UART_SetConfig+0x338>
 8003134:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003138:	d817      	bhi.n	800316a <UART_SetConfig+0x33e>
 800313a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800313e:	d00b      	beq.n	8003158 <UART_SetConfig+0x32c>
 8003140:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003144:	d811      	bhi.n	800316a <UART_SetConfig+0x33e>
 8003146:	2b00      	cmp	r3, #0
 8003148:	d003      	beq.n	8003152 <UART_SetConfig+0x326>
 800314a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800314e:	d006      	beq.n	800315e <UART_SetConfig+0x332>
 8003150:	e00b      	b.n	800316a <UART_SetConfig+0x33e>
 8003152:	2300      	movs	r3, #0
 8003154:	77fb      	strb	r3, [r7, #31]
 8003156:	e00d      	b.n	8003174 <UART_SetConfig+0x348>
 8003158:	2302      	movs	r3, #2
 800315a:	77fb      	strb	r3, [r7, #31]
 800315c:	e00a      	b.n	8003174 <UART_SetConfig+0x348>
 800315e:	2304      	movs	r3, #4
 8003160:	77fb      	strb	r3, [r7, #31]
 8003162:	e007      	b.n	8003174 <UART_SetConfig+0x348>
 8003164:	2308      	movs	r3, #8
 8003166:	77fb      	strb	r3, [r7, #31]
 8003168:	e004      	b.n	8003174 <UART_SetConfig+0x348>
 800316a:	2310      	movs	r3, #16
 800316c:	77fb      	strb	r3, [r7, #31]
 800316e:	e001      	b.n	8003174 <UART_SetConfig+0x348>
 8003170:	2310      	movs	r3, #16
 8003172:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	69db      	ldr	r3, [r3, #28]
 8003178:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800317c:	d15b      	bne.n	8003236 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800317e:	7ffb      	ldrb	r3, [r7, #31]
 8003180:	2b08      	cmp	r3, #8
 8003182:	d828      	bhi.n	80031d6 <UART_SetConfig+0x3aa>
 8003184:	a201      	add	r2, pc, #4	@ (adr r2, 800318c <UART_SetConfig+0x360>)
 8003186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800318a:	bf00      	nop
 800318c:	080031b1 	.word	0x080031b1
 8003190:	080031b9 	.word	0x080031b9
 8003194:	080031c1 	.word	0x080031c1
 8003198:	080031d7 	.word	0x080031d7
 800319c:	080031c7 	.word	0x080031c7
 80031a0:	080031d7 	.word	0x080031d7
 80031a4:	080031d7 	.word	0x080031d7
 80031a8:	080031d7 	.word	0x080031d7
 80031ac:	080031cf 	.word	0x080031cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031b0:	f7ff f856 	bl	8002260 <HAL_RCC_GetPCLK1Freq>
 80031b4:	61b8      	str	r0, [r7, #24]
        break;
 80031b6:	e013      	b.n	80031e0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80031b8:	f7ff f866 	bl	8002288 <HAL_RCC_GetPCLK2Freq>
 80031bc:	61b8      	str	r0, [r7, #24]
        break;
 80031be:	e00f      	b.n	80031e0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031c0:	4b4b      	ldr	r3, [pc, #300]	@ (80032f0 <UART_SetConfig+0x4c4>)
 80031c2:	61bb      	str	r3, [r7, #24]
        break;
 80031c4:	e00c      	b.n	80031e0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031c6:	f7fe ff35 	bl	8002034 <HAL_RCC_GetSysClockFreq>
 80031ca:	61b8      	str	r0, [r7, #24]
        break;
 80031cc:	e008      	b.n	80031e0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031d2:	61bb      	str	r3, [r7, #24]
        break;
 80031d4:	e004      	b.n	80031e0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80031d6:	2300      	movs	r3, #0
 80031d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	77bb      	strb	r3, [r7, #30]
        break;
 80031de:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80031e0:	69bb      	ldr	r3, [r7, #24]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d074      	beq.n	80032d0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	005a      	lsls	r2, r3, #1
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	085b      	lsrs	r3, r3, #1
 80031f0:	441a      	add	r2, r3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031fa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	2b0f      	cmp	r3, #15
 8003200:	d916      	bls.n	8003230 <UART_SetConfig+0x404>
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003208:	d212      	bcs.n	8003230 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	b29b      	uxth	r3, r3
 800320e:	f023 030f 	bic.w	r3, r3, #15
 8003212:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	085b      	lsrs	r3, r3, #1
 8003218:	b29b      	uxth	r3, r3
 800321a:	f003 0307 	and.w	r3, r3, #7
 800321e:	b29a      	uxth	r2, r3
 8003220:	89fb      	ldrh	r3, [r7, #14]
 8003222:	4313      	orrs	r3, r2
 8003224:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	89fa      	ldrh	r2, [r7, #14]
 800322c:	60da      	str	r2, [r3, #12]
 800322e:	e04f      	b.n	80032d0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	77bb      	strb	r3, [r7, #30]
 8003234:	e04c      	b.n	80032d0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003236:	7ffb      	ldrb	r3, [r7, #31]
 8003238:	2b08      	cmp	r3, #8
 800323a:	d828      	bhi.n	800328e <UART_SetConfig+0x462>
 800323c:	a201      	add	r2, pc, #4	@ (adr r2, 8003244 <UART_SetConfig+0x418>)
 800323e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003242:	bf00      	nop
 8003244:	08003269 	.word	0x08003269
 8003248:	08003271 	.word	0x08003271
 800324c:	08003279 	.word	0x08003279
 8003250:	0800328f 	.word	0x0800328f
 8003254:	0800327f 	.word	0x0800327f
 8003258:	0800328f 	.word	0x0800328f
 800325c:	0800328f 	.word	0x0800328f
 8003260:	0800328f 	.word	0x0800328f
 8003264:	08003287 	.word	0x08003287
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003268:	f7fe fffa 	bl	8002260 <HAL_RCC_GetPCLK1Freq>
 800326c:	61b8      	str	r0, [r7, #24]
        break;
 800326e:	e013      	b.n	8003298 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003270:	f7ff f80a 	bl	8002288 <HAL_RCC_GetPCLK2Freq>
 8003274:	61b8      	str	r0, [r7, #24]
        break;
 8003276:	e00f      	b.n	8003298 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003278:	4b1d      	ldr	r3, [pc, #116]	@ (80032f0 <UART_SetConfig+0x4c4>)
 800327a:	61bb      	str	r3, [r7, #24]
        break;
 800327c:	e00c      	b.n	8003298 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800327e:	f7fe fed9 	bl	8002034 <HAL_RCC_GetSysClockFreq>
 8003282:	61b8      	str	r0, [r7, #24]
        break;
 8003284:	e008      	b.n	8003298 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003286:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800328a:	61bb      	str	r3, [r7, #24]
        break;
 800328c:	e004      	b.n	8003298 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800328e:	2300      	movs	r3, #0
 8003290:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	77bb      	strb	r3, [r7, #30]
        break;
 8003296:	bf00      	nop
    }

    if (pclk != 0U)
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d018      	beq.n	80032d0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	085a      	lsrs	r2, r3, #1
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	441a      	add	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	2b0f      	cmp	r3, #15
 80032b6:	d909      	bls.n	80032cc <UART_SetConfig+0x4a0>
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032be:	d205      	bcs.n	80032cc <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	b29a      	uxth	r2, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	60da      	str	r2, [r3, #12]
 80032ca:	e001      	b.n	80032d0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80032dc:	7fbb      	ldrb	r3, [r7, #30]
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3720      	adds	r7, #32
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	40007c00 	.word	0x40007c00
 80032ec:	40023800 	.word	0x40023800
 80032f0:	00f42400 	.word	0x00f42400

080032f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003300:	f003 0301 	and.w	r3, r3, #1
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00a      	beq.n	800331e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	430a      	orrs	r2, r1
 800331c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003322:	f003 0302 	and.w	r3, r3, #2
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00a      	beq.n	8003340 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	430a      	orrs	r2, r1
 800333e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003344:	f003 0304 	and.w	r3, r3, #4
 8003348:	2b00      	cmp	r3, #0
 800334a:	d00a      	beq.n	8003362 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	430a      	orrs	r2, r1
 8003360:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003366:	f003 0308 	and.w	r3, r3, #8
 800336a:	2b00      	cmp	r3, #0
 800336c:	d00a      	beq.n	8003384 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	430a      	orrs	r2, r1
 8003382:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003388:	f003 0310 	and.w	r3, r3, #16
 800338c:	2b00      	cmp	r3, #0
 800338e:	d00a      	beq.n	80033a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	430a      	orrs	r2, r1
 80033a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033aa:	f003 0320 	and.w	r3, r3, #32
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00a      	beq.n	80033c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	430a      	orrs	r2, r1
 80033c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d01a      	beq.n	800340a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	430a      	orrs	r2, r1
 80033e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033f2:	d10a      	bne.n	800340a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	430a      	orrs	r2, r1
 8003408:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003412:	2b00      	cmp	r3, #0
 8003414:	d00a      	beq.n	800342c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	430a      	orrs	r2, r1
 800342a:	605a      	str	r2, [r3, #4]
  }
}
 800342c:	bf00      	nop
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	bc80      	pop	{r7}
 8003434:	4770      	bx	lr

08003436 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003436:	b580      	push	{r7, lr}
 8003438:	b086      	sub	sp, #24
 800343a:	af02      	add	r7, sp, #8
 800343c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003446:	f7fd fd45 	bl	8000ed4 <HAL_GetTick>
 800344a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0308 	and.w	r3, r3, #8
 8003456:	2b08      	cmp	r3, #8
 8003458:	d10e      	bne.n	8003478 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800345a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800345e:	9300      	str	r3, [sp, #0]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f000 f831 	bl	80034d0 <UART_WaitOnFlagUntilTimeout>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d001      	beq.n	8003478 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e027      	b.n	80034c8 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0304 	and.w	r3, r3, #4
 8003482:	2b04      	cmp	r3, #4
 8003484:	d10e      	bne.n	80034a4 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003486:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800348a:	9300      	str	r3, [sp, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f000 f81b 	bl	80034d0 <UART_WaitOnFlagUntilTimeout>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	e011      	b.n	80034c8 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2220      	movs	r2, #32
 80034a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2220      	movs	r2, #32
 80034ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2200      	movs	r2, #0
 80034b6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80034c6:	2300      	movs	r3, #0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3710      	adds	r7, #16
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b09c      	sub	sp, #112	@ 0x70
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	603b      	str	r3, [r7, #0]
 80034dc:	4613      	mov	r3, r2
 80034de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034e0:	e0a7      	b.n	8003632 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034e8:	f000 80a3 	beq.w	8003632 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034ec:	f7fd fcf2 	bl	8000ed4 <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d302      	bcc.n	8003502 <UART_WaitOnFlagUntilTimeout+0x32>
 80034fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d13f      	bne.n	8003582 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003508:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800350a:	e853 3f00 	ldrex	r3, [r3]
 800350e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003510:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003512:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003516:	667b      	str	r3, [r7, #100]	@ 0x64
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	461a      	mov	r2, r3
 800351e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003520:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003522:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003524:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003526:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003528:	e841 2300 	strex	r3, r2, [r1]
 800352c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800352e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003530:	2b00      	cmp	r3, #0
 8003532:	d1e6      	bne.n	8003502 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	3308      	adds	r3, #8
 800353a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800353c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800353e:	e853 3f00 	ldrex	r3, [r3]
 8003542:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003546:	f023 0301 	bic.w	r3, r3, #1
 800354a:	663b      	str	r3, [r7, #96]	@ 0x60
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	3308      	adds	r3, #8
 8003552:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003554:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003556:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003558:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800355a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800355c:	e841 2300 	strex	r3, r2, [r1]
 8003560:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003562:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003564:	2b00      	cmp	r3, #0
 8003566:	d1e5      	bne.n	8003534 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2220      	movs	r2, #32
 800356c:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2220      	movs	r2, #32
 8003572:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e068      	b.n	8003654 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0304 	and.w	r3, r3, #4
 800358c:	2b00      	cmp	r3, #0
 800358e:	d050      	beq.n	8003632 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	69db      	ldr	r3, [r3, #28]
 8003596:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800359a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800359e:	d148      	bne.n	8003632 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80035a8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035b2:	e853 3f00 	ldrex	r3, [r3]
 80035b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80035b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ba:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80035be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	461a      	mov	r2, r3
 80035c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80035ca:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035cc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80035ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80035d0:	e841 2300 	strex	r3, r2, [r1]
 80035d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80035d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1e6      	bne.n	80035aa <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	3308      	adds	r3, #8
 80035e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	e853 3f00 	ldrex	r3, [r3]
 80035ea:	613b      	str	r3, [r7, #16]
   return(result);
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	f023 0301 	bic.w	r3, r3, #1
 80035f2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	3308      	adds	r3, #8
 80035fa:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80035fc:	623a      	str	r2, [r7, #32]
 80035fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003600:	69f9      	ldr	r1, [r7, #28]
 8003602:	6a3a      	ldr	r2, [r7, #32]
 8003604:	e841 2300 	strex	r3, r2, [r1]
 8003608:	61bb      	str	r3, [r7, #24]
   return(result);
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d1e5      	bne.n	80035dc <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2220      	movs	r2, #32
 8003614:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2220      	movs	r2, #32
 800361a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2220      	movs	r2, #32
 8003622:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e010      	b.n	8003654 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	69da      	ldr	r2, [r3, #28]
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	4013      	ands	r3, r2
 800363c:	68ba      	ldr	r2, [r7, #8]
 800363e:	429a      	cmp	r2, r3
 8003640:	bf0c      	ite	eq
 8003642:	2301      	moveq	r3, #1
 8003644:	2300      	movne	r3, #0
 8003646:	b2db      	uxtb	r3, r3
 8003648:	461a      	mov	r2, r3
 800364a:	79fb      	ldrb	r3, [r7, #7]
 800364c:	429a      	cmp	r2, r3
 800364e:	f43f af48 	beq.w	80034e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003652:	2300      	movs	r3, #0
}
 8003654:	4618      	mov	r0, r3
 8003656:	3770      	adds	r7, #112	@ 0x70
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <STM32_SHA256_HASH_DigestCompute>:
  *         HASH_ERR_BAD_PARAMETER, HASH_ERR_BAD_CONTEXT,
  *         HASH_ERR_BAD_OPERATION if error occured.
  */
int32_t STM32_SHA256_HASH_DigestCompute(uint8_t* InputMessage, uint32_t InputMessageLength,
                                        uint8_t *MessageDigest, int32_t* MessageDigestLength)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b0a2      	sub	sp, #136	@ 0x88
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	607a      	str	r2, [r7, #4]
 8003668:	603b      	str	r3, [r7, #0]
  SHA256ctx_stt P_pSHA256ctx;
  uint32_t error_status = HASH_SUCCESS; 
 800366a:	2300      	movs	r3, #0
 800366c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  /* Set the size of the desired hash digest */
  P_pSHA256ctx.mTagSize = CRL_SHA256_SIZE;
 8003670:	2320      	movs	r3, #32
 8003672:	61bb      	str	r3, [r7, #24]

  /* Set flag field to default value */
  P_pSHA256ctx.mFlags = E_HASH_DEFAULT;
 8003674:	2300      	movs	r3, #0
 8003676:	753b      	strb	r3, [r7, #20]

  error_status = SHA256_Init(&P_pSHA256ctx);
 8003678:	f107 0310 	add.w	r3, r7, #16
 800367c:	4618      	mov	r0, r3
 800367e:	f000 fbd9 	bl	8003e34 <SHA256_Init>
 8003682:	4603      	mov	r3, r0
 8003684:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  /* check for initialization errors */
  if (error_status == HASH_SUCCESS)
 8003688:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800368c:	2b00      	cmp	r3, #0
 800368e:	d117      	bne.n	80036c0 <STM32_SHA256_HASH_DigestCompute+0x64>
  {
    /* Add data to be hashed */
  error_status = SHA256_Append(&P_pSHA256ctx,
 8003690:	68ba      	ldr	r2, [r7, #8]
 8003692:	f107 0310 	add.w	r3, r7, #16
 8003696:	68f9      	ldr	r1, [r7, #12]
 8003698:	4618      	mov	r0, r3
 800369a:	f000 fc03 	bl	8003ea4 <SHA256_Append>
 800369e:	4603      	mov	r3, r0
 80036a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                                 InputMessage,
                                 InputMessageLength);


    if (error_status == HASH_SUCCESS)
 80036a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d109      	bne.n	80036c0 <STM32_SHA256_HASH_DigestCompute+0x64>
    {
      /* retrieve */
      error_status = SHA256_Finish(&P_pSHA256ctx, MessageDigest, MessageDigestLength);
 80036ac:	f107 0310 	add.w	r3, r7, #16
 80036b0:	683a      	ldr	r2, [r7, #0]
 80036b2:	6879      	ldr	r1, [r7, #4]
 80036b4:	4618      	mov	r0, r3
 80036b6:	f000 fcc3 	bl	8004040 <SHA256_Finish>
 80036ba:	4603      	mov	r3, r0
 80036bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    }
  }

  return error_status;
 80036c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3788      	adds	r7, #136	@ 0x88
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <Fatal_Error_Handler>:

void Fatal_Error_Handler(void)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	af00      	add	r7, sp, #0
  printf("\r\nFatal error! Enter endless loop!\r\n");
 80036d0:	4802      	ldr	r0, [pc, #8]	@ (80036dc <Fatal_Error_Handler+0x10>)
 80036d2:	f000 fe09 	bl	80042e8 <puts>
  while(1){};
 80036d6:	bf00      	nop
 80036d8:	e7fd      	b.n	80036d6 <Fatal_Error_Handler+0xa>
 80036da:	bf00      	nop
 80036dc:	080053ec 	.word	0x080053ec

080036e0 <FW_Hash_Verify>:
  *         those protections not impacted by a Reset. They are set using the Option Bytes
  *         When the device is locked (RDP Level2), these protections cannot be changed anymore
  * @param  None
  */
void FW_Hash_Verify(void)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b08c      	sub	sp, #48	@ 0x30
 80036e4:	af00      	add	r7, sp, #0
  uint8_t MessageDigest[HASH_SIZE];
  int32_t MessageDigestLength = HASH_SIZE;
 80036e6:	2320      	movs	r3, #32
 80036e8:	607b      	str	r3, [r7, #4]
  int32_t result = -1;
 80036ea:	f04f 33ff 	mov.w	r3, #4294967295
 80036ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  /* enable CRC to allow cryptolib to work */ 
  __CRC_CLK_ENABLE();
 80036f0:	4b5f      	ldr	r3, [pc, #380]	@ (8003870 <FW_Hash_Verify+0x190>)
 80036f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f4:	4a5e      	ldr	r2, [pc, #376]	@ (8003870 <FW_Hash_Verify+0x190>)
 80036f6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80036fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80036fc:	4b5c      	ldr	r3, [pc, #368]	@ (8003870 <FW_Hash_Verify+0x190>)
 80036fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003700:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003704:	603b      	str	r3, [r7, #0]
 8003706:	683b      	ldr	r3, [r7, #0]
    
  printf("\r\nStart FW Hash Check...\r\n");
 8003708:	485a      	ldr	r0, [pc, #360]	@ (8003874 <FW_Hash_Verify+0x194>)
 800370a:	f000 fded 	bl	80042e8 <puts>
  printf("\tFW start address: 0x%08x\r\n", FW_START_ADD);
 800370e:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 8003712:	4859      	ldr	r0, [pc, #356]	@ (8003878 <FW_Hash_Verify+0x198>)
 8003714:	f000 fd80 	bl	8004218 <iprintf>
  printf("\tFW size: 0x%08x\r\n", FW_SIZE_PAGE_ALIGNED);
 8003718:	4b58      	ldr	r3, [pc, #352]	@ (800387c <FW_Hash_Verify+0x19c>)
 800371a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800371e:	2b00      	cmp	r3, #0
 8003720:	d103      	bne.n	800372a <FW_Hash_Verify+0x4a>
 8003722:	4b56      	ldr	r3, [pc, #344]	@ (800387c <FW_Hash_Verify+0x19c>)
 8003724:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8003728:	e005      	b.n	8003736 <FW_Hash_Verify+0x56>
 800372a:	4b54      	ldr	r3, [pc, #336]	@ (800387c <FW_Hash_Verify+0x19c>)
 800372c:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8003730:	0adb      	lsrs	r3, r3, #11
 8003732:	3301      	adds	r3, #1
 8003734:	02db      	lsls	r3, r3, #11
 8003736:	4619      	mov	r1, r3
 8003738:	4851      	ldr	r0, [pc, #324]	@ (8003880 <FW_Hash_Verify+0x1a0>)
 800373a:	f000 fd6d 	bl	8004218 <iprintf>
  printf("\tFW HASH address: 0x%08x\r\n", HASH_ADD);
 800373e:	4b4f      	ldr	r3, [pc, #316]	@ (800387c <FW_Hash_Verify+0x19c>)
 8003740:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003744:	2b00      	cmp	r3, #0
 8003746:	d101      	bne.n	800374c <FW_Hash_Verify+0x6c>
 8003748:	4b4c      	ldr	r3, [pc, #304]	@ (800387c <FW_Hash_Verify+0x19c>)
 800374a:	e006      	b.n	800375a <FW_Hash_Verify+0x7a>
 800374c:	4b4b      	ldr	r3, [pc, #300]	@ (800387c <FW_Hash_Verify+0x19c>)
 800374e:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8003752:	4b4c      	ldr	r3, [pc, #304]	@ (8003884 <FW_Hash_Verify+0x1a4>)
 8003754:	4013      	ands	r3, r2
 8003756:	f103 2308 	add.w	r3, r3, #134219776	@ 0x8000800
 800375a:	4619      	mov	r1, r3
 800375c:	484a      	ldr	r0, [pc, #296]	@ (8003888 <FW_Hash_Verify+0x1a8>)
 800375e:	f000 fd5b 	bl	8004218 <iprintf>
  printf("\tFW HASH SIZE: 0x%08x\r\n", HASH_SIZE);
 8003762:	2120      	movs	r1, #32
 8003764:	4849      	ldr	r0, [pc, #292]	@ (800388c <FW_Hash_Verify+0x1ac>)
 8003766:	f000 fd57 	bl	8004218 <iprintf>
    
  result = STM32_SHA256_HASH_DigestCompute((uint8_t*)FW_START_ADD, 
                                       (uint32_t)FW_SIZE_PAGE_ALIGNED, 
 800376a:	4b44      	ldr	r3, [pc, #272]	@ (800387c <FW_Hash_Verify+0x19c>)
 800376c:	f3c3 030a 	ubfx	r3, r3, #0, #11
  result = STM32_SHA256_HASH_DigestCompute((uint8_t*)FW_START_ADD, 
 8003770:	2b00      	cmp	r3, #0
 8003772:	d103      	bne.n	800377c <FW_Hash_Verify+0x9c>
                                       (uint32_t)FW_SIZE_PAGE_ALIGNED, 
 8003774:	4b41      	ldr	r3, [pc, #260]	@ (800387c <FW_Hash_Verify+0x19c>)
  result = STM32_SHA256_HASH_DigestCompute((uint8_t*)FW_START_ADD, 
 8003776:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 800377a:	e005      	b.n	8003788 <FW_Hash_Verify+0xa8>
                                       (uint32_t)FW_SIZE_PAGE_ALIGNED, 
 800377c:	4b3f      	ldr	r3, [pc, #252]	@ (800387c <FW_Hash_Verify+0x19c>)
 800377e:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8003782:	0adb      	lsrs	r3, r3, #11
 8003784:	3301      	adds	r3, #1
  result = STM32_SHA256_HASH_DigestCompute((uint8_t*)FW_START_ADD, 
 8003786:	02d9      	lsls	r1, r3, #11
 8003788:	1d3b      	adds	r3, r7, #4
 800378a:	f107 0208 	add.w	r2, r7, #8
 800378e:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8003792:	f7ff ff63 	bl	800365c <STM32_SHA256_HASH_DigestCompute>
 8003796:	62b8      	str	r0, [r7, #40]	@ 0x28
                                       MessageDigest, 
                                       &MessageDigestLength);
  if ( result == HASH_SUCCESS && MessageDigestLength == HASH_SIZE) 
 8003798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800379a:	2b00      	cmp	r3, #0
 800379c:	d15e      	bne.n	800385c <FW_Hash_Verify+0x17c>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2b20      	cmp	r3, #32
 80037a2:	d15b      	bne.n	800385c <FW_Hash_Verify+0x17c>
  {
    int i;
    printf("\r\nFW HASH Result: \r\n");
 80037a4:	483a      	ldr	r0, [pc, #232]	@ (8003890 <FW_Hash_Verify+0x1b0>)
 80037a6:	f000 fd9f 	bl	80042e8 <puts>
    for ( i = 0; i < HASH_SIZE; i++ )
 80037aa:	2300      	movs	r3, #0
 80037ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037ae:	e00b      	b.n	80037c8 <FW_Hash_Verify+0xe8>
    {
      printf("%02x",MessageDigest[i]);
 80037b0:	f107 0208 	add.w	r2, r7, #8
 80037b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037b6:	4413      	add	r3, r2
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	4619      	mov	r1, r3
 80037bc:	4835      	ldr	r0, [pc, #212]	@ (8003894 <FW_Hash_Verify+0x1b4>)
 80037be:	f000 fd2b 	bl	8004218 <iprintf>
    for ( i = 0; i < HASH_SIZE; i++ )
 80037c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037c4:	3301      	adds	r3, #1
 80037c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ca:	2b1f      	cmp	r3, #31
 80037cc:	ddf0      	ble.n	80037b0 <FW_Hash_Verify+0xd0>
    }
    printf("\r\nExpected HASH Result: \r\n");
 80037ce:	4832      	ldr	r0, [pc, #200]	@ (8003898 <FW_Hash_Verify+0x1b8>)
 80037d0:	f000 fd8a 	bl	80042e8 <puts>
    for ( i = 0; i < HASH_SIZE; i++ )
 80037d4:	2300      	movs	r3, #0
 80037d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037d8:	e01a      	b.n	8003810 <FW_Hash_Verify+0x130>
    {
      printf("%02x",((uint8_t*)HASH_ADD)[i]);
 80037da:	4b28      	ldr	r3, [pc, #160]	@ (800387c <FW_Hash_Verify+0x19c>)
 80037dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d103      	bne.n	80037ec <FW_Hash_Verify+0x10c>
 80037e4:	4b25      	ldr	r3, [pc, #148]	@ (800387c <FW_Hash_Verify+0x19c>)
 80037e6:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 80037ea:	e005      	b.n	80037f8 <FW_Hash_Verify+0x118>
 80037ec:	4b23      	ldr	r3, [pc, #140]	@ (800387c <FW_Hash_Verify+0x19c>)
 80037ee:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 80037f2:	0adb      	lsrs	r3, r3, #11
 80037f4:	3301      	adds	r3, #1
 80037f6:	02db      	lsls	r3, r3, #11
 80037f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037fa:	4413      	add	r3, r2
 80037fc:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8003800:	781b      	ldrb	r3, [r3, #0]
 8003802:	4619      	mov	r1, r3
 8003804:	4823      	ldr	r0, [pc, #140]	@ (8003894 <FW_Hash_Verify+0x1b4>)
 8003806:	f000 fd07 	bl	8004218 <iprintf>
    for ( i = 0; i < HASH_SIZE; i++ )
 800380a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800380c:	3301      	adds	r3, #1
 800380e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003812:	2b1f      	cmp	r3, #31
 8003814:	dde1      	ble.n	80037da <FW_Hash_Verify+0xfa>
    }
    
    printf("\r\n");
 8003816:	4821      	ldr	r0, [pc, #132]	@ (800389c <FW_Hash_Verify+0x1bc>)
 8003818:	f000 fd66 	bl	80042e8 <puts>
    if (memcmp((uint8_t*)HASH_ADD, MessageDigest, (uint32_t)HASH_SIZE) == 0)
 800381c:	4b17      	ldr	r3, [pc, #92]	@ (800387c <FW_Hash_Verify+0x19c>)
 800381e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003822:	2b00      	cmp	r3, #0
 8003824:	d101      	bne.n	800382a <FW_Hash_Verify+0x14a>
 8003826:	4815      	ldr	r0, [pc, #84]	@ (800387c <FW_Hash_Verify+0x19c>)
 8003828:	e007      	b.n	800383a <FW_Hash_Verify+0x15a>
 800382a:	4b14      	ldr	r3, [pc, #80]	@ (800387c <FW_Hash_Verify+0x19c>)
 800382c:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8003830:	4b14      	ldr	r3, [pc, #80]	@ (8003884 <FW_Hash_Verify+0x1a4>)
 8003832:	4013      	ands	r3, r2
 8003834:	f103 2308 	add.w	r3, r3, #134219776	@ 0x8000800
 8003838:	4618      	mov	r0, r3
 800383a:	f107 0308 	add.w	r3, r7, #8
 800383e:	2220      	movs	r2, #32
 8003840:	4619      	mov	r1, r3
 8003842:	f000 fee5 	bl	8004610 <memcmp>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d103      	bne.n	8003854 <FW_Hash_Verify+0x174>
    {
      printf("\r\nFW Hash check pass\r\n");
 800384c:	4814      	ldr	r0, [pc, #80]	@ (80038a0 <FW_Hash_Verify+0x1c0>)
 800384e:	f000 fd4b 	bl	80042e8 <puts>
  {
 8003852:	e009      	b.n	8003868 <FW_Hash_Verify+0x188>
    }
    else
    {
      printf("\r\nFW Hash check fail\r\n");
 8003854:	4813      	ldr	r0, [pc, #76]	@ (80038a4 <FW_Hash_Verify+0x1c4>)
 8003856:	f000 fd47 	bl	80042e8 <puts>
      goto ERROR; 
 800385a:	e003      	b.n	8003864 <FW_Hash_Verify+0x184>
    }
  }
  else
  {
    printf("\r\nFW Hash computation fail!\r\n");
 800385c:	4812      	ldr	r0, [pc, #72]	@ (80038a8 <FW_Hash_Verify+0x1c8>)
 800385e:	f000 fd43 	bl	80042e8 <puts>
    goto ERROR;
 8003862:	bf00      	nop
  }
  return;
  
ERROR:
  Fatal_Error_Handler();
 8003864:	f7ff ff32 	bl	80036cc <Fatal_Error_Handler>
}
 8003868:	3730      	adds	r7, #48	@ 0x30
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	40023800 	.word	0x40023800
 8003874:	08005410 	.word	0x08005410
 8003878:	0800542c 	.word	0x0800542c
 800387c:	080056f4 	.word	0x080056f4
 8003880:	08005448 	.word	0x08005448
 8003884:	fffff800 	.word	0xfffff800
 8003888:	0800545c 	.word	0x0800545c
 800388c:	08005478 	.word	0x08005478
 8003890:	08005490 	.word	0x08005490
 8003894:	080054a4 	.word	0x080054a4
 8003898:	080054ac 	.word	0x080054ac
 800389c:	080054c8 	.word	0x080054c8
 80038a0:	080054cc 	.word	0x080054cc
 80038a4:	080054e4 	.word	0x080054e4
 80038a8:	080054fc 	.word	0x080054fc

080038ac <SHA256Transform>:
 80038ac:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80038b0:	690c      	ldr	r4, [r1, #16]
 80038b2:	684f      	ldr	r7, [r1, #4]
 80038b4:	688e      	ldr	r6, [r1, #8]
 80038b6:	68cd      	ldr	r5, [r1, #12]
 80038b8:	694a      	ldr	r2, [r1, #20]
 80038ba:	680b      	ldr	r3, [r1, #0]
 80038bc:	fa94 fb84 	rev.w	fp, r4
 80038c0:	698c      	ldr	r4, [r1, #24]
 80038c2:	b0ce      	sub	sp, #312	@ 0x138
 80038c4:	fa97 fc87 	rev.w	ip, r7
 80038c8:	6a0f      	ldr	r7, [r1, #32]
 80038ca:	9003      	str	r0, [sp, #12]
 80038cc:	fa96 f986 	rev.w	r9, r6
 80038d0:	ba24      	rev	r4, r4
 80038d2:	69ce      	ldr	r6, [r1, #28]
 80038d4:	9414      	str	r4, [sp, #80]	@ 0x50
 80038d6:	ba3c      	rev	r4, r7
 80038d8:	6b4f      	ldr	r7, [r1, #52]	@ 0x34
 80038da:	6b88      	ldr	r0, [r1, #56]	@ 0x38
 80038dc:	f8cd 9040 	str.w	r9, [sp, #64]	@ 0x40
 80038e0:	fa95 fa85 	rev.w	sl, r5
 80038e4:	ba12      	rev	r2, r2
 80038e6:	ba36      	rev	r6, r6
 80038e8:	fa93 f883 	rev.w	r8, r3
 80038ec:	9213      	str	r2, [sp, #76]	@ 0x4c
 80038ee:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 80038f0:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 80038f2:	9615      	str	r6, [sp, #84]	@ 0x54
 80038f4:	f8cd a044 	str.w	sl, [sp, #68]	@ 0x44
 80038f8:	ba3e      	rev	r6, r7
 80038fa:	f8d1 a030 	ldr.w	sl, [r1, #48]	@ 0x30
 80038fe:	6a8f      	ldr	r7, [r1, #40]	@ 0x28
 8003900:	6bc9      	ldr	r1, [r1, #60]	@ 0x3c
 8003902:	f8cd c03c 	str.w	ip, [sp, #60]	@ 0x3c
 8003906:	ba15      	rev	r5, r2
 8003908:	fa91 f981 	rev.w	r9, r1
 800390c:	ba1a      	rev	r2, r3
 800390e:	fa9a fa8a 	rev.w	sl, sl
 8003912:	ba3b      	rev	r3, r7
 8003914:	ba00      	rev	r0, r0
 8003916:	2700      	movs	r7, #0
 8003918:	f8cd b048 	str.w	fp, [sp, #72]	@ 0x48
 800391c:	9318      	str	r3, [sp, #96]	@ 0x60
 800391e:	f8cd 8038 	str.w	r8, [sp, #56]	@ 0x38
 8003922:	9416      	str	r4, [sp, #88]	@ 0x58
 8003924:	9517      	str	r5, [sp, #92]	@ 0x5c
 8003926:	9219      	str	r2, [sp, #100]	@ 0x64
 8003928:	961b      	str	r6, [sp, #108]	@ 0x6c
 800392a:	4619      	mov	r1, r3
 800392c:	f8cd a068 	str.w	sl, [sp, #104]	@ 0x68
 8003930:	901c      	str	r0, [sp, #112]	@ 0x70
 8003932:	ab0e      	add	r3, sp, #56	@ 0x38
 8003934:	f8cd 9074 	str.w	r9, [sp, #116]	@ 0x74
 8003938:	f04f 0b18 	mov.w	fp, #24
 800393c:	970d      	str	r7, [sp, #52]	@ 0x34
 800393e:	f04f 0c10 	mov.w	ip, #16
 8003942:	4647      	mov	r7, r8
 8003944:	e001      	b.n	800394a <SHA256Transform+0x9e>
 8003946:	4691      	mov	r9, r2
 8003948:	46aa      	mov	sl, r5
 800394a:	ea4f 2899 	mov.w	r8, r9, lsr #10
 800394e:	ea88 4879 	eor.w	r8, r8, r9, ror #17
 8003952:	ea88 48f9 	eor.w	r8, r8, r9, ror #19
 8003956:	689d      	ldr	r5, [r3, #8]
 8003958:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
 800395a:	685a      	ldr	r2, [r3, #4]
 800395c:	68dc      	ldr	r4, [r3, #12]
 800395e:	4488      	add	r8, r1
 8003960:	0a81      	lsrs	r1, r0, #10
 8003962:	ea81 4170 	eor.w	r1, r1, r0, ror #17
 8003966:	ea81 41f0 	eor.w	r1, r1, r0, ror #19
 800396a:	443e      	add	r6, r7
 800396c:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 8003970:	eb02 0708 	add.w	r7, r2, r8
 8003974:	ea89 19f5 	eor.w	r9, r9, r5, ror #7
 8003978:	eb06 0801 	add.w	r8, r6, r1
 800397c:	08d1      	lsrs	r1, r2, #3
 800397e:	ea89 49b5 	eor.w	r9, r9, r5, ror #18
 8003982:	ea81 11f2 	eor.w	r1, r1, r2, ror #7
 8003986:	444f      	add	r7, r9
 8003988:	ea81 42b2 	eor.w	r2, r1, r2, ror #18
 800398c:	ea4f 09d4 	mov.w	r9, r4, lsr #3
 8003990:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003992:	691e      	ldr	r6, [r3, #16]
 8003994:	645f      	str	r7, [r3, #68]	@ 0x44
 8003996:	ea89 49b4 	eor.w	r9, r9, r4, ror #18
 800399a:	4442      	add	r2, r8
 800399c:	4429      	add	r1, r5
 800399e:	eb04 080a 	add.w	r8, r4, sl
 80039a2:	ea89 14f4 	eor.w	r4, r9, r4, ror #7
 80039a6:	08f5      	lsrs	r5, r6, #3
 80039a8:	4421      	add	r1, r4
 80039aa:	0abc      	lsrs	r4, r7, #10
 80039ac:	ea85 45b6 	eor.w	r5, r5, r6, ror #18
 80039b0:	ea4f 2992 	mov.w	r9, r2, lsr #10
 80039b4:	ea84 44f7 	eor.w	r4, r4, r7, ror #19
 80039b8:	ea85 15f6 	eor.w	r5, r5, r6, ror #7
 80039bc:	ea84 4777 	eor.w	r7, r4, r7, ror #17
 80039c0:	ea89 49f2 	eor.w	r9, r9, r2, ror #19
 80039c4:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 80039c6:	641a      	str	r2, [r3, #64]	@ 0x40
 80039c8:	ea89 4972 	eor.w	r9, r9, r2, ror #17
 80039cc:	44a8      	add	r8, r5
 80039ce:	695d      	ldr	r5, [r3, #20]
 80039d0:	4449      	add	r1, r9
 80039d2:	eb04 0906 	add.w	r9, r4, r6
 80039d6:	699c      	ldr	r4, [r3, #24]
 80039d8:	6499      	str	r1, [r3, #72]	@ 0x48
 80039da:	08ee      	lsrs	r6, r5, #3
 80039dc:	ea86 46b5 	eor.w	r6, r6, r5, ror #18
 80039e0:	ea4f 0ad4 	mov.w	sl, r4, lsr #3
 80039e4:	44b8      	add	r8, r7
 80039e6:	ea8a 4ab4 	eor.w	sl, sl, r4, ror #18
 80039ea:	4428      	add	r0, r5
 80039ec:	ea86 15f5 	eor.w	r5, r6, r5, ror #7
 80039f0:	6a1f      	ldr	r7, [r3, #32]
 80039f2:	f8c3 804c 	str.w	r8, [r3, #76]	@ 0x4c
 80039f6:	ea8a 16f4 	eor.w	r6, sl, r4, ror #7
 80039fa:	eb09 0a05 	add.w	sl, r9, r5
 80039fe:	ea4f 2998 	mov.w	r9, r8, lsr #10
 8003a02:	ea89 49f8 	eor.w	r9, r9, r8, ror #19
 8003a06:	ea89 4978 	eor.w	r9, r9, r8, ror #17
 8003a0a:	4406      	add	r6, r0
 8003a0c:	0a8d      	lsrs	r5, r1, #10
 8003a0e:	69d8      	ldr	r0, [r3, #28]
 8003a10:	ea4f 08d7 	mov.w	r8, r7, lsr #3
 8003a14:	ea85 45f1 	eor.w	r5, r5, r1, ror #19
 8003a18:	ea88 48b7 	eor.w	r8, r8, r7, ror #18
 8003a1c:	444e      	add	r6, r9
 8003a1e:	ea85 4571 	eor.w	r5, r5, r1, ror #17
 8003a22:	ea4f 09d0 	mov.w	r9, r0, lsr #3
 8003a26:	ea88 18f7 	eor.w	r8, r8, r7, ror #7
 8003a2a:	4455      	add	r5, sl
 8003a2c:	4480      	add	r8, r0
 8003a2e:	46a2      	mov	sl, r4
 8003a30:	ea89 49b0 	eor.w	r9, r9, r0, ror #18
 8003a34:	6bdc      	ldr	r4, [r3, #60]	@ 0x3c
 8003a36:	651d      	str	r5, [r3, #80]	@ 0x50
 8003a38:	ea89 10f0 	eor.w	r0, r9, r0, ror #7
 8003a3c:	4442      	add	r2, r8
 8003a3e:	ea4f 2996 	mov.w	r9, r6, lsr #10
 8003a42:	ea4f 2895 	mov.w	r8, r5, lsr #10
 8003a46:	44a2      	add	sl, r4
 8003a48:	ea89 49f6 	eor.w	r9, r9, r6, ror #19
 8003a4c:	ea88 48f5 	eor.w	r8, r8, r5, ror #19
 8003a50:	ea89 4976 	eor.w	r9, r9, r6, ror #17
 8003a54:	4450      	add	r0, sl
 8003a56:	ea88 4875 	eor.w	r8, r8, r5, ror #17
 8003a5a:	f10c 0c08 	add.w	ip, ip, #8
 8003a5e:	444a      	add	r2, r9
 8003a60:	4440      	add	r0, r8
 8003a62:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
 8003a66:	655e      	str	r6, [r3, #84]	@ 0x54
 8003a68:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a6a:	6598      	str	r0, [r3, #88]	@ 0x58
 8003a6c:	f1ab 0b04 	sub.w	fp, fp, #4
 8003a70:	f103 0320 	add.w	r3, r3, #32
 8003a74:	f47f af67 	bne.w	8003946 <SHA256Transform+0x9a>
 8003a78:	ae0e      	add	r6, sp, #56	@ 0x38
 8003a7a:	eb06 0ccb 	add.w	ip, r6, fp, lsl #3
 8003a7e:	f10c 0cd8 	add.w	ip, ip, #216	@ 0xd8
 8003a82:	ab44      	add	r3, sp, #272	@ 0x110
 8003a84:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003a88:	f853 2c34 	ldr.w	r2, [r3, #-52]
 8003a8c:	f853 4c30 	ldr.w	r4, [r3, #-48]
 8003a90:	f853 7c14 	ldr.w	r7, [r3, #-20]
 8003a94:	f853 6c38 	ldr.w	r6, [r3, #-56]
 8003a98:	f853 5c10 	ldr.w	r5, [r3, #-16]
 8003a9c:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 8003aa0:	443e      	add	r6, r7
 8003aa2:	08e7      	lsrs	r7, r4, #3
 8003aa4:	ea89 49b2 	eor.w	r9, r9, r2, ror #18
 8003aa8:	ea4f 2a90 	mov.w	sl, r0, lsr #10
 8003aac:	ea4f 2891 	mov.w	r8, r1, lsr #10
 8003ab0:	ea87 47b4 	eor.w	r7, r7, r4, ror #18
 8003ab4:	ea89 19f2 	eor.w	r9, r9, r2, ror #7
 8003ab8:	ea8a 4af0 	eor.w	sl, sl, r0, ror #19
 8003abc:	442a      	add	r2, r5
 8003abe:	ea87 14f4 	eor.w	r4, r7, r4, ror #7
 8003ac2:	ea88 48f1 	eor.w	r8, r8, r1, ror #19
 8003ac6:	444e      	add	r6, r9
 8003ac8:	ea8a 4070 	eor.w	r0, sl, r0, ror #17
 8003acc:	4422      	add	r2, r4
 8003ace:	ea88 4171 	eor.w	r1, r8, r1, ror #17
 8003ad2:	4430      	add	r0, r6
 8003ad4:	4411      	add	r1, r2
 8003ad6:	6098      	str	r0, [r3, #8]
 8003ad8:	60d9      	str	r1, [r3, #12]
 8003ada:	3308      	adds	r3, #8
 8003adc:	4563      	cmp	r3, ip
 8003ade:	d1d1      	bne.n	8003a84 <SHA256Transform+0x1d8>
 8003ae0:	9f03      	ldr	r7, [sp, #12]
 8003ae2:	4e99      	ldr	r6, [pc, #612]	@ (8003d48 <SHA256Transform+0x49c>)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	693a      	ldr	r2, [r7, #16]
 8003ae8:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8003aec:	697d      	ldr	r5, [r7, #20]
 8003aee:	68b8      	ldr	r0, [r7, #8]
 8003af0:	69b9      	ldr	r1, [r7, #24]
 8003af2:	68fc      	ldr	r4, [r7, #12]
 8003af4:	69ff      	ldr	r7, [r7, #28]
 8003af6:	f8df 8258 	ldr.w	r8, [pc, #600]	@ 8003d50 <SHA256Transform+0x4a4>
 8003afa:	f04f 0901 	mov.w	r9, #1
 8003afe:	f8c6 9000 	str.w	r9, [r6]
 8003b02:	6836      	ldr	r6, [r6, #0]
 8003b04:	960d      	str	r6, [sp, #52]	@ 0x34
 8003b06:	f8d8 6000 	ldr.w	r6, [r8]
 8003b0a:	960d      	str	r6, [sp, #52]	@ 0x34
 8003b0c:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 8003b0e:	3601      	adds	r6, #1
 8003b10:	f000 80b6 	beq.w	8003c80 <SHA256Transform+0x3d4>
 8003b14:	4e8d      	ldr	r6, [pc, #564]	@ (8003d4c <SHA256Transform+0x4a0>)
 8003b16:	9605      	str	r6, [sp, #20]
 8003b18:	405e      	eors	r6, r3
 8003b1a:	9b05      	ldr	r3, [sp, #20]
 8003b1c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8003b20:	9604      	str	r6, [sp, #16]
 8003b22:	4053      	eors	r3, r2
 8003b24:	f8c8 6000 	str.w	r6, [r8]
 8003b28:	ea86 0204 	eor.w	r2, r6, r4
 8003b2c:	461e      	mov	r6, r3
 8003b2e:	ea86 090c 	eor.w	r9, r6, ip
 8003b32:	9e04      	ldr	r6, [sp, #16]
 8003b34:	f8c8 3010 	str.w	r3, [r8, #16]
 8003b38:	ea80 0805 	eor.w	r8, r0, r5
 8003b3c:	ea86 0a05 	eor.w	sl, r6, r5
 8003b40:	9305      	str	r3, [sp, #20]
 8003b42:	9509      	str	r5, [sp, #36]	@ 0x24
 8003b44:	407b      	eors	r3, r7
 8003b46:	ea87 0500 	eor.w	r5, r7, r0
 8003b4a:	970b      	str	r7, [sp, #44]	@ 0x2c
 8003b4c:	ea84 0601 	eor.w	r6, r4, r1
 8003b50:	9408      	str	r4, [sp, #32]
 8003b52:	f8cd 8008 	str.w	r8, [sp, #8]
 8003b56:	9007      	str	r0, [sp, #28]
 8003b58:	ea81 070c 	eor.w	r7, r1, ip
 8003b5c:	910a      	str	r1, [sp, #40]	@ 0x28
 8003b5e:	f8cd c018 	str.w	ip, [sp, #24]
 8003b62:	f8df c1f0 	ldr.w	ip, [pc, #496]	@ 8003d54 <SHA256Transform+0x4a8>
 8003b66:	f8cd 9004 	str.w	r9, [sp, #4]
 8003b6a:	2100      	movs	r1, #0
 8003b6c:	e007      	b.n	8003b7e <SHA256Transform+0x2d2>
 8003b6e:	46aa      	mov	sl, r5
 8003b70:	4617      	mov	r7, r2
 8003b72:	9601      	str	r6, [sp, #4]
 8003b74:	9302      	str	r3, [sp, #8]
 8003b76:	4625      	mov	r5, r4
 8003b78:	465a      	mov	r2, fp
 8003b7a:	4606      	mov	r6, r0
 8003b7c:	4643      	mov	r3, r8
 8003b7e:	f10d 0938 	add.w	r9, sp, #56	@ 0x38
 8003b82:	f85c 0001 	ldr.w	r0, [ip, r1]
 8003b86:	f859 4001 	ldr.w	r4, [r9, r1]
 8003b8a:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8003b8e:	ea4f 1bb2 	mov.w	fp, r2, ror #6
 8003b92:	ea87 0805 	eor.w	r8, r7, r5
 8003b96:	ea8b 2bf2 	eor.w	fp, fp, r2, ror #11
 8003b9a:	ea8b 6b72 	eor.w	fp, fp, r2, ror #25
 8003b9e:	4420      	add	r0, r4
 8003ba0:	ea08 0402 	and.w	r4, r8, r2
 8003ba4:	407c      	eors	r4, r7
 8003ba6:	4458      	add	r0, fp
 8003ba8:	4420      	add	r0, r4
 8003baa:	ea46 0803 	orr.w	r8, r6, r3
 8003bae:	ea4f 0bb3 	mov.w	fp, r3, ror #2
 8003bb2:	ea08 0809 	and.w	r8, r8, r9
 8003bb6:	4450      	add	r0, sl
 8003bb8:	ea8b 3b73 	eor.w	fp, fp, r3, ror #13
 8003bbc:	ea06 0403 	and.w	r4, r6, r3
 8003bc0:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 8003bc4:	ea48 0404 	orr.w	r4, r8, r4
 8003bc8:	448a      	add	sl, r1
 8003bca:	eb0c 0801 	add.w	r8, ip, r1
 8003bce:	ea8b 5bb3 	eor.w	fp, fp, r3, ror #22
 8003bd2:	44a3      	add	fp, r4
 8003bd4:	9c01      	ldr	r4, [sp, #4]
 8003bd6:	f8da a004 	ldr.w	sl, [sl, #4]
 8003bda:	f8d8 8004 	ldr.w	r8, [r8, #4]
 8003bde:	4404      	add	r4, r0
 8003be0:	4458      	add	r0, fp
 8003be2:	ea85 0b02 	eor.w	fp, r5, r2
 8003be6:	44d0      	add	r8, sl
 8003be8:	ea04 0b0b 	and.w	fp, r4, fp
 8003bec:	ea8b 0b05 	eor.w	fp, fp, r5
 8003bf0:	44b8      	add	r8, r7
 8003bf2:	ea4f 1ab4 	mov.w	sl, r4, ror #6
 8003bf6:	ea40 0903 	orr.w	r9, r0, r3
 8003bfa:	ea4f 07b0 	mov.w	r7, r0, ror #2
 8003bfe:	44d8      	add	r8, fp
 8003c00:	ea8a 2af4 	eor.w	sl, sl, r4, ror #11
 8003c04:	ea00 0b03 	and.w	fp, r0, r3
 8003c08:	ea09 0906 	and.w	r9, r9, r6
 8003c0c:	ea87 3770 	eor.w	r7, r7, r0, ror #13
 8003c10:	ea49 090b 	orr.w	r9, r9, fp
 8003c14:	ea8a 6a74 	eor.w	sl, sl, r4, ror #25
 8003c18:	ea87 57b0 	eor.w	r7, r7, r0, ror #22
 8003c1c:	3108      	adds	r1, #8
 8003c1e:	f8dd b008 	ldr.w	fp, [sp, #8]
 8003c22:	44c2      	add	sl, r8
 8003c24:	44b9      	add	r9, r7
 8003c26:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8003c2a:	44d3      	add	fp, sl
 8003c2c:	eb09 080a 	add.w	r8, r9, sl
 8003c30:	d19d      	bne.n	8003b6e <SHA256Transform+0x2c2>
 8003c32:	9904      	ldr	r1, [sp, #16]
 8003c34:	9f06      	ldr	r7, [sp, #24]
 8003c36:	46c2      	mov	sl, r8
 8003c38:	448a      	add	sl, r1
 8003c3a:	9907      	ldr	r1, [sp, #28]
 8003c3c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8003c40:	440b      	add	r3, r1
 8003c42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003c44:	f8c8 a000 	str.w	sl, [r8]
 8003c48:	4438      	add	r0, r7
 8003c4a:	440c      	add	r4, r1
 8003c4c:	9f08      	ldr	r7, [sp, #32]
 8003c4e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003c50:	f8c8 0004 	str.w	r0, [r8, #4]
 8003c54:	443e      	add	r6, r7
 8003c56:	440a      	add	r2, r1
 8003c58:	9f05      	ldr	r7, [sp, #20]
 8003c5a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003c5c:	f8c8 3008 	str.w	r3, [r8, #8]
 8003c60:	445f      	add	r7, fp
 8003c62:	440d      	add	r5, r1
 8003c64:	f8c8 600c 	str.w	r6, [r8, #12]
 8003c68:	f8c8 7010 	str.w	r7, [r8, #16]
 8003c6c:	f8c8 4014 	str.w	r4, [r8, #20]
 8003c70:	f8c8 2018 	str.w	r2, [r8, #24]
 8003c74:	f8c8 501c 	str.w	r5, [r8, #28]
 8003c78:	b04e      	add	sp, #312	@ 0x138
 8003c7a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003c7e:	4770      	bx	lr
 8003c80:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 8003c82:	f8c8 6000 	str.w	r6, [r8]
 8003c86:	f8d8 6000 	ldr.w	r6, [r8]
 8003c8a:	960d      	str	r6, [sp, #52]	@ 0x34
 8003c8c:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 8003c8e:	b9ee      	cbnz	r6, 8003ccc <SHA256Transform+0x420>
 8003c90:	46ba      	mov	sl, r7
 8003c92:	9002      	str	r0, [sp, #8]
 8003c94:	460f      	mov	r7, r1
 8003c96:	9803      	ldr	r0, [sp, #12]
 8003c98:	9903      	ldr	r1, [sp, #12]
 8003c9a:	6800      	ldr	r0, [r0, #0]
 8003c9c:	6849      	ldr	r1, [r1, #4]
 8003c9e:	9004      	str	r0, [sp, #16]
 8003ca0:	46a1      	mov	r9, r4
 8003ca2:	9106      	str	r1, [sp, #24]
 8003ca4:	9c03      	ldr	r4, [sp, #12]
 8003ca6:	9803      	ldr	r0, [sp, #12]
 8003ca8:	9903      	ldr	r1, [sp, #12]
 8003caa:	68a4      	ldr	r4, [r4, #8]
 8003cac:	68c0      	ldr	r0, [r0, #12]
 8003cae:	6909      	ldr	r1, [r1, #16]
 8003cb0:	9407      	str	r4, [sp, #28]
 8003cb2:	9008      	str	r0, [sp, #32]
 8003cb4:	9105      	str	r1, [sp, #20]
 8003cb6:	9c03      	ldr	r4, [sp, #12]
 8003cb8:	9803      	ldr	r0, [sp, #12]
 8003cba:	9903      	ldr	r1, [sp, #12]
 8003cbc:	6964      	ldr	r4, [r4, #20]
 8003cbe:	6980      	ldr	r0, [r0, #24]
 8003cc0:	69c9      	ldr	r1, [r1, #28]
 8003cc2:	9409      	str	r4, [sp, #36]	@ 0x24
 8003cc4:	4666      	mov	r6, ip
 8003cc6:	900a      	str	r0, [sp, #40]	@ 0x28
 8003cc8:	910b      	str	r1, [sp, #44]	@ 0x2c
 8003cca:	e74a      	b.n	8003b62 <SHA256Transform+0x2b6>
 8003ccc:	9803      	ldr	r0, [sp, #12]
 8003cce:	9903      	ldr	r1, [sp, #12]
 8003cd0:	9b03      	ldr	r3, [sp, #12]
 8003cd2:	4c1e      	ldr	r4, [pc, #120]	@ (8003d4c <SHA256Transform+0x4a0>)
 8003cd4:	9f03      	ldr	r7, [sp, #12]
 8003cd6:	6940      	ldr	r0, [r0, #20]
 8003cd8:	69c9      	ldr	r1, [r1, #28]
 8003cda:	9404      	str	r4, [sp, #16]
 8003cdc:	9405      	str	r4, [sp, #20]
 8003cde:	9c03      	ldr	r4, [sp, #12]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68ff      	ldr	r7, [r7, #12]
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	9009      	str	r0, [sp, #36]	@ 0x24
 8003ce8:	910b      	str	r1, [sp, #44]	@ 0x2c
 8003cea:	9804      	ldr	r0, [sp, #16]
 8003cec:	9905      	ldr	r1, [sp, #20]
 8003cee:	6864      	ldr	r4, [r4, #4]
 8003cf0:	9708      	str	r7, [sp, #32]
 8003cf2:	9f03      	ldr	r7, [sp, #12]
 8003cf4:	9406      	str	r4, [sp, #24]
 8003cf6:	4050      	eors	r0, r2
 8003cf8:	4059      	eors	r1, r3
 8003cfa:	9a03      	ldr	r2, [sp, #12]
 8003cfc:	9b08      	ldr	r3, [sp, #32]
 8003cfe:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8003d00:	9e03      	ldr	r6, [sp, #12]
 8003d02:	68bf      	ldr	r7, [r7, #8]
 8003d04:	69b6      	ldr	r6, [r6, #24]
 8003d06:	9707      	str	r7, [sp, #28]
 8003d08:	6010      	str	r0, [r2, #0]
 8003d0a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8003d0c:	9004      	str	r0, [sp, #16]
 8003d0e:	ea80 0203 	eor.w	r2, r0, r3
 8003d12:	ea80 0a04 	eor.w	sl, r0, r4
 8003d16:	9806      	ldr	r0, [sp, #24]
 8003d18:	960a      	str	r6, [sp, #40]	@ 0x28
 8003d1a:	9e03      	ldr	r6, [sp, #12]
 8003d1c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003d1e:	6131      	str	r1, [r6, #16]
 8003d20:	ea81 0307 	eor.w	r3, r1, r7
 8003d24:	ea81 0900 	eor.w	r9, r1, r0
 8003d28:	9f07      	ldr	r7, [sp, #28]
 8003d2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003d2c:	9105      	str	r1, [sp, #20]
 8003d2e:	9908      	ldr	r1, [sp, #32]
 8003d30:	4047      	eors	r7, r0
 8003d32:	9702      	str	r7, [sp, #8]
 8003d34:	ea81 0604 	eor.w	r6, r1, r4
 8003d38:	9807      	ldr	r0, [sp, #28]
 8003d3a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003d3c:	ea80 0501 	eor.w	r5, r0, r1
 8003d40:	9806      	ldr	r0, [sp, #24]
 8003d42:	ea80 0704 	eor.w	r7, r0, r4
 8003d46:	e70c      	b.n	8003b62 <SHA256Transform+0x2b6>
 8003d48:	40023008 	.word	0x40023008
 8003d4c:	a5a5f0f0 	.word	0xa5a5f0f0
 8003d50:	40023000 	.word	0x40023000
 8003d54:	08005548 	.word	0x08005548

08003d58 <SHA256Update>:
 8003d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d5c:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8003d5e:	4692      	mov	sl, r2
 8003d60:	00d2      	lsls	r2, r2, #3
 8003d62:	1913      	adds	r3, r2, r4
 8003d64:	429a      	cmp	r2, r3
 8003d66:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8003d68:	64c3      	str	r3, [r0, #76]	@ 0x4c
 8003d6a:	f3c4 04c5 	ubfx	r4, r4, #3, #6
 8003d6e:	bf88      	it	hi
 8003d70:	3201      	addhi	r2, #1
 8003d72:	eb0a 0304 	add.w	r3, sl, r4
 8003d76:	eb02 725a 	add.w	r2, r2, sl, lsr #29
 8003d7a:	2b3f      	cmp	r3, #63	@ 0x3f
 8003d7c:	4607      	mov	r7, r0
 8003d7e:	4689      	mov	r9, r1
 8003d80:	6502      	str	r2, [r0, #80]	@ 0x50
 8003d82:	d80b      	bhi.n	8003d9c <SHA256Update+0x44>
 8003d84:	4427      	add	r7, r4
 8003d86:	f107 000c 	add.w	r0, r7, #12
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	eb09 0102 	add.w	r1, r9, r2
 8003d90:	ebc2 020a 	rsb	r2, r2, sl
 8003d94:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d98:	f000 bcc5 	b.w	8004726 <memcpy>
 8003d9c:	f1c4 0640 	rsb	r6, r4, #64	@ 0x40
 8003da0:	4420      	add	r0, r4
 8003da2:	4632      	mov	r2, r6
 8003da4:	f107 0854 	add.w	r8, r7, #84	@ 0x54
 8003da8:	300c      	adds	r0, #12
 8003daa:	370c      	adds	r7, #12
 8003dac:	f000 fcbb 	bl	8004726 <memcpy>
 8003db0:	f1c4 047f 	rsb	r4, r4, #127	@ 0x7f
 8003db4:	4640      	mov	r0, r8
 8003db6:	4639      	mov	r1, r7
 8003db8:	f7ff fd78 	bl	80038ac <SHA256Transform>
 8003dbc:	45a2      	cmp	sl, r4
 8003dbe:	d936      	bls.n	8003e2e <SHA256Update+0xd6>
 8003dc0:	eb09 0406 	add.w	r4, r9, r6
 8003dc4:	e00c      	b.n	8003de0 <SHA256Update+0x88>
 8003dc6:	4621      	mov	r1, r4
 8003dc8:	4640      	mov	r0, r8
 8003dca:	f7ff fd6f 	bl	80038ac <SHA256Transform>
 8003dce:	f106 037f 	add.w	r3, r6, #127	@ 0x7f
 8003dd2:	459a      	cmp	sl, r3
 8003dd4:	f104 0440 	add.w	r4, r4, #64	@ 0x40
 8003dd8:	f106 0240 	add.w	r2, r6, #64	@ 0x40
 8003ddc:	d91e      	bls.n	8003e1c <SHA256Update+0xc4>
 8003dde:	4616      	mov	r6, r2
 8003de0:	07a3      	lsls	r3, r4, #30
 8003de2:	d1f0      	bne.n	8003dc6 <SHA256Update+0x6e>
 8003de4:	4623      	mov	r3, r4
 8003de6:	463d      	mov	r5, r7
 8003de8:	3440      	adds	r4, #64	@ 0x40
 8003dea:	6818      	ldr	r0, [r3, #0]
 8003dec:	6859      	ldr	r1, [r3, #4]
 8003dee:	689a      	ldr	r2, [r3, #8]
 8003df0:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8003df4:	f8c5 e00c 	str.w	lr, [r5, #12]
 8003df8:	3310      	adds	r3, #16
 8003dfa:	42a3      	cmp	r3, r4
 8003dfc:	6028      	str	r0, [r5, #0]
 8003dfe:	6069      	str	r1, [r5, #4]
 8003e00:	60aa      	str	r2, [r5, #8]
 8003e02:	f105 0510 	add.w	r5, r5, #16
 8003e06:	d1f0      	bne.n	8003dea <SHA256Update+0x92>
 8003e08:	4640      	mov	r0, r8
 8003e0a:	4639      	mov	r1, r7
 8003e0c:	f7ff fd4e 	bl	80038ac <SHA256Transform>
 8003e10:	f106 037f 	add.w	r3, r6, #127	@ 0x7f
 8003e14:	459a      	cmp	sl, r3
 8003e16:	f106 0240 	add.w	r2, r6, #64	@ 0x40
 8003e1a:	d8e0      	bhi.n	8003dde <SHA256Update+0x86>
 8003e1c:	eb09 0102 	add.w	r1, r9, r2
 8003e20:	4638      	mov	r0, r7
 8003e22:	ebc2 020a 	rsb	r2, r2, sl
 8003e26:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e2a:	f000 bc7c 	b.w	8004726 <memcpy>
 8003e2e:	4638      	mov	r0, r7
 8003e30:	4632      	mov	r2, r6
 8003e32:	e7ab      	b.n	8003d8c <SHA256Update+0x34>

08003e34 <SHA256_Init>:
 8003e34:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8003e38:	b1f0      	cbz	r0, 8003e78 <SHA256_Init+0x44>
 8003e3a:	f890 8004 	ldrb.w	r8, [r0, #4]
 8003e3e:	4b11      	ldr	r3, [pc, #68]	@ (8003e84 <SHA256_Init+0x50>)
 8003e40:	4f11      	ldr	r7, [pc, #68]	@ (8003e88 <SHA256_Init+0x54>)
 8003e42:	4e12      	ldr	r6, [pc, #72]	@ (8003e8c <SHA256_Init+0x58>)
 8003e44:	4d12      	ldr	r5, [pc, #72]	@ (8003e90 <SHA256_Init+0x5c>)
 8003e46:	4c13      	ldr	r4, [pc, #76]	@ (8003e94 <SHA256_Init+0x60>)
 8003e48:	6543      	str	r3, [r0, #84]	@ 0x54
 8003e4a:	f028 0806 	bic.w	r8, r8, #6
 8003e4e:	2300      	movs	r3, #0
 8003e50:	f8df c04c 	ldr.w	ip, [pc, #76]	@ 8003ea0 <SHA256_Init+0x6c>
 8003e54:	4910      	ldr	r1, [pc, #64]	@ (8003e98 <SHA256_Init+0x64>)
 8003e56:	4a11      	ldr	r2, [pc, #68]	@ (8003e9c <SHA256_Init+0x68>)
 8003e58:	f880 8004 	strb.w	r8, [r0, #4]
 8003e5c:	65c7      	str	r7, [r0, #92]	@ 0x5c
 8003e5e:	6606      	str	r6, [r0, #96]	@ 0x60
 8003e60:	6645      	str	r5, [r0, #100]	@ 0x64
 8003e62:	6684      	str	r4, [r0, #104]	@ 0x68
 8003e64:	f8c0 c058 	str.w	ip, [r0, #88]	@ 0x58
 8003e68:	66c1      	str	r1, [r0, #108]	@ 0x6c
 8003e6a:	6702      	str	r2, [r0, #112]	@ 0x70
 8003e6c:	64c3      	str	r3, [r0, #76]	@ 0x4c
 8003e6e:	6503      	str	r3, [r0, #80]	@ 0x50
 8003e70:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8003e74:	4618      	mov	r0, r3
 8003e76:	4770      	bx	lr
 8003e78:	f640 70a3 	movw	r0, #4003	@ 0xfa3
 8003e7c:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8003e80:	4770      	bx	lr
 8003e82:	bf00      	nop
 8003e84:	6a09e667 	.word	0x6a09e667
 8003e88:	3c6ef372 	.word	0x3c6ef372
 8003e8c:	a54ff53a 	.word	0xa54ff53a
 8003e90:	510e527f 	.word	0x510e527f
 8003e94:	9b05688c 	.word	0x9b05688c
 8003e98:	1f83d9ab 	.word	0x1f83d9ab
 8003e9c:	5be0cd19 	.word	0x5be0cd19
 8003ea0:	bb67ae85 	.word	0xbb67ae85

08003ea4 <SHA256_Append>:
 8003ea4:	b538      	push	{r3, r4, r5, lr}
 8003ea6:	b158      	cbz	r0, 8003ec0 <SHA256_Append+0x1c>
 8003ea8:	b151      	cbz	r1, 8003ec0 <SHA256_Append+0x1c>
 8003eaa:	2a00      	cmp	r2, #0
 8003eac:	db08      	blt.n	8003ec0 <SHA256_Append+0x1c>
 8003eae:	7903      	ldrb	r3, [r0, #4]
 8003eb0:	f003 0304 	and.w	r3, r3, #4
 8003eb4:	f003 04ff 	and.w	r4, r3, #255	@ 0xff
 8003eb8:	b12b      	cbz	r3, 8003ec6 <SHA256_Append+0x22>
 8003eba:	f640 70a1 	movw	r0, #4001	@ 0xfa1
 8003ebe:	bd38      	pop	{r3, r4, r5, pc}
 8003ec0:	f640 70a3 	movw	r0, #4003	@ 0xfa3
 8003ec4:	bd38      	pop	{r3, r4, r5, pc}
 8003ec6:	f7ff ff47 	bl	8003d58 <SHA256Update>
 8003eca:	4620      	mov	r0, r4
 8003ecc:	bd38      	pop	{r3, r4, r5, pc}
 8003ece:	bf00      	nop

08003ed0 <SHA256Final>:
 8003ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ed4:	f8d0 e050 	ldr.w	lr, [r0, #80]	@ 0x50
 8003ed8:	4680      	mov	r8, r0
 8003eda:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
 8003edc:	2400      	movs	r4, #0
 8003ede:	ea44 0600 	orr.w	r6, r4, r0
 8003ee2:	08f2      	lsrs	r2, r6, #3
 8003ee4:	b085      	sub	sp, #20
 8003ee6:	ea42 724e 	orr.w	r2, r2, lr, lsl #29
 8003eea:	ea4f 03de 	mov.w	r3, lr, lsr #3
 8003eee:	263f      	movs	r6, #63	@ 0x3f
 8003ef0:	2700      	movs	r7, #0
 8003ef2:	4016      	ands	r6, r2
 8003ef4:	ea4f 4910 	mov.w	r9, r0, lsr #16
 8003ef8:	401f      	ands	r7, r3
 8003efa:	f8cd 9004 	str.w	r9, [sp, #4]
 8003efe:	2f00      	cmp	r7, #0
 8003f00:	bf08      	it	eq
 8003f02:	2e38      	cmpeq	r6, #56	@ 0x38
 8003f04:	4446      	add	r6, r8
 8003f06:	ea4f 6b1e 	mov.w	fp, lr, lsr #24
 8003f0a:	ea4f 4a1e 	mov.w	sl, lr, lsr #16
 8003f0e:	ea4f 6c10 	mov.w	ip, r0, lsr #24
 8003f12:	f88d e00b 	strb.w	lr, [sp, #11]
 8003f16:	4689      	mov	r9, r1
 8003f18:	ea4f 2e1e 	mov.w	lr, lr, lsr #8
 8003f1c:	f88d 000f 	strb.w	r0, [sp, #15]
 8003f20:	9901      	ldr	r1, [sp, #4]
 8003f22:	f88d b008 	strb.w	fp, [sp, #8]
 8003f26:	ea4f 2010 	mov.w	r0, r0, lsr #8
 8003f2a:	f04f 0380 	mov.w	r3, #128	@ 0x80
 8003f2e:	f88d a009 	strb.w	sl, [sp, #9]
 8003f32:	f88d e00a 	strb.w	lr, [sp, #10]
 8003f36:	f88d c00c 	strb.w	ip, [sp, #12]
 8003f3a:	f88d 100d 	strb.w	r1, [sp, #13]
 8003f3e:	f88d 000e 	strb.w	r0, [sp, #14]
 8003f42:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8003f46:	7333      	strb	r3, [r6, #12]
 8003f48:	d25f      	bcs.n	800400a <SHA256Final+0x13a>
 8003f4a:	2a36      	cmp	r2, #54	@ 0x36
 8003f4c:	dc07      	bgt.n	8003f5e <SHA256Final+0x8e>
 8003f4e:	f102 000d 	add.w	r0, r2, #13
 8003f52:	4621      	mov	r1, r4
 8003f54:	4440      	add	r0, r8
 8003f56:	f1c2 0237 	rsb	r2, r2, #55	@ 0x37
 8003f5a:	f000 fb69 	bl	8004630 <memset>
 8003f5e:	ae02      	add	r6, sp, #8
 8003f60:	4633      	mov	r3, r6
 8003f62:	cb03      	ldmia	r3!, {r0, r1}
 8003f64:	f108 0554 	add.w	r5, r8, #84	@ 0x54
 8003f68:	f108 040c 	add.w	r4, r8, #12
 8003f6c:	f8c8 0044 	str.w	r0, [r8, #68]	@ 0x44
 8003f70:	f8c8 1048 	str.w	r1, [r8, #72]	@ 0x48
 8003f74:	4628      	mov	r0, r5
 8003f76:	4621      	mov	r1, r4
 8003f78:	f7ff fc98 	bl	80038ac <SHA256Transform>
 8003f7c:	f8d8 3054 	ldr.w	r3, [r8, #84]	@ 0x54
 8003f80:	ba1b      	rev	r3, r3
 8003f82:	f8c9 3000 	str.w	r3, [r9]
 8003f86:	f8d8 3058 	ldr.w	r3, [r8, #88]	@ 0x58
 8003f8a:	ba1b      	rev	r3, r3
 8003f8c:	f8c9 3004 	str.w	r3, [r9, #4]
 8003f90:	f8d8 305c 	ldr.w	r3, [r8, #92]	@ 0x5c
 8003f94:	ba1b      	rev	r3, r3
 8003f96:	f8c9 3008 	str.w	r3, [r9, #8]
 8003f9a:	f8d8 3060 	ldr.w	r3, [r8, #96]	@ 0x60
 8003f9e:	ba1b      	rev	r3, r3
 8003fa0:	f8c9 300c 	str.w	r3, [r9, #12]
 8003fa4:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8003fa8:	ba1b      	rev	r3, r3
 8003faa:	f8c9 3010 	str.w	r3, [r9, #16]
 8003fae:	f8d8 3068 	ldr.w	r3, [r8, #104]	@ 0x68
 8003fb2:	ba1b      	rev	r3, r3
 8003fb4:	f8c9 3014 	str.w	r3, [r9, #20]
 8003fb8:	f8d8 306c 	ldr.w	r3, [r8, #108]	@ 0x6c
 8003fbc:	ba1b      	rev	r3, r3
 8003fbe:	f8c9 3018 	str.w	r3, [r9, #24]
 8003fc2:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8003fc6:	ba1b      	rev	r3, r3
 8003fc8:	f8c9 301c 	str.w	r3, [r9, #28]
 8003fcc:	4620      	mov	r0, r4
 8003fce:	2100      	movs	r1, #0
 8003fd0:	2240      	movs	r2, #64	@ 0x40
 8003fd2:	f000 fb2d 	bl	8004630 <memset>
 8003fd6:	4628      	mov	r0, r5
 8003fd8:	2100      	movs	r1, #0
 8003fda:	2220      	movs	r2, #32
 8003fdc:	f000 fb28 	bl	8004630 <memset>
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	f888 304c 	strb.w	r3, [r8, #76]	@ 0x4c
 8003fe6:	f888 304d 	strb.w	r3, [r8, #77]	@ 0x4d
 8003fea:	f888 304e 	strb.w	r3, [r8, #78]	@ 0x4e
 8003fee:	f888 304f 	strb.w	r3, [r8, #79]	@ 0x4f
 8003ff2:	f888 3050 	strb.w	r3, [r8, #80]	@ 0x50
 8003ff6:	f888 3051 	strb.w	r3, [r8, #81]	@ 0x51
 8003ffa:	f888 3052 	strb.w	r3, [r8, #82]	@ 0x52
 8003ffe:	f888 3053 	strb.w	r3, [r8, #83]	@ 0x53
 8004002:	6073      	str	r3, [r6, #4]
 8004004:	b005      	add	sp, #20
 8004006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800400a:	2a3f      	cmp	r2, #63	@ 0x3f
 800400c:	d007      	beq.n	800401e <SHA256Final+0x14e>
 800400e:	f102 000d 	add.w	r0, r2, #13
 8004012:	4621      	mov	r1, r4
 8004014:	4440      	add	r0, r8
 8004016:	f1c2 023f 	rsb	r2, r2, #63	@ 0x3f
 800401a:	f000 fb09 	bl	8004630 <memset>
 800401e:	f108 040c 	add.w	r4, r8, #12
 8004022:	f108 0554 	add.w	r5, r8, #84	@ 0x54
 8004026:	4628      	mov	r0, r5
 8004028:	4621      	mov	r1, r4
 800402a:	f7ff fc3f 	bl	80038ac <SHA256Transform>
 800402e:	ae02      	add	r6, sp, #8
 8004030:	2100      	movs	r1, #0
 8004032:	4620      	mov	r0, r4
 8004034:	2238      	movs	r2, #56	@ 0x38
 8004036:	f000 fafb 	bl	8004630 <memset>
 800403a:	4633      	mov	r3, r6
 800403c:	cb03      	ldmia	r3!, {r0, r1}
 800403e:	e795      	b.n	8003f6c <SHA256Final+0x9c>

08004040 <SHA256_Finish>:
 8004040:	b570      	push	{r4, r5, r6, lr}
 8004042:	460d      	mov	r5, r1
 8004044:	b08a      	sub	sp, #40	@ 0x28
 8004046:	4606      	mov	r6, r0
 8004048:	b148      	cbz	r0, 800405e <SHA256_Finish+0x1e>
 800404a:	b141      	cbz	r1, 800405e <SHA256_Finish+0x1e>
 800404c:	b13a      	cbz	r2, 800405e <SHA256_Finish+0x1e>
 800404e:	6883      	ldr	r3, [r0, #8]
 8004050:	3b01      	subs	r3, #1
 8004052:	2b1f      	cmp	r3, #31
 8004054:	d907      	bls.n	8004066 <SHA256_Finish+0x26>
 8004056:	f640 70a2 	movw	r0, #4002	@ 0xfa2
 800405a:	b00a      	add	sp, #40	@ 0x28
 800405c:	bd70      	pop	{r4, r5, r6, pc}
 800405e:	f640 70a3 	movw	r0, #4003	@ 0xfa3
 8004062:	b00a      	add	sp, #40	@ 0x28
 8004064:	bd70      	pop	{r4, r5, r6, pc}
 8004066:	7903      	ldrb	r3, [r0, #4]
 8004068:	f043 0304 	orr.w	r3, r3, #4
 800406c:	7103      	strb	r3, [r0, #4]
 800406e:	a902      	add	r1, sp, #8
 8004070:	9201      	str	r2, [sp, #4]
 8004072:	f7ff ff2d 	bl	8003ed0 <SHA256Final>
 8004076:	68b4      	ldr	r4, [r6, #8]
 8004078:	9a01      	ldr	r2, [sp, #4]
 800407a:	2c00      	cmp	r4, #0
 800407c:	dd07      	ble.n	800408e <SHA256_Finish+0x4e>
 800407e:	2300      	movs	r3, #0
 8004080:	a902      	add	r1, sp, #8
 8004082:	5ccc      	ldrb	r4, [r1, r3]
 8004084:	54ec      	strb	r4, [r5, r3]
 8004086:	68b4      	ldr	r4, [r6, #8]
 8004088:	3301      	adds	r3, #1
 800408a:	42a3      	cmp	r3, r4
 800408c:	dbf8      	blt.n	8004080 <SHA256_Finish+0x40>
 800408e:	6014      	str	r4, [r2, #0]
 8004090:	2000      	movs	r0, #0
 8004092:	e7e6      	b.n	8004062 <SHA256_Finish+0x22>

08004094 <std>:
 8004094:	2300      	movs	r3, #0
 8004096:	b510      	push	{r4, lr}
 8004098:	4604      	mov	r4, r0
 800409a:	e9c0 3300 	strd	r3, r3, [r0]
 800409e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80040a2:	6083      	str	r3, [r0, #8]
 80040a4:	8181      	strh	r1, [r0, #12]
 80040a6:	6643      	str	r3, [r0, #100]	@ 0x64
 80040a8:	81c2      	strh	r2, [r0, #14]
 80040aa:	6183      	str	r3, [r0, #24]
 80040ac:	4619      	mov	r1, r3
 80040ae:	2208      	movs	r2, #8
 80040b0:	305c      	adds	r0, #92	@ 0x5c
 80040b2:	f000 fabd 	bl	8004630 <memset>
 80040b6:	4b0d      	ldr	r3, [pc, #52]	@ (80040ec <std+0x58>)
 80040b8:	6263      	str	r3, [r4, #36]	@ 0x24
 80040ba:	4b0d      	ldr	r3, [pc, #52]	@ (80040f0 <std+0x5c>)
 80040bc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80040be:	4b0d      	ldr	r3, [pc, #52]	@ (80040f4 <std+0x60>)
 80040c0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80040c2:	4b0d      	ldr	r3, [pc, #52]	@ (80040f8 <std+0x64>)
 80040c4:	6323      	str	r3, [r4, #48]	@ 0x30
 80040c6:	4b0d      	ldr	r3, [pc, #52]	@ (80040fc <std+0x68>)
 80040c8:	6224      	str	r4, [r4, #32]
 80040ca:	429c      	cmp	r4, r3
 80040cc:	d006      	beq.n	80040dc <std+0x48>
 80040ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80040d2:	4294      	cmp	r4, r2
 80040d4:	d002      	beq.n	80040dc <std+0x48>
 80040d6:	33d0      	adds	r3, #208	@ 0xd0
 80040d8:	429c      	cmp	r4, r3
 80040da:	d105      	bne.n	80040e8 <std+0x54>
 80040dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80040e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040e4:	f000 bb1c 	b.w	8004720 <__retarget_lock_init_recursive>
 80040e8:	bd10      	pop	{r4, pc}
 80040ea:	bf00      	nop
 80040ec:	08004461 	.word	0x08004461
 80040f0:	08004483 	.word	0x08004483
 80040f4:	080044bb 	.word	0x080044bb
 80040f8:	080044df 	.word	0x080044df
 80040fc:	200001d4 	.word	0x200001d4

08004100 <stdio_exit_handler>:
 8004100:	4a02      	ldr	r2, [pc, #8]	@ (800410c <stdio_exit_handler+0xc>)
 8004102:	4903      	ldr	r1, [pc, #12]	@ (8004110 <stdio_exit_handler+0x10>)
 8004104:	4803      	ldr	r0, [pc, #12]	@ (8004114 <stdio_exit_handler+0x14>)
 8004106:	f000 b869 	b.w	80041dc <_fwalk_sglue>
 800410a:	bf00      	nop
 800410c:	2000000c 	.word	0x2000000c
 8004110:	08004fdd 	.word	0x08004fdd
 8004114:	2000001c 	.word	0x2000001c

08004118 <cleanup_stdio>:
 8004118:	6841      	ldr	r1, [r0, #4]
 800411a:	4b0c      	ldr	r3, [pc, #48]	@ (800414c <cleanup_stdio+0x34>)
 800411c:	4299      	cmp	r1, r3
 800411e:	b510      	push	{r4, lr}
 8004120:	4604      	mov	r4, r0
 8004122:	d001      	beq.n	8004128 <cleanup_stdio+0x10>
 8004124:	f000 ff5a 	bl	8004fdc <_fflush_r>
 8004128:	68a1      	ldr	r1, [r4, #8]
 800412a:	4b09      	ldr	r3, [pc, #36]	@ (8004150 <cleanup_stdio+0x38>)
 800412c:	4299      	cmp	r1, r3
 800412e:	d002      	beq.n	8004136 <cleanup_stdio+0x1e>
 8004130:	4620      	mov	r0, r4
 8004132:	f000 ff53 	bl	8004fdc <_fflush_r>
 8004136:	68e1      	ldr	r1, [r4, #12]
 8004138:	4b06      	ldr	r3, [pc, #24]	@ (8004154 <cleanup_stdio+0x3c>)
 800413a:	4299      	cmp	r1, r3
 800413c:	d004      	beq.n	8004148 <cleanup_stdio+0x30>
 800413e:	4620      	mov	r0, r4
 8004140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004144:	f000 bf4a 	b.w	8004fdc <_fflush_r>
 8004148:	bd10      	pop	{r4, pc}
 800414a:	bf00      	nop
 800414c:	200001d4 	.word	0x200001d4
 8004150:	2000023c 	.word	0x2000023c
 8004154:	200002a4 	.word	0x200002a4

08004158 <global_stdio_init.part.0>:
 8004158:	b510      	push	{r4, lr}
 800415a:	4b0b      	ldr	r3, [pc, #44]	@ (8004188 <global_stdio_init.part.0+0x30>)
 800415c:	4c0b      	ldr	r4, [pc, #44]	@ (800418c <global_stdio_init.part.0+0x34>)
 800415e:	4a0c      	ldr	r2, [pc, #48]	@ (8004190 <global_stdio_init.part.0+0x38>)
 8004160:	601a      	str	r2, [r3, #0]
 8004162:	4620      	mov	r0, r4
 8004164:	2200      	movs	r2, #0
 8004166:	2104      	movs	r1, #4
 8004168:	f7ff ff94 	bl	8004094 <std>
 800416c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004170:	2201      	movs	r2, #1
 8004172:	2109      	movs	r1, #9
 8004174:	f7ff ff8e 	bl	8004094 <std>
 8004178:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800417c:	2202      	movs	r2, #2
 800417e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004182:	2112      	movs	r1, #18
 8004184:	f7ff bf86 	b.w	8004094 <std>
 8004188:	2000030c 	.word	0x2000030c
 800418c:	200001d4 	.word	0x200001d4
 8004190:	08004101 	.word	0x08004101

08004194 <__sfp_lock_acquire>:
 8004194:	4801      	ldr	r0, [pc, #4]	@ (800419c <__sfp_lock_acquire+0x8>)
 8004196:	f000 bac4 	b.w	8004722 <__retarget_lock_acquire_recursive>
 800419a:	bf00      	nop
 800419c:	20000315 	.word	0x20000315

080041a0 <__sfp_lock_release>:
 80041a0:	4801      	ldr	r0, [pc, #4]	@ (80041a8 <__sfp_lock_release+0x8>)
 80041a2:	f000 babf 	b.w	8004724 <__retarget_lock_release_recursive>
 80041a6:	bf00      	nop
 80041a8:	20000315 	.word	0x20000315

080041ac <__sinit>:
 80041ac:	b510      	push	{r4, lr}
 80041ae:	4604      	mov	r4, r0
 80041b0:	f7ff fff0 	bl	8004194 <__sfp_lock_acquire>
 80041b4:	6a23      	ldr	r3, [r4, #32]
 80041b6:	b11b      	cbz	r3, 80041c0 <__sinit+0x14>
 80041b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041bc:	f7ff bff0 	b.w	80041a0 <__sfp_lock_release>
 80041c0:	4b04      	ldr	r3, [pc, #16]	@ (80041d4 <__sinit+0x28>)
 80041c2:	6223      	str	r3, [r4, #32]
 80041c4:	4b04      	ldr	r3, [pc, #16]	@ (80041d8 <__sinit+0x2c>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1f5      	bne.n	80041b8 <__sinit+0xc>
 80041cc:	f7ff ffc4 	bl	8004158 <global_stdio_init.part.0>
 80041d0:	e7f2      	b.n	80041b8 <__sinit+0xc>
 80041d2:	bf00      	nop
 80041d4:	08004119 	.word	0x08004119
 80041d8:	2000030c 	.word	0x2000030c

080041dc <_fwalk_sglue>:
 80041dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041e0:	4607      	mov	r7, r0
 80041e2:	4688      	mov	r8, r1
 80041e4:	4614      	mov	r4, r2
 80041e6:	2600      	movs	r6, #0
 80041e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80041ec:	f1b9 0901 	subs.w	r9, r9, #1
 80041f0:	d505      	bpl.n	80041fe <_fwalk_sglue+0x22>
 80041f2:	6824      	ldr	r4, [r4, #0]
 80041f4:	2c00      	cmp	r4, #0
 80041f6:	d1f7      	bne.n	80041e8 <_fwalk_sglue+0xc>
 80041f8:	4630      	mov	r0, r6
 80041fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041fe:	89ab      	ldrh	r3, [r5, #12]
 8004200:	2b01      	cmp	r3, #1
 8004202:	d907      	bls.n	8004214 <_fwalk_sglue+0x38>
 8004204:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004208:	3301      	adds	r3, #1
 800420a:	d003      	beq.n	8004214 <_fwalk_sglue+0x38>
 800420c:	4629      	mov	r1, r5
 800420e:	4638      	mov	r0, r7
 8004210:	47c0      	blx	r8
 8004212:	4306      	orrs	r6, r0
 8004214:	3568      	adds	r5, #104	@ 0x68
 8004216:	e7e9      	b.n	80041ec <_fwalk_sglue+0x10>

08004218 <iprintf>:
 8004218:	b40f      	push	{r0, r1, r2, r3}
 800421a:	b507      	push	{r0, r1, r2, lr}
 800421c:	4906      	ldr	r1, [pc, #24]	@ (8004238 <iprintf+0x20>)
 800421e:	ab04      	add	r3, sp, #16
 8004220:	6808      	ldr	r0, [r1, #0]
 8004222:	f853 2b04 	ldr.w	r2, [r3], #4
 8004226:	6881      	ldr	r1, [r0, #8]
 8004228:	9301      	str	r3, [sp, #4]
 800422a:	f000 fbb3 	bl	8004994 <_vfiprintf_r>
 800422e:	b003      	add	sp, #12
 8004230:	f85d eb04 	ldr.w	lr, [sp], #4
 8004234:	b004      	add	sp, #16
 8004236:	4770      	bx	lr
 8004238:	20000018 	.word	0x20000018

0800423c <_puts_r>:
 800423c:	6a03      	ldr	r3, [r0, #32]
 800423e:	b570      	push	{r4, r5, r6, lr}
 8004240:	6884      	ldr	r4, [r0, #8]
 8004242:	4605      	mov	r5, r0
 8004244:	460e      	mov	r6, r1
 8004246:	b90b      	cbnz	r3, 800424c <_puts_r+0x10>
 8004248:	f7ff ffb0 	bl	80041ac <__sinit>
 800424c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800424e:	07db      	lsls	r3, r3, #31
 8004250:	d405      	bmi.n	800425e <_puts_r+0x22>
 8004252:	89a3      	ldrh	r3, [r4, #12]
 8004254:	0598      	lsls	r0, r3, #22
 8004256:	d402      	bmi.n	800425e <_puts_r+0x22>
 8004258:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800425a:	f000 fa62 	bl	8004722 <__retarget_lock_acquire_recursive>
 800425e:	89a3      	ldrh	r3, [r4, #12]
 8004260:	0719      	lsls	r1, r3, #28
 8004262:	d502      	bpl.n	800426a <_puts_r+0x2e>
 8004264:	6923      	ldr	r3, [r4, #16]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d135      	bne.n	80042d6 <_puts_r+0x9a>
 800426a:	4621      	mov	r1, r4
 800426c:	4628      	mov	r0, r5
 800426e:	f000 f979 	bl	8004564 <__swsetup_r>
 8004272:	b380      	cbz	r0, 80042d6 <_puts_r+0x9a>
 8004274:	f04f 35ff 	mov.w	r5, #4294967295
 8004278:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800427a:	07da      	lsls	r2, r3, #31
 800427c:	d405      	bmi.n	800428a <_puts_r+0x4e>
 800427e:	89a3      	ldrh	r3, [r4, #12]
 8004280:	059b      	lsls	r3, r3, #22
 8004282:	d402      	bmi.n	800428a <_puts_r+0x4e>
 8004284:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004286:	f000 fa4d 	bl	8004724 <__retarget_lock_release_recursive>
 800428a:	4628      	mov	r0, r5
 800428c:	bd70      	pop	{r4, r5, r6, pc}
 800428e:	2b00      	cmp	r3, #0
 8004290:	da04      	bge.n	800429c <_puts_r+0x60>
 8004292:	69a2      	ldr	r2, [r4, #24]
 8004294:	429a      	cmp	r2, r3
 8004296:	dc17      	bgt.n	80042c8 <_puts_r+0x8c>
 8004298:	290a      	cmp	r1, #10
 800429a:	d015      	beq.n	80042c8 <_puts_r+0x8c>
 800429c:	6823      	ldr	r3, [r4, #0]
 800429e:	1c5a      	adds	r2, r3, #1
 80042a0:	6022      	str	r2, [r4, #0]
 80042a2:	7019      	strb	r1, [r3, #0]
 80042a4:	68a3      	ldr	r3, [r4, #8]
 80042a6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80042aa:	3b01      	subs	r3, #1
 80042ac:	60a3      	str	r3, [r4, #8]
 80042ae:	2900      	cmp	r1, #0
 80042b0:	d1ed      	bne.n	800428e <_puts_r+0x52>
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	da11      	bge.n	80042da <_puts_r+0x9e>
 80042b6:	4622      	mov	r2, r4
 80042b8:	210a      	movs	r1, #10
 80042ba:	4628      	mov	r0, r5
 80042bc:	f000 f913 	bl	80044e6 <__swbuf_r>
 80042c0:	3001      	adds	r0, #1
 80042c2:	d0d7      	beq.n	8004274 <_puts_r+0x38>
 80042c4:	250a      	movs	r5, #10
 80042c6:	e7d7      	b.n	8004278 <_puts_r+0x3c>
 80042c8:	4622      	mov	r2, r4
 80042ca:	4628      	mov	r0, r5
 80042cc:	f000 f90b 	bl	80044e6 <__swbuf_r>
 80042d0:	3001      	adds	r0, #1
 80042d2:	d1e7      	bne.n	80042a4 <_puts_r+0x68>
 80042d4:	e7ce      	b.n	8004274 <_puts_r+0x38>
 80042d6:	3e01      	subs	r6, #1
 80042d8:	e7e4      	b.n	80042a4 <_puts_r+0x68>
 80042da:	6823      	ldr	r3, [r4, #0]
 80042dc:	1c5a      	adds	r2, r3, #1
 80042de:	6022      	str	r2, [r4, #0]
 80042e0:	220a      	movs	r2, #10
 80042e2:	701a      	strb	r2, [r3, #0]
 80042e4:	e7ee      	b.n	80042c4 <_puts_r+0x88>
	...

080042e8 <puts>:
 80042e8:	4b02      	ldr	r3, [pc, #8]	@ (80042f4 <puts+0xc>)
 80042ea:	4601      	mov	r1, r0
 80042ec:	6818      	ldr	r0, [r3, #0]
 80042ee:	f7ff bfa5 	b.w	800423c <_puts_r>
 80042f2:	bf00      	nop
 80042f4:	20000018 	.word	0x20000018

080042f8 <setvbuf>:
 80042f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80042fc:	461d      	mov	r5, r3
 80042fe:	4b57      	ldr	r3, [pc, #348]	@ (800445c <setvbuf+0x164>)
 8004300:	681f      	ldr	r7, [r3, #0]
 8004302:	4604      	mov	r4, r0
 8004304:	460e      	mov	r6, r1
 8004306:	4690      	mov	r8, r2
 8004308:	b127      	cbz	r7, 8004314 <setvbuf+0x1c>
 800430a:	6a3b      	ldr	r3, [r7, #32]
 800430c:	b913      	cbnz	r3, 8004314 <setvbuf+0x1c>
 800430e:	4638      	mov	r0, r7
 8004310:	f7ff ff4c 	bl	80041ac <__sinit>
 8004314:	f1b8 0f02 	cmp.w	r8, #2
 8004318:	d006      	beq.n	8004328 <setvbuf+0x30>
 800431a:	f1b8 0f01 	cmp.w	r8, #1
 800431e:	f200 809a 	bhi.w	8004456 <setvbuf+0x15e>
 8004322:	2d00      	cmp	r5, #0
 8004324:	f2c0 8097 	blt.w	8004456 <setvbuf+0x15e>
 8004328:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800432a:	07d9      	lsls	r1, r3, #31
 800432c:	d405      	bmi.n	800433a <setvbuf+0x42>
 800432e:	89a3      	ldrh	r3, [r4, #12]
 8004330:	059a      	lsls	r2, r3, #22
 8004332:	d402      	bmi.n	800433a <setvbuf+0x42>
 8004334:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004336:	f000 f9f4 	bl	8004722 <__retarget_lock_acquire_recursive>
 800433a:	4621      	mov	r1, r4
 800433c:	4638      	mov	r0, r7
 800433e:	f000 fe4d 	bl	8004fdc <_fflush_r>
 8004342:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004344:	b141      	cbz	r1, 8004358 <setvbuf+0x60>
 8004346:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800434a:	4299      	cmp	r1, r3
 800434c:	d002      	beq.n	8004354 <setvbuf+0x5c>
 800434e:	4638      	mov	r0, r7
 8004350:	f000 f9f8 	bl	8004744 <_free_r>
 8004354:	2300      	movs	r3, #0
 8004356:	6363      	str	r3, [r4, #52]	@ 0x34
 8004358:	2300      	movs	r3, #0
 800435a:	61a3      	str	r3, [r4, #24]
 800435c:	6063      	str	r3, [r4, #4]
 800435e:	89a3      	ldrh	r3, [r4, #12]
 8004360:	061b      	lsls	r3, r3, #24
 8004362:	d503      	bpl.n	800436c <setvbuf+0x74>
 8004364:	6921      	ldr	r1, [r4, #16]
 8004366:	4638      	mov	r0, r7
 8004368:	f000 f9ec 	bl	8004744 <_free_r>
 800436c:	89a3      	ldrh	r3, [r4, #12]
 800436e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8004372:	f023 0303 	bic.w	r3, r3, #3
 8004376:	f1b8 0f02 	cmp.w	r8, #2
 800437a:	81a3      	strh	r3, [r4, #12]
 800437c:	d061      	beq.n	8004442 <setvbuf+0x14a>
 800437e:	ab01      	add	r3, sp, #4
 8004380:	466a      	mov	r2, sp
 8004382:	4621      	mov	r1, r4
 8004384:	4638      	mov	r0, r7
 8004386:	f000 fe51 	bl	800502c <__swhatbuf_r>
 800438a:	89a3      	ldrh	r3, [r4, #12]
 800438c:	4318      	orrs	r0, r3
 800438e:	81a0      	strh	r0, [r4, #12]
 8004390:	bb2d      	cbnz	r5, 80043de <setvbuf+0xe6>
 8004392:	9d00      	ldr	r5, [sp, #0]
 8004394:	4628      	mov	r0, r5
 8004396:	f000 fa1f 	bl	80047d8 <malloc>
 800439a:	4606      	mov	r6, r0
 800439c:	2800      	cmp	r0, #0
 800439e:	d152      	bne.n	8004446 <setvbuf+0x14e>
 80043a0:	f8dd 9000 	ldr.w	r9, [sp]
 80043a4:	45a9      	cmp	r9, r5
 80043a6:	d140      	bne.n	800442a <setvbuf+0x132>
 80043a8:	f04f 35ff 	mov.w	r5, #4294967295
 80043ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043b0:	f043 0202 	orr.w	r2, r3, #2
 80043b4:	81a2      	strh	r2, [r4, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	60a2      	str	r2, [r4, #8]
 80043ba:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80043be:	6022      	str	r2, [r4, #0]
 80043c0:	6122      	str	r2, [r4, #16]
 80043c2:	2201      	movs	r2, #1
 80043c4:	6162      	str	r2, [r4, #20]
 80043c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80043c8:	07d6      	lsls	r6, r2, #31
 80043ca:	d404      	bmi.n	80043d6 <setvbuf+0xde>
 80043cc:	0598      	lsls	r0, r3, #22
 80043ce:	d402      	bmi.n	80043d6 <setvbuf+0xde>
 80043d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80043d2:	f000 f9a7 	bl	8004724 <__retarget_lock_release_recursive>
 80043d6:	4628      	mov	r0, r5
 80043d8:	b003      	add	sp, #12
 80043da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80043de:	2e00      	cmp	r6, #0
 80043e0:	d0d8      	beq.n	8004394 <setvbuf+0x9c>
 80043e2:	6a3b      	ldr	r3, [r7, #32]
 80043e4:	b913      	cbnz	r3, 80043ec <setvbuf+0xf4>
 80043e6:	4638      	mov	r0, r7
 80043e8:	f7ff fee0 	bl	80041ac <__sinit>
 80043ec:	f1b8 0f01 	cmp.w	r8, #1
 80043f0:	bf08      	it	eq
 80043f2:	89a3      	ldrheq	r3, [r4, #12]
 80043f4:	6026      	str	r6, [r4, #0]
 80043f6:	bf04      	itt	eq
 80043f8:	f043 0301 	orreq.w	r3, r3, #1
 80043fc:	81a3      	strheq	r3, [r4, #12]
 80043fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004402:	f013 0208 	ands.w	r2, r3, #8
 8004406:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800440a:	d01e      	beq.n	800444a <setvbuf+0x152>
 800440c:	07d9      	lsls	r1, r3, #31
 800440e:	bf41      	itttt	mi
 8004410:	2200      	movmi	r2, #0
 8004412:	426d      	negmi	r5, r5
 8004414:	60a2      	strmi	r2, [r4, #8]
 8004416:	61a5      	strmi	r5, [r4, #24]
 8004418:	bf58      	it	pl
 800441a:	60a5      	strpl	r5, [r4, #8]
 800441c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800441e:	07d2      	lsls	r2, r2, #31
 8004420:	d401      	bmi.n	8004426 <setvbuf+0x12e>
 8004422:	059b      	lsls	r3, r3, #22
 8004424:	d513      	bpl.n	800444e <setvbuf+0x156>
 8004426:	2500      	movs	r5, #0
 8004428:	e7d5      	b.n	80043d6 <setvbuf+0xde>
 800442a:	4648      	mov	r0, r9
 800442c:	f000 f9d4 	bl	80047d8 <malloc>
 8004430:	4606      	mov	r6, r0
 8004432:	2800      	cmp	r0, #0
 8004434:	d0b8      	beq.n	80043a8 <setvbuf+0xb0>
 8004436:	89a3      	ldrh	r3, [r4, #12]
 8004438:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800443c:	81a3      	strh	r3, [r4, #12]
 800443e:	464d      	mov	r5, r9
 8004440:	e7cf      	b.n	80043e2 <setvbuf+0xea>
 8004442:	2500      	movs	r5, #0
 8004444:	e7b2      	b.n	80043ac <setvbuf+0xb4>
 8004446:	46a9      	mov	r9, r5
 8004448:	e7f5      	b.n	8004436 <setvbuf+0x13e>
 800444a:	60a2      	str	r2, [r4, #8]
 800444c:	e7e6      	b.n	800441c <setvbuf+0x124>
 800444e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004450:	f000 f968 	bl	8004724 <__retarget_lock_release_recursive>
 8004454:	e7e7      	b.n	8004426 <setvbuf+0x12e>
 8004456:	f04f 35ff 	mov.w	r5, #4294967295
 800445a:	e7bc      	b.n	80043d6 <setvbuf+0xde>
 800445c:	20000018 	.word	0x20000018

08004460 <__sread>:
 8004460:	b510      	push	{r4, lr}
 8004462:	460c      	mov	r4, r1
 8004464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004468:	f000 f90c 	bl	8004684 <_read_r>
 800446c:	2800      	cmp	r0, #0
 800446e:	bfab      	itete	ge
 8004470:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004472:	89a3      	ldrhlt	r3, [r4, #12]
 8004474:	181b      	addge	r3, r3, r0
 8004476:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800447a:	bfac      	ite	ge
 800447c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800447e:	81a3      	strhlt	r3, [r4, #12]
 8004480:	bd10      	pop	{r4, pc}

08004482 <__swrite>:
 8004482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004486:	461f      	mov	r7, r3
 8004488:	898b      	ldrh	r3, [r1, #12]
 800448a:	05db      	lsls	r3, r3, #23
 800448c:	4605      	mov	r5, r0
 800448e:	460c      	mov	r4, r1
 8004490:	4616      	mov	r6, r2
 8004492:	d505      	bpl.n	80044a0 <__swrite+0x1e>
 8004494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004498:	2302      	movs	r3, #2
 800449a:	2200      	movs	r2, #0
 800449c:	f000 f8e0 	bl	8004660 <_lseek_r>
 80044a0:	89a3      	ldrh	r3, [r4, #12]
 80044a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044aa:	81a3      	strh	r3, [r4, #12]
 80044ac:	4632      	mov	r2, r6
 80044ae:	463b      	mov	r3, r7
 80044b0:	4628      	mov	r0, r5
 80044b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80044b6:	f000 b8f7 	b.w	80046a8 <_write_r>

080044ba <__sseek>:
 80044ba:	b510      	push	{r4, lr}
 80044bc:	460c      	mov	r4, r1
 80044be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044c2:	f000 f8cd 	bl	8004660 <_lseek_r>
 80044c6:	1c43      	adds	r3, r0, #1
 80044c8:	89a3      	ldrh	r3, [r4, #12]
 80044ca:	bf15      	itete	ne
 80044cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80044ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80044d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80044d6:	81a3      	strheq	r3, [r4, #12]
 80044d8:	bf18      	it	ne
 80044da:	81a3      	strhne	r3, [r4, #12]
 80044dc:	bd10      	pop	{r4, pc}

080044de <__sclose>:
 80044de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044e2:	f000 b8ad 	b.w	8004640 <_close_r>

080044e6 <__swbuf_r>:
 80044e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044e8:	460e      	mov	r6, r1
 80044ea:	4614      	mov	r4, r2
 80044ec:	4605      	mov	r5, r0
 80044ee:	b118      	cbz	r0, 80044f8 <__swbuf_r+0x12>
 80044f0:	6a03      	ldr	r3, [r0, #32]
 80044f2:	b90b      	cbnz	r3, 80044f8 <__swbuf_r+0x12>
 80044f4:	f7ff fe5a 	bl	80041ac <__sinit>
 80044f8:	69a3      	ldr	r3, [r4, #24]
 80044fa:	60a3      	str	r3, [r4, #8]
 80044fc:	89a3      	ldrh	r3, [r4, #12]
 80044fe:	071a      	lsls	r2, r3, #28
 8004500:	d501      	bpl.n	8004506 <__swbuf_r+0x20>
 8004502:	6923      	ldr	r3, [r4, #16]
 8004504:	b943      	cbnz	r3, 8004518 <__swbuf_r+0x32>
 8004506:	4621      	mov	r1, r4
 8004508:	4628      	mov	r0, r5
 800450a:	f000 f82b 	bl	8004564 <__swsetup_r>
 800450e:	b118      	cbz	r0, 8004518 <__swbuf_r+0x32>
 8004510:	f04f 37ff 	mov.w	r7, #4294967295
 8004514:	4638      	mov	r0, r7
 8004516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004518:	6823      	ldr	r3, [r4, #0]
 800451a:	6922      	ldr	r2, [r4, #16]
 800451c:	1a98      	subs	r0, r3, r2
 800451e:	6963      	ldr	r3, [r4, #20]
 8004520:	b2f6      	uxtb	r6, r6
 8004522:	4283      	cmp	r3, r0
 8004524:	4637      	mov	r7, r6
 8004526:	dc05      	bgt.n	8004534 <__swbuf_r+0x4e>
 8004528:	4621      	mov	r1, r4
 800452a:	4628      	mov	r0, r5
 800452c:	f000 fd56 	bl	8004fdc <_fflush_r>
 8004530:	2800      	cmp	r0, #0
 8004532:	d1ed      	bne.n	8004510 <__swbuf_r+0x2a>
 8004534:	68a3      	ldr	r3, [r4, #8]
 8004536:	3b01      	subs	r3, #1
 8004538:	60a3      	str	r3, [r4, #8]
 800453a:	6823      	ldr	r3, [r4, #0]
 800453c:	1c5a      	adds	r2, r3, #1
 800453e:	6022      	str	r2, [r4, #0]
 8004540:	701e      	strb	r6, [r3, #0]
 8004542:	6962      	ldr	r2, [r4, #20]
 8004544:	1c43      	adds	r3, r0, #1
 8004546:	429a      	cmp	r2, r3
 8004548:	d004      	beq.n	8004554 <__swbuf_r+0x6e>
 800454a:	89a3      	ldrh	r3, [r4, #12]
 800454c:	07db      	lsls	r3, r3, #31
 800454e:	d5e1      	bpl.n	8004514 <__swbuf_r+0x2e>
 8004550:	2e0a      	cmp	r6, #10
 8004552:	d1df      	bne.n	8004514 <__swbuf_r+0x2e>
 8004554:	4621      	mov	r1, r4
 8004556:	4628      	mov	r0, r5
 8004558:	f000 fd40 	bl	8004fdc <_fflush_r>
 800455c:	2800      	cmp	r0, #0
 800455e:	d0d9      	beq.n	8004514 <__swbuf_r+0x2e>
 8004560:	e7d6      	b.n	8004510 <__swbuf_r+0x2a>
	...

08004564 <__swsetup_r>:
 8004564:	b538      	push	{r3, r4, r5, lr}
 8004566:	4b29      	ldr	r3, [pc, #164]	@ (800460c <__swsetup_r+0xa8>)
 8004568:	4605      	mov	r5, r0
 800456a:	6818      	ldr	r0, [r3, #0]
 800456c:	460c      	mov	r4, r1
 800456e:	b118      	cbz	r0, 8004578 <__swsetup_r+0x14>
 8004570:	6a03      	ldr	r3, [r0, #32]
 8004572:	b90b      	cbnz	r3, 8004578 <__swsetup_r+0x14>
 8004574:	f7ff fe1a 	bl	80041ac <__sinit>
 8004578:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800457c:	0719      	lsls	r1, r3, #28
 800457e:	d422      	bmi.n	80045c6 <__swsetup_r+0x62>
 8004580:	06da      	lsls	r2, r3, #27
 8004582:	d407      	bmi.n	8004594 <__swsetup_r+0x30>
 8004584:	2209      	movs	r2, #9
 8004586:	602a      	str	r2, [r5, #0]
 8004588:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800458c:	81a3      	strh	r3, [r4, #12]
 800458e:	f04f 30ff 	mov.w	r0, #4294967295
 8004592:	e033      	b.n	80045fc <__swsetup_r+0x98>
 8004594:	0758      	lsls	r0, r3, #29
 8004596:	d512      	bpl.n	80045be <__swsetup_r+0x5a>
 8004598:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800459a:	b141      	cbz	r1, 80045ae <__swsetup_r+0x4a>
 800459c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80045a0:	4299      	cmp	r1, r3
 80045a2:	d002      	beq.n	80045aa <__swsetup_r+0x46>
 80045a4:	4628      	mov	r0, r5
 80045a6:	f000 f8cd 	bl	8004744 <_free_r>
 80045aa:	2300      	movs	r3, #0
 80045ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80045ae:	89a3      	ldrh	r3, [r4, #12]
 80045b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80045b4:	81a3      	strh	r3, [r4, #12]
 80045b6:	2300      	movs	r3, #0
 80045b8:	6063      	str	r3, [r4, #4]
 80045ba:	6923      	ldr	r3, [r4, #16]
 80045bc:	6023      	str	r3, [r4, #0]
 80045be:	89a3      	ldrh	r3, [r4, #12]
 80045c0:	f043 0308 	orr.w	r3, r3, #8
 80045c4:	81a3      	strh	r3, [r4, #12]
 80045c6:	6923      	ldr	r3, [r4, #16]
 80045c8:	b94b      	cbnz	r3, 80045de <__swsetup_r+0x7a>
 80045ca:	89a3      	ldrh	r3, [r4, #12]
 80045cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80045d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045d4:	d003      	beq.n	80045de <__swsetup_r+0x7a>
 80045d6:	4621      	mov	r1, r4
 80045d8:	4628      	mov	r0, r5
 80045da:	f000 fd4d 	bl	8005078 <__smakebuf_r>
 80045de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045e2:	f013 0201 	ands.w	r2, r3, #1
 80045e6:	d00a      	beq.n	80045fe <__swsetup_r+0x9a>
 80045e8:	2200      	movs	r2, #0
 80045ea:	60a2      	str	r2, [r4, #8]
 80045ec:	6962      	ldr	r2, [r4, #20]
 80045ee:	4252      	negs	r2, r2
 80045f0:	61a2      	str	r2, [r4, #24]
 80045f2:	6922      	ldr	r2, [r4, #16]
 80045f4:	b942      	cbnz	r2, 8004608 <__swsetup_r+0xa4>
 80045f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80045fa:	d1c5      	bne.n	8004588 <__swsetup_r+0x24>
 80045fc:	bd38      	pop	{r3, r4, r5, pc}
 80045fe:	0799      	lsls	r1, r3, #30
 8004600:	bf58      	it	pl
 8004602:	6962      	ldrpl	r2, [r4, #20]
 8004604:	60a2      	str	r2, [r4, #8]
 8004606:	e7f4      	b.n	80045f2 <__swsetup_r+0x8e>
 8004608:	2000      	movs	r0, #0
 800460a:	e7f7      	b.n	80045fc <__swsetup_r+0x98>
 800460c:	20000018 	.word	0x20000018

08004610 <memcmp>:
 8004610:	b510      	push	{r4, lr}
 8004612:	3901      	subs	r1, #1
 8004614:	4402      	add	r2, r0
 8004616:	4290      	cmp	r0, r2
 8004618:	d101      	bne.n	800461e <memcmp+0xe>
 800461a:	2000      	movs	r0, #0
 800461c:	e005      	b.n	800462a <memcmp+0x1a>
 800461e:	7803      	ldrb	r3, [r0, #0]
 8004620:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004624:	42a3      	cmp	r3, r4
 8004626:	d001      	beq.n	800462c <memcmp+0x1c>
 8004628:	1b18      	subs	r0, r3, r4
 800462a:	bd10      	pop	{r4, pc}
 800462c:	3001      	adds	r0, #1
 800462e:	e7f2      	b.n	8004616 <memcmp+0x6>

08004630 <memset>:
 8004630:	4402      	add	r2, r0
 8004632:	4603      	mov	r3, r0
 8004634:	4293      	cmp	r3, r2
 8004636:	d100      	bne.n	800463a <memset+0xa>
 8004638:	4770      	bx	lr
 800463a:	f803 1b01 	strb.w	r1, [r3], #1
 800463e:	e7f9      	b.n	8004634 <memset+0x4>

08004640 <_close_r>:
 8004640:	b538      	push	{r3, r4, r5, lr}
 8004642:	4d06      	ldr	r5, [pc, #24]	@ (800465c <_close_r+0x1c>)
 8004644:	2300      	movs	r3, #0
 8004646:	4604      	mov	r4, r0
 8004648:	4608      	mov	r0, r1
 800464a:	602b      	str	r3, [r5, #0]
 800464c:	f7fc fb5d 	bl	8000d0a <_close>
 8004650:	1c43      	adds	r3, r0, #1
 8004652:	d102      	bne.n	800465a <_close_r+0x1a>
 8004654:	682b      	ldr	r3, [r5, #0]
 8004656:	b103      	cbz	r3, 800465a <_close_r+0x1a>
 8004658:	6023      	str	r3, [r4, #0]
 800465a:	bd38      	pop	{r3, r4, r5, pc}
 800465c:	20000310 	.word	0x20000310

08004660 <_lseek_r>:
 8004660:	b538      	push	{r3, r4, r5, lr}
 8004662:	4d07      	ldr	r5, [pc, #28]	@ (8004680 <_lseek_r+0x20>)
 8004664:	4604      	mov	r4, r0
 8004666:	4608      	mov	r0, r1
 8004668:	4611      	mov	r1, r2
 800466a:	2200      	movs	r2, #0
 800466c:	602a      	str	r2, [r5, #0]
 800466e:	461a      	mov	r2, r3
 8004670:	f7fc fb6f 	bl	8000d52 <_lseek>
 8004674:	1c43      	adds	r3, r0, #1
 8004676:	d102      	bne.n	800467e <_lseek_r+0x1e>
 8004678:	682b      	ldr	r3, [r5, #0]
 800467a:	b103      	cbz	r3, 800467e <_lseek_r+0x1e>
 800467c:	6023      	str	r3, [r4, #0]
 800467e:	bd38      	pop	{r3, r4, r5, pc}
 8004680:	20000310 	.word	0x20000310

08004684 <_read_r>:
 8004684:	b538      	push	{r3, r4, r5, lr}
 8004686:	4d07      	ldr	r5, [pc, #28]	@ (80046a4 <_read_r+0x20>)
 8004688:	4604      	mov	r4, r0
 800468a:	4608      	mov	r0, r1
 800468c:	4611      	mov	r1, r2
 800468e:	2200      	movs	r2, #0
 8004690:	602a      	str	r2, [r5, #0]
 8004692:	461a      	mov	r2, r3
 8004694:	f7fc fb00 	bl	8000c98 <_read>
 8004698:	1c43      	adds	r3, r0, #1
 800469a:	d102      	bne.n	80046a2 <_read_r+0x1e>
 800469c:	682b      	ldr	r3, [r5, #0]
 800469e:	b103      	cbz	r3, 80046a2 <_read_r+0x1e>
 80046a0:	6023      	str	r3, [r4, #0]
 80046a2:	bd38      	pop	{r3, r4, r5, pc}
 80046a4:	20000310 	.word	0x20000310

080046a8 <_write_r>:
 80046a8:	b538      	push	{r3, r4, r5, lr}
 80046aa:	4d07      	ldr	r5, [pc, #28]	@ (80046c8 <_write_r+0x20>)
 80046ac:	4604      	mov	r4, r0
 80046ae:	4608      	mov	r0, r1
 80046b0:	4611      	mov	r1, r2
 80046b2:	2200      	movs	r2, #0
 80046b4:	602a      	str	r2, [r5, #0]
 80046b6:	461a      	mov	r2, r3
 80046b8:	f7fc fb0b 	bl	8000cd2 <_write>
 80046bc:	1c43      	adds	r3, r0, #1
 80046be:	d102      	bne.n	80046c6 <_write_r+0x1e>
 80046c0:	682b      	ldr	r3, [r5, #0]
 80046c2:	b103      	cbz	r3, 80046c6 <_write_r+0x1e>
 80046c4:	6023      	str	r3, [r4, #0]
 80046c6:	bd38      	pop	{r3, r4, r5, pc}
 80046c8:	20000310 	.word	0x20000310

080046cc <__errno>:
 80046cc:	4b01      	ldr	r3, [pc, #4]	@ (80046d4 <__errno+0x8>)
 80046ce:	6818      	ldr	r0, [r3, #0]
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop
 80046d4:	20000018 	.word	0x20000018

080046d8 <__libc_init_array>:
 80046d8:	b570      	push	{r4, r5, r6, lr}
 80046da:	4d0d      	ldr	r5, [pc, #52]	@ (8004710 <__libc_init_array+0x38>)
 80046dc:	4c0d      	ldr	r4, [pc, #52]	@ (8004714 <__libc_init_array+0x3c>)
 80046de:	1b64      	subs	r4, r4, r5
 80046e0:	10a4      	asrs	r4, r4, #2
 80046e2:	2600      	movs	r6, #0
 80046e4:	42a6      	cmp	r6, r4
 80046e6:	d109      	bne.n	80046fc <__libc_init_array+0x24>
 80046e8:	4d0b      	ldr	r5, [pc, #44]	@ (8004718 <__libc_init_array+0x40>)
 80046ea:	4c0c      	ldr	r4, [pc, #48]	@ (800471c <__libc_init_array+0x44>)
 80046ec:	f000 fd32 	bl	8005154 <_init>
 80046f0:	1b64      	subs	r4, r4, r5
 80046f2:	10a4      	asrs	r4, r4, #2
 80046f4:	2600      	movs	r6, #0
 80046f6:	42a6      	cmp	r6, r4
 80046f8:	d105      	bne.n	8004706 <__libc_init_array+0x2e>
 80046fa:	bd70      	pop	{r4, r5, r6, pc}
 80046fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004700:	4798      	blx	r3
 8004702:	3601      	adds	r6, #1
 8004704:	e7ee      	b.n	80046e4 <__libc_init_array+0xc>
 8004706:	f855 3b04 	ldr.w	r3, [r5], #4
 800470a:	4798      	blx	r3
 800470c:	3601      	adds	r6, #1
 800470e:	e7f2      	b.n	80046f6 <__libc_init_array+0x1e>
 8004710:	08005684 	.word	0x08005684
 8004714:	08005684 	.word	0x08005684
 8004718:	08005684 	.word	0x08005684
 800471c:	08005688 	.word	0x08005688

08004720 <__retarget_lock_init_recursive>:
 8004720:	4770      	bx	lr

08004722 <__retarget_lock_acquire_recursive>:
 8004722:	4770      	bx	lr

08004724 <__retarget_lock_release_recursive>:
 8004724:	4770      	bx	lr

08004726 <memcpy>:
 8004726:	440a      	add	r2, r1
 8004728:	4291      	cmp	r1, r2
 800472a:	f100 33ff 	add.w	r3, r0, #4294967295
 800472e:	d100      	bne.n	8004732 <memcpy+0xc>
 8004730:	4770      	bx	lr
 8004732:	b510      	push	{r4, lr}
 8004734:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004738:	f803 4f01 	strb.w	r4, [r3, #1]!
 800473c:	4291      	cmp	r1, r2
 800473e:	d1f9      	bne.n	8004734 <memcpy+0xe>
 8004740:	bd10      	pop	{r4, pc}
	...

08004744 <_free_r>:
 8004744:	b538      	push	{r3, r4, r5, lr}
 8004746:	4605      	mov	r5, r0
 8004748:	2900      	cmp	r1, #0
 800474a:	d041      	beq.n	80047d0 <_free_r+0x8c>
 800474c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004750:	1f0c      	subs	r4, r1, #4
 8004752:	2b00      	cmp	r3, #0
 8004754:	bfb8      	it	lt
 8004756:	18e4      	addlt	r4, r4, r3
 8004758:	f000 f8e8 	bl	800492c <__malloc_lock>
 800475c:	4a1d      	ldr	r2, [pc, #116]	@ (80047d4 <_free_r+0x90>)
 800475e:	6813      	ldr	r3, [r2, #0]
 8004760:	b933      	cbnz	r3, 8004770 <_free_r+0x2c>
 8004762:	6063      	str	r3, [r4, #4]
 8004764:	6014      	str	r4, [r2, #0]
 8004766:	4628      	mov	r0, r5
 8004768:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800476c:	f000 b8e4 	b.w	8004938 <__malloc_unlock>
 8004770:	42a3      	cmp	r3, r4
 8004772:	d908      	bls.n	8004786 <_free_r+0x42>
 8004774:	6820      	ldr	r0, [r4, #0]
 8004776:	1821      	adds	r1, r4, r0
 8004778:	428b      	cmp	r3, r1
 800477a:	bf01      	itttt	eq
 800477c:	6819      	ldreq	r1, [r3, #0]
 800477e:	685b      	ldreq	r3, [r3, #4]
 8004780:	1809      	addeq	r1, r1, r0
 8004782:	6021      	streq	r1, [r4, #0]
 8004784:	e7ed      	b.n	8004762 <_free_r+0x1e>
 8004786:	461a      	mov	r2, r3
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	b10b      	cbz	r3, 8004790 <_free_r+0x4c>
 800478c:	42a3      	cmp	r3, r4
 800478e:	d9fa      	bls.n	8004786 <_free_r+0x42>
 8004790:	6811      	ldr	r1, [r2, #0]
 8004792:	1850      	adds	r0, r2, r1
 8004794:	42a0      	cmp	r0, r4
 8004796:	d10b      	bne.n	80047b0 <_free_r+0x6c>
 8004798:	6820      	ldr	r0, [r4, #0]
 800479a:	4401      	add	r1, r0
 800479c:	1850      	adds	r0, r2, r1
 800479e:	4283      	cmp	r3, r0
 80047a0:	6011      	str	r1, [r2, #0]
 80047a2:	d1e0      	bne.n	8004766 <_free_r+0x22>
 80047a4:	6818      	ldr	r0, [r3, #0]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	6053      	str	r3, [r2, #4]
 80047aa:	4408      	add	r0, r1
 80047ac:	6010      	str	r0, [r2, #0]
 80047ae:	e7da      	b.n	8004766 <_free_r+0x22>
 80047b0:	d902      	bls.n	80047b8 <_free_r+0x74>
 80047b2:	230c      	movs	r3, #12
 80047b4:	602b      	str	r3, [r5, #0]
 80047b6:	e7d6      	b.n	8004766 <_free_r+0x22>
 80047b8:	6820      	ldr	r0, [r4, #0]
 80047ba:	1821      	adds	r1, r4, r0
 80047bc:	428b      	cmp	r3, r1
 80047be:	bf04      	itt	eq
 80047c0:	6819      	ldreq	r1, [r3, #0]
 80047c2:	685b      	ldreq	r3, [r3, #4]
 80047c4:	6063      	str	r3, [r4, #4]
 80047c6:	bf04      	itt	eq
 80047c8:	1809      	addeq	r1, r1, r0
 80047ca:	6021      	streq	r1, [r4, #0]
 80047cc:	6054      	str	r4, [r2, #4]
 80047ce:	e7ca      	b.n	8004766 <_free_r+0x22>
 80047d0:	bd38      	pop	{r3, r4, r5, pc}
 80047d2:	bf00      	nop
 80047d4:	2000031c 	.word	0x2000031c

080047d8 <malloc>:
 80047d8:	4b02      	ldr	r3, [pc, #8]	@ (80047e4 <malloc+0xc>)
 80047da:	4601      	mov	r1, r0
 80047dc:	6818      	ldr	r0, [r3, #0]
 80047de:	f000 b825 	b.w	800482c <_malloc_r>
 80047e2:	bf00      	nop
 80047e4:	20000018 	.word	0x20000018

080047e8 <sbrk_aligned>:
 80047e8:	b570      	push	{r4, r5, r6, lr}
 80047ea:	4e0f      	ldr	r6, [pc, #60]	@ (8004828 <sbrk_aligned+0x40>)
 80047ec:	460c      	mov	r4, r1
 80047ee:	6831      	ldr	r1, [r6, #0]
 80047f0:	4605      	mov	r5, r0
 80047f2:	b911      	cbnz	r1, 80047fa <sbrk_aligned+0x12>
 80047f4:	f000 fc9e 	bl	8005134 <_sbrk_r>
 80047f8:	6030      	str	r0, [r6, #0]
 80047fa:	4621      	mov	r1, r4
 80047fc:	4628      	mov	r0, r5
 80047fe:	f000 fc99 	bl	8005134 <_sbrk_r>
 8004802:	1c43      	adds	r3, r0, #1
 8004804:	d103      	bne.n	800480e <sbrk_aligned+0x26>
 8004806:	f04f 34ff 	mov.w	r4, #4294967295
 800480a:	4620      	mov	r0, r4
 800480c:	bd70      	pop	{r4, r5, r6, pc}
 800480e:	1cc4      	adds	r4, r0, #3
 8004810:	f024 0403 	bic.w	r4, r4, #3
 8004814:	42a0      	cmp	r0, r4
 8004816:	d0f8      	beq.n	800480a <sbrk_aligned+0x22>
 8004818:	1a21      	subs	r1, r4, r0
 800481a:	4628      	mov	r0, r5
 800481c:	f000 fc8a 	bl	8005134 <_sbrk_r>
 8004820:	3001      	adds	r0, #1
 8004822:	d1f2      	bne.n	800480a <sbrk_aligned+0x22>
 8004824:	e7ef      	b.n	8004806 <sbrk_aligned+0x1e>
 8004826:	bf00      	nop
 8004828:	20000318 	.word	0x20000318

0800482c <_malloc_r>:
 800482c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004830:	1ccd      	adds	r5, r1, #3
 8004832:	f025 0503 	bic.w	r5, r5, #3
 8004836:	3508      	adds	r5, #8
 8004838:	2d0c      	cmp	r5, #12
 800483a:	bf38      	it	cc
 800483c:	250c      	movcc	r5, #12
 800483e:	2d00      	cmp	r5, #0
 8004840:	4606      	mov	r6, r0
 8004842:	db01      	blt.n	8004848 <_malloc_r+0x1c>
 8004844:	42a9      	cmp	r1, r5
 8004846:	d904      	bls.n	8004852 <_malloc_r+0x26>
 8004848:	230c      	movs	r3, #12
 800484a:	6033      	str	r3, [r6, #0]
 800484c:	2000      	movs	r0, #0
 800484e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004852:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004928 <_malloc_r+0xfc>
 8004856:	f000 f869 	bl	800492c <__malloc_lock>
 800485a:	f8d8 3000 	ldr.w	r3, [r8]
 800485e:	461c      	mov	r4, r3
 8004860:	bb44      	cbnz	r4, 80048b4 <_malloc_r+0x88>
 8004862:	4629      	mov	r1, r5
 8004864:	4630      	mov	r0, r6
 8004866:	f7ff ffbf 	bl	80047e8 <sbrk_aligned>
 800486a:	1c43      	adds	r3, r0, #1
 800486c:	4604      	mov	r4, r0
 800486e:	d158      	bne.n	8004922 <_malloc_r+0xf6>
 8004870:	f8d8 4000 	ldr.w	r4, [r8]
 8004874:	4627      	mov	r7, r4
 8004876:	2f00      	cmp	r7, #0
 8004878:	d143      	bne.n	8004902 <_malloc_r+0xd6>
 800487a:	2c00      	cmp	r4, #0
 800487c:	d04b      	beq.n	8004916 <_malloc_r+0xea>
 800487e:	6823      	ldr	r3, [r4, #0]
 8004880:	4639      	mov	r1, r7
 8004882:	4630      	mov	r0, r6
 8004884:	eb04 0903 	add.w	r9, r4, r3
 8004888:	f000 fc54 	bl	8005134 <_sbrk_r>
 800488c:	4581      	cmp	r9, r0
 800488e:	d142      	bne.n	8004916 <_malloc_r+0xea>
 8004890:	6821      	ldr	r1, [r4, #0]
 8004892:	1a6d      	subs	r5, r5, r1
 8004894:	4629      	mov	r1, r5
 8004896:	4630      	mov	r0, r6
 8004898:	f7ff ffa6 	bl	80047e8 <sbrk_aligned>
 800489c:	3001      	adds	r0, #1
 800489e:	d03a      	beq.n	8004916 <_malloc_r+0xea>
 80048a0:	6823      	ldr	r3, [r4, #0]
 80048a2:	442b      	add	r3, r5
 80048a4:	6023      	str	r3, [r4, #0]
 80048a6:	f8d8 3000 	ldr.w	r3, [r8]
 80048aa:	685a      	ldr	r2, [r3, #4]
 80048ac:	bb62      	cbnz	r2, 8004908 <_malloc_r+0xdc>
 80048ae:	f8c8 7000 	str.w	r7, [r8]
 80048b2:	e00f      	b.n	80048d4 <_malloc_r+0xa8>
 80048b4:	6822      	ldr	r2, [r4, #0]
 80048b6:	1b52      	subs	r2, r2, r5
 80048b8:	d420      	bmi.n	80048fc <_malloc_r+0xd0>
 80048ba:	2a0b      	cmp	r2, #11
 80048bc:	d917      	bls.n	80048ee <_malloc_r+0xc2>
 80048be:	1961      	adds	r1, r4, r5
 80048c0:	42a3      	cmp	r3, r4
 80048c2:	6025      	str	r5, [r4, #0]
 80048c4:	bf18      	it	ne
 80048c6:	6059      	strne	r1, [r3, #4]
 80048c8:	6863      	ldr	r3, [r4, #4]
 80048ca:	bf08      	it	eq
 80048cc:	f8c8 1000 	streq.w	r1, [r8]
 80048d0:	5162      	str	r2, [r4, r5]
 80048d2:	604b      	str	r3, [r1, #4]
 80048d4:	4630      	mov	r0, r6
 80048d6:	f000 f82f 	bl	8004938 <__malloc_unlock>
 80048da:	f104 000b 	add.w	r0, r4, #11
 80048de:	1d23      	adds	r3, r4, #4
 80048e0:	f020 0007 	bic.w	r0, r0, #7
 80048e4:	1ac2      	subs	r2, r0, r3
 80048e6:	bf1c      	itt	ne
 80048e8:	1a1b      	subne	r3, r3, r0
 80048ea:	50a3      	strne	r3, [r4, r2]
 80048ec:	e7af      	b.n	800484e <_malloc_r+0x22>
 80048ee:	6862      	ldr	r2, [r4, #4]
 80048f0:	42a3      	cmp	r3, r4
 80048f2:	bf0c      	ite	eq
 80048f4:	f8c8 2000 	streq.w	r2, [r8]
 80048f8:	605a      	strne	r2, [r3, #4]
 80048fa:	e7eb      	b.n	80048d4 <_malloc_r+0xa8>
 80048fc:	4623      	mov	r3, r4
 80048fe:	6864      	ldr	r4, [r4, #4]
 8004900:	e7ae      	b.n	8004860 <_malloc_r+0x34>
 8004902:	463c      	mov	r4, r7
 8004904:	687f      	ldr	r7, [r7, #4]
 8004906:	e7b6      	b.n	8004876 <_malloc_r+0x4a>
 8004908:	461a      	mov	r2, r3
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	42a3      	cmp	r3, r4
 800490e:	d1fb      	bne.n	8004908 <_malloc_r+0xdc>
 8004910:	2300      	movs	r3, #0
 8004912:	6053      	str	r3, [r2, #4]
 8004914:	e7de      	b.n	80048d4 <_malloc_r+0xa8>
 8004916:	230c      	movs	r3, #12
 8004918:	6033      	str	r3, [r6, #0]
 800491a:	4630      	mov	r0, r6
 800491c:	f000 f80c 	bl	8004938 <__malloc_unlock>
 8004920:	e794      	b.n	800484c <_malloc_r+0x20>
 8004922:	6005      	str	r5, [r0, #0]
 8004924:	e7d6      	b.n	80048d4 <_malloc_r+0xa8>
 8004926:	bf00      	nop
 8004928:	2000031c 	.word	0x2000031c

0800492c <__malloc_lock>:
 800492c:	4801      	ldr	r0, [pc, #4]	@ (8004934 <__malloc_lock+0x8>)
 800492e:	f7ff bef8 	b.w	8004722 <__retarget_lock_acquire_recursive>
 8004932:	bf00      	nop
 8004934:	20000314 	.word	0x20000314

08004938 <__malloc_unlock>:
 8004938:	4801      	ldr	r0, [pc, #4]	@ (8004940 <__malloc_unlock+0x8>)
 800493a:	f7ff bef3 	b.w	8004724 <__retarget_lock_release_recursive>
 800493e:	bf00      	nop
 8004940:	20000314 	.word	0x20000314

08004944 <__sfputc_r>:
 8004944:	6893      	ldr	r3, [r2, #8]
 8004946:	3b01      	subs	r3, #1
 8004948:	2b00      	cmp	r3, #0
 800494a:	b410      	push	{r4}
 800494c:	6093      	str	r3, [r2, #8]
 800494e:	da07      	bge.n	8004960 <__sfputc_r+0x1c>
 8004950:	6994      	ldr	r4, [r2, #24]
 8004952:	42a3      	cmp	r3, r4
 8004954:	db01      	blt.n	800495a <__sfputc_r+0x16>
 8004956:	290a      	cmp	r1, #10
 8004958:	d102      	bne.n	8004960 <__sfputc_r+0x1c>
 800495a:	bc10      	pop	{r4}
 800495c:	f7ff bdc3 	b.w	80044e6 <__swbuf_r>
 8004960:	6813      	ldr	r3, [r2, #0]
 8004962:	1c58      	adds	r0, r3, #1
 8004964:	6010      	str	r0, [r2, #0]
 8004966:	7019      	strb	r1, [r3, #0]
 8004968:	4608      	mov	r0, r1
 800496a:	bc10      	pop	{r4}
 800496c:	4770      	bx	lr

0800496e <__sfputs_r>:
 800496e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004970:	4606      	mov	r6, r0
 8004972:	460f      	mov	r7, r1
 8004974:	4614      	mov	r4, r2
 8004976:	18d5      	adds	r5, r2, r3
 8004978:	42ac      	cmp	r4, r5
 800497a:	d101      	bne.n	8004980 <__sfputs_r+0x12>
 800497c:	2000      	movs	r0, #0
 800497e:	e007      	b.n	8004990 <__sfputs_r+0x22>
 8004980:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004984:	463a      	mov	r2, r7
 8004986:	4630      	mov	r0, r6
 8004988:	f7ff ffdc 	bl	8004944 <__sfputc_r>
 800498c:	1c43      	adds	r3, r0, #1
 800498e:	d1f3      	bne.n	8004978 <__sfputs_r+0xa>
 8004990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004994 <_vfiprintf_r>:
 8004994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004998:	460d      	mov	r5, r1
 800499a:	b09d      	sub	sp, #116	@ 0x74
 800499c:	4614      	mov	r4, r2
 800499e:	4698      	mov	r8, r3
 80049a0:	4606      	mov	r6, r0
 80049a2:	b118      	cbz	r0, 80049ac <_vfiprintf_r+0x18>
 80049a4:	6a03      	ldr	r3, [r0, #32]
 80049a6:	b90b      	cbnz	r3, 80049ac <_vfiprintf_r+0x18>
 80049a8:	f7ff fc00 	bl	80041ac <__sinit>
 80049ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80049ae:	07d9      	lsls	r1, r3, #31
 80049b0:	d405      	bmi.n	80049be <_vfiprintf_r+0x2a>
 80049b2:	89ab      	ldrh	r3, [r5, #12]
 80049b4:	059a      	lsls	r2, r3, #22
 80049b6:	d402      	bmi.n	80049be <_vfiprintf_r+0x2a>
 80049b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80049ba:	f7ff feb2 	bl	8004722 <__retarget_lock_acquire_recursive>
 80049be:	89ab      	ldrh	r3, [r5, #12]
 80049c0:	071b      	lsls	r3, r3, #28
 80049c2:	d501      	bpl.n	80049c8 <_vfiprintf_r+0x34>
 80049c4:	692b      	ldr	r3, [r5, #16]
 80049c6:	b99b      	cbnz	r3, 80049f0 <_vfiprintf_r+0x5c>
 80049c8:	4629      	mov	r1, r5
 80049ca:	4630      	mov	r0, r6
 80049cc:	f7ff fdca 	bl	8004564 <__swsetup_r>
 80049d0:	b170      	cbz	r0, 80049f0 <_vfiprintf_r+0x5c>
 80049d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80049d4:	07dc      	lsls	r4, r3, #31
 80049d6:	d504      	bpl.n	80049e2 <_vfiprintf_r+0x4e>
 80049d8:	f04f 30ff 	mov.w	r0, #4294967295
 80049dc:	b01d      	add	sp, #116	@ 0x74
 80049de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049e2:	89ab      	ldrh	r3, [r5, #12]
 80049e4:	0598      	lsls	r0, r3, #22
 80049e6:	d4f7      	bmi.n	80049d8 <_vfiprintf_r+0x44>
 80049e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80049ea:	f7ff fe9b 	bl	8004724 <__retarget_lock_release_recursive>
 80049ee:	e7f3      	b.n	80049d8 <_vfiprintf_r+0x44>
 80049f0:	2300      	movs	r3, #0
 80049f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80049f4:	2320      	movs	r3, #32
 80049f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80049fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80049fe:	2330      	movs	r3, #48	@ 0x30
 8004a00:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004bb0 <_vfiprintf_r+0x21c>
 8004a04:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004a08:	f04f 0901 	mov.w	r9, #1
 8004a0c:	4623      	mov	r3, r4
 8004a0e:	469a      	mov	sl, r3
 8004a10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a14:	b10a      	cbz	r2, 8004a1a <_vfiprintf_r+0x86>
 8004a16:	2a25      	cmp	r2, #37	@ 0x25
 8004a18:	d1f9      	bne.n	8004a0e <_vfiprintf_r+0x7a>
 8004a1a:	ebba 0b04 	subs.w	fp, sl, r4
 8004a1e:	d00b      	beq.n	8004a38 <_vfiprintf_r+0xa4>
 8004a20:	465b      	mov	r3, fp
 8004a22:	4622      	mov	r2, r4
 8004a24:	4629      	mov	r1, r5
 8004a26:	4630      	mov	r0, r6
 8004a28:	f7ff ffa1 	bl	800496e <__sfputs_r>
 8004a2c:	3001      	adds	r0, #1
 8004a2e:	f000 80a7 	beq.w	8004b80 <_vfiprintf_r+0x1ec>
 8004a32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a34:	445a      	add	r2, fp
 8004a36:	9209      	str	r2, [sp, #36]	@ 0x24
 8004a38:	f89a 3000 	ldrb.w	r3, [sl]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	f000 809f 	beq.w	8004b80 <_vfiprintf_r+0x1ec>
 8004a42:	2300      	movs	r3, #0
 8004a44:	f04f 32ff 	mov.w	r2, #4294967295
 8004a48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a4c:	f10a 0a01 	add.w	sl, sl, #1
 8004a50:	9304      	str	r3, [sp, #16]
 8004a52:	9307      	str	r3, [sp, #28]
 8004a54:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004a58:	931a      	str	r3, [sp, #104]	@ 0x68
 8004a5a:	4654      	mov	r4, sl
 8004a5c:	2205      	movs	r2, #5
 8004a5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a62:	4853      	ldr	r0, [pc, #332]	@ (8004bb0 <_vfiprintf_r+0x21c>)
 8004a64:	f7fb fbec 	bl	8000240 <memchr>
 8004a68:	9a04      	ldr	r2, [sp, #16]
 8004a6a:	b9d8      	cbnz	r0, 8004aa4 <_vfiprintf_r+0x110>
 8004a6c:	06d1      	lsls	r1, r2, #27
 8004a6e:	bf44      	itt	mi
 8004a70:	2320      	movmi	r3, #32
 8004a72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a76:	0713      	lsls	r3, r2, #28
 8004a78:	bf44      	itt	mi
 8004a7a:	232b      	movmi	r3, #43	@ 0x2b
 8004a7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a80:	f89a 3000 	ldrb.w	r3, [sl]
 8004a84:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a86:	d015      	beq.n	8004ab4 <_vfiprintf_r+0x120>
 8004a88:	9a07      	ldr	r2, [sp, #28]
 8004a8a:	4654      	mov	r4, sl
 8004a8c:	2000      	movs	r0, #0
 8004a8e:	f04f 0c0a 	mov.w	ip, #10
 8004a92:	4621      	mov	r1, r4
 8004a94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a98:	3b30      	subs	r3, #48	@ 0x30
 8004a9a:	2b09      	cmp	r3, #9
 8004a9c:	d94b      	bls.n	8004b36 <_vfiprintf_r+0x1a2>
 8004a9e:	b1b0      	cbz	r0, 8004ace <_vfiprintf_r+0x13a>
 8004aa0:	9207      	str	r2, [sp, #28]
 8004aa2:	e014      	b.n	8004ace <_vfiprintf_r+0x13a>
 8004aa4:	eba0 0308 	sub.w	r3, r0, r8
 8004aa8:	fa09 f303 	lsl.w	r3, r9, r3
 8004aac:	4313      	orrs	r3, r2
 8004aae:	9304      	str	r3, [sp, #16]
 8004ab0:	46a2      	mov	sl, r4
 8004ab2:	e7d2      	b.n	8004a5a <_vfiprintf_r+0xc6>
 8004ab4:	9b03      	ldr	r3, [sp, #12]
 8004ab6:	1d19      	adds	r1, r3, #4
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	9103      	str	r1, [sp, #12]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	bfbb      	ittet	lt
 8004ac0:	425b      	neglt	r3, r3
 8004ac2:	f042 0202 	orrlt.w	r2, r2, #2
 8004ac6:	9307      	strge	r3, [sp, #28]
 8004ac8:	9307      	strlt	r3, [sp, #28]
 8004aca:	bfb8      	it	lt
 8004acc:	9204      	strlt	r2, [sp, #16]
 8004ace:	7823      	ldrb	r3, [r4, #0]
 8004ad0:	2b2e      	cmp	r3, #46	@ 0x2e
 8004ad2:	d10a      	bne.n	8004aea <_vfiprintf_r+0x156>
 8004ad4:	7863      	ldrb	r3, [r4, #1]
 8004ad6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ad8:	d132      	bne.n	8004b40 <_vfiprintf_r+0x1ac>
 8004ada:	9b03      	ldr	r3, [sp, #12]
 8004adc:	1d1a      	adds	r2, r3, #4
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	9203      	str	r2, [sp, #12]
 8004ae2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004ae6:	3402      	adds	r4, #2
 8004ae8:	9305      	str	r3, [sp, #20]
 8004aea:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004bb4 <_vfiprintf_r+0x220>
 8004aee:	7821      	ldrb	r1, [r4, #0]
 8004af0:	2203      	movs	r2, #3
 8004af2:	4650      	mov	r0, sl
 8004af4:	f7fb fba4 	bl	8000240 <memchr>
 8004af8:	b138      	cbz	r0, 8004b0a <_vfiprintf_r+0x176>
 8004afa:	9b04      	ldr	r3, [sp, #16]
 8004afc:	eba0 000a 	sub.w	r0, r0, sl
 8004b00:	2240      	movs	r2, #64	@ 0x40
 8004b02:	4082      	lsls	r2, r0
 8004b04:	4313      	orrs	r3, r2
 8004b06:	3401      	adds	r4, #1
 8004b08:	9304      	str	r3, [sp, #16]
 8004b0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b0e:	482a      	ldr	r0, [pc, #168]	@ (8004bb8 <_vfiprintf_r+0x224>)
 8004b10:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004b14:	2206      	movs	r2, #6
 8004b16:	f7fb fb93 	bl	8000240 <memchr>
 8004b1a:	2800      	cmp	r0, #0
 8004b1c:	d03f      	beq.n	8004b9e <_vfiprintf_r+0x20a>
 8004b1e:	4b27      	ldr	r3, [pc, #156]	@ (8004bbc <_vfiprintf_r+0x228>)
 8004b20:	bb1b      	cbnz	r3, 8004b6a <_vfiprintf_r+0x1d6>
 8004b22:	9b03      	ldr	r3, [sp, #12]
 8004b24:	3307      	adds	r3, #7
 8004b26:	f023 0307 	bic.w	r3, r3, #7
 8004b2a:	3308      	adds	r3, #8
 8004b2c:	9303      	str	r3, [sp, #12]
 8004b2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b30:	443b      	add	r3, r7
 8004b32:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b34:	e76a      	b.n	8004a0c <_vfiprintf_r+0x78>
 8004b36:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b3a:	460c      	mov	r4, r1
 8004b3c:	2001      	movs	r0, #1
 8004b3e:	e7a8      	b.n	8004a92 <_vfiprintf_r+0xfe>
 8004b40:	2300      	movs	r3, #0
 8004b42:	3401      	adds	r4, #1
 8004b44:	9305      	str	r3, [sp, #20]
 8004b46:	4619      	mov	r1, r3
 8004b48:	f04f 0c0a 	mov.w	ip, #10
 8004b4c:	4620      	mov	r0, r4
 8004b4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b52:	3a30      	subs	r2, #48	@ 0x30
 8004b54:	2a09      	cmp	r2, #9
 8004b56:	d903      	bls.n	8004b60 <_vfiprintf_r+0x1cc>
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d0c6      	beq.n	8004aea <_vfiprintf_r+0x156>
 8004b5c:	9105      	str	r1, [sp, #20]
 8004b5e:	e7c4      	b.n	8004aea <_vfiprintf_r+0x156>
 8004b60:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b64:	4604      	mov	r4, r0
 8004b66:	2301      	movs	r3, #1
 8004b68:	e7f0      	b.n	8004b4c <_vfiprintf_r+0x1b8>
 8004b6a:	ab03      	add	r3, sp, #12
 8004b6c:	9300      	str	r3, [sp, #0]
 8004b6e:	462a      	mov	r2, r5
 8004b70:	4b13      	ldr	r3, [pc, #76]	@ (8004bc0 <_vfiprintf_r+0x22c>)
 8004b72:	a904      	add	r1, sp, #16
 8004b74:	4630      	mov	r0, r6
 8004b76:	f3af 8000 	nop.w
 8004b7a:	4607      	mov	r7, r0
 8004b7c:	1c78      	adds	r0, r7, #1
 8004b7e:	d1d6      	bne.n	8004b2e <_vfiprintf_r+0x19a>
 8004b80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004b82:	07d9      	lsls	r1, r3, #31
 8004b84:	d405      	bmi.n	8004b92 <_vfiprintf_r+0x1fe>
 8004b86:	89ab      	ldrh	r3, [r5, #12]
 8004b88:	059a      	lsls	r2, r3, #22
 8004b8a:	d402      	bmi.n	8004b92 <_vfiprintf_r+0x1fe>
 8004b8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004b8e:	f7ff fdc9 	bl	8004724 <__retarget_lock_release_recursive>
 8004b92:	89ab      	ldrh	r3, [r5, #12]
 8004b94:	065b      	lsls	r3, r3, #25
 8004b96:	f53f af1f 	bmi.w	80049d8 <_vfiprintf_r+0x44>
 8004b9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004b9c:	e71e      	b.n	80049dc <_vfiprintf_r+0x48>
 8004b9e:	ab03      	add	r3, sp, #12
 8004ba0:	9300      	str	r3, [sp, #0]
 8004ba2:	462a      	mov	r2, r5
 8004ba4:	4b06      	ldr	r3, [pc, #24]	@ (8004bc0 <_vfiprintf_r+0x22c>)
 8004ba6:	a904      	add	r1, sp, #16
 8004ba8:	4630      	mov	r0, r6
 8004baa:	f000 f879 	bl	8004ca0 <_printf_i>
 8004bae:	e7e4      	b.n	8004b7a <_vfiprintf_r+0x1e6>
 8004bb0:	08005648 	.word	0x08005648
 8004bb4:	0800564e 	.word	0x0800564e
 8004bb8:	08005652 	.word	0x08005652
 8004bbc:	00000000 	.word	0x00000000
 8004bc0:	0800496f 	.word	0x0800496f

08004bc4 <_printf_common>:
 8004bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bc8:	4616      	mov	r6, r2
 8004bca:	4698      	mov	r8, r3
 8004bcc:	688a      	ldr	r2, [r1, #8]
 8004bce:	690b      	ldr	r3, [r1, #16]
 8004bd0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	bfb8      	it	lt
 8004bd8:	4613      	movlt	r3, r2
 8004bda:	6033      	str	r3, [r6, #0]
 8004bdc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004be0:	4607      	mov	r7, r0
 8004be2:	460c      	mov	r4, r1
 8004be4:	b10a      	cbz	r2, 8004bea <_printf_common+0x26>
 8004be6:	3301      	adds	r3, #1
 8004be8:	6033      	str	r3, [r6, #0]
 8004bea:	6823      	ldr	r3, [r4, #0]
 8004bec:	0699      	lsls	r1, r3, #26
 8004bee:	bf42      	ittt	mi
 8004bf0:	6833      	ldrmi	r3, [r6, #0]
 8004bf2:	3302      	addmi	r3, #2
 8004bf4:	6033      	strmi	r3, [r6, #0]
 8004bf6:	6825      	ldr	r5, [r4, #0]
 8004bf8:	f015 0506 	ands.w	r5, r5, #6
 8004bfc:	d106      	bne.n	8004c0c <_printf_common+0x48>
 8004bfe:	f104 0a19 	add.w	sl, r4, #25
 8004c02:	68e3      	ldr	r3, [r4, #12]
 8004c04:	6832      	ldr	r2, [r6, #0]
 8004c06:	1a9b      	subs	r3, r3, r2
 8004c08:	42ab      	cmp	r3, r5
 8004c0a:	dc26      	bgt.n	8004c5a <_printf_common+0x96>
 8004c0c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004c10:	6822      	ldr	r2, [r4, #0]
 8004c12:	3b00      	subs	r3, #0
 8004c14:	bf18      	it	ne
 8004c16:	2301      	movne	r3, #1
 8004c18:	0692      	lsls	r2, r2, #26
 8004c1a:	d42b      	bmi.n	8004c74 <_printf_common+0xb0>
 8004c1c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004c20:	4641      	mov	r1, r8
 8004c22:	4638      	mov	r0, r7
 8004c24:	47c8      	blx	r9
 8004c26:	3001      	adds	r0, #1
 8004c28:	d01e      	beq.n	8004c68 <_printf_common+0xa4>
 8004c2a:	6823      	ldr	r3, [r4, #0]
 8004c2c:	6922      	ldr	r2, [r4, #16]
 8004c2e:	f003 0306 	and.w	r3, r3, #6
 8004c32:	2b04      	cmp	r3, #4
 8004c34:	bf02      	ittt	eq
 8004c36:	68e5      	ldreq	r5, [r4, #12]
 8004c38:	6833      	ldreq	r3, [r6, #0]
 8004c3a:	1aed      	subeq	r5, r5, r3
 8004c3c:	68a3      	ldr	r3, [r4, #8]
 8004c3e:	bf0c      	ite	eq
 8004c40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c44:	2500      	movne	r5, #0
 8004c46:	4293      	cmp	r3, r2
 8004c48:	bfc4      	itt	gt
 8004c4a:	1a9b      	subgt	r3, r3, r2
 8004c4c:	18ed      	addgt	r5, r5, r3
 8004c4e:	2600      	movs	r6, #0
 8004c50:	341a      	adds	r4, #26
 8004c52:	42b5      	cmp	r5, r6
 8004c54:	d11a      	bne.n	8004c8c <_printf_common+0xc8>
 8004c56:	2000      	movs	r0, #0
 8004c58:	e008      	b.n	8004c6c <_printf_common+0xa8>
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	4652      	mov	r2, sl
 8004c5e:	4641      	mov	r1, r8
 8004c60:	4638      	mov	r0, r7
 8004c62:	47c8      	blx	r9
 8004c64:	3001      	adds	r0, #1
 8004c66:	d103      	bne.n	8004c70 <_printf_common+0xac>
 8004c68:	f04f 30ff 	mov.w	r0, #4294967295
 8004c6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c70:	3501      	adds	r5, #1
 8004c72:	e7c6      	b.n	8004c02 <_printf_common+0x3e>
 8004c74:	18e1      	adds	r1, r4, r3
 8004c76:	1c5a      	adds	r2, r3, #1
 8004c78:	2030      	movs	r0, #48	@ 0x30
 8004c7a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004c7e:	4422      	add	r2, r4
 8004c80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004c84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004c88:	3302      	adds	r3, #2
 8004c8a:	e7c7      	b.n	8004c1c <_printf_common+0x58>
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	4622      	mov	r2, r4
 8004c90:	4641      	mov	r1, r8
 8004c92:	4638      	mov	r0, r7
 8004c94:	47c8      	blx	r9
 8004c96:	3001      	adds	r0, #1
 8004c98:	d0e6      	beq.n	8004c68 <_printf_common+0xa4>
 8004c9a:	3601      	adds	r6, #1
 8004c9c:	e7d9      	b.n	8004c52 <_printf_common+0x8e>
	...

08004ca0 <_printf_i>:
 8004ca0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ca4:	7e0f      	ldrb	r7, [r1, #24]
 8004ca6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004ca8:	2f78      	cmp	r7, #120	@ 0x78
 8004caa:	4691      	mov	r9, r2
 8004cac:	4680      	mov	r8, r0
 8004cae:	460c      	mov	r4, r1
 8004cb0:	469a      	mov	sl, r3
 8004cb2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004cb6:	d807      	bhi.n	8004cc8 <_printf_i+0x28>
 8004cb8:	2f62      	cmp	r7, #98	@ 0x62
 8004cba:	d80a      	bhi.n	8004cd2 <_printf_i+0x32>
 8004cbc:	2f00      	cmp	r7, #0
 8004cbe:	f000 80d1 	beq.w	8004e64 <_printf_i+0x1c4>
 8004cc2:	2f58      	cmp	r7, #88	@ 0x58
 8004cc4:	f000 80b8 	beq.w	8004e38 <_printf_i+0x198>
 8004cc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ccc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004cd0:	e03a      	b.n	8004d48 <_printf_i+0xa8>
 8004cd2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004cd6:	2b15      	cmp	r3, #21
 8004cd8:	d8f6      	bhi.n	8004cc8 <_printf_i+0x28>
 8004cda:	a101      	add	r1, pc, #4	@ (adr r1, 8004ce0 <_printf_i+0x40>)
 8004cdc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ce0:	08004d39 	.word	0x08004d39
 8004ce4:	08004d4d 	.word	0x08004d4d
 8004ce8:	08004cc9 	.word	0x08004cc9
 8004cec:	08004cc9 	.word	0x08004cc9
 8004cf0:	08004cc9 	.word	0x08004cc9
 8004cf4:	08004cc9 	.word	0x08004cc9
 8004cf8:	08004d4d 	.word	0x08004d4d
 8004cfc:	08004cc9 	.word	0x08004cc9
 8004d00:	08004cc9 	.word	0x08004cc9
 8004d04:	08004cc9 	.word	0x08004cc9
 8004d08:	08004cc9 	.word	0x08004cc9
 8004d0c:	08004e4b 	.word	0x08004e4b
 8004d10:	08004d77 	.word	0x08004d77
 8004d14:	08004e05 	.word	0x08004e05
 8004d18:	08004cc9 	.word	0x08004cc9
 8004d1c:	08004cc9 	.word	0x08004cc9
 8004d20:	08004e6d 	.word	0x08004e6d
 8004d24:	08004cc9 	.word	0x08004cc9
 8004d28:	08004d77 	.word	0x08004d77
 8004d2c:	08004cc9 	.word	0x08004cc9
 8004d30:	08004cc9 	.word	0x08004cc9
 8004d34:	08004e0d 	.word	0x08004e0d
 8004d38:	6833      	ldr	r3, [r6, #0]
 8004d3a:	1d1a      	adds	r2, r3, #4
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	6032      	str	r2, [r6, #0]
 8004d40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d44:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e09c      	b.n	8004e86 <_printf_i+0x1e6>
 8004d4c:	6833      	ldr	r3, [r6, #0]
 8004d4e:	6820      	ldr	r0, [r4, #0]
 8004d50:	1d19      	adds	r1, r3, #4
 8004d52:	6031      	str	r1, [r6, #0]
 8004d54:	0606      	lsls	r6, r0, #24
 8004d56:	d501      	bpl.n	8004d5c <_printf_i+0xbc>
 8004d58:	681d      	ldr	r5, [r3, #0]
 8004d5a:	e003      	b.n	8004d64 <_printf_i+0xc4>
 8004d5c:	0645      	lsls	r5, r0, #25
 8004d5e:	d5fb      	bpl.n	8004d58 <_printf_i+0xb8>
 8004d60:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004d64:	2d00      	cmp	r5, #0
 8004d66:	da03      	bge.n	8004d70 <_printf_i+0xd0>
 8004d68:	232d      	movs	r3, #45	@ 0x2d
 8004d6a:	426d      	negs	r5, r5
 8004d6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d70:	4858      	ldr	r0, [pc, #352]	@ (8004ed4 <_printf_i+0x234>)
 8004d72:	230a      	movs	r3, #10
 8004d74:	e011      	b.n	8004d9a <_printf_i+0xfa>
 8004d76:	6821      	ldr	r1, [r4, #0]
 8004d78:	6833      	ldr	r3, [r6, #0]
 8004d7a:	0608      	lsls	r0, r1, #24
 8004d7c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004d80:	d402      	bmi.n	8004d88 <_printf_i+0xe8>
 8004d82:	0649      	lsls	r1, r1, #25
 8004d84:	bf48      	it	mi
 8004d86:	b2ad      	uxthmi	r5, r5
 8004d88:	2f6f      	cmp	r7, #111	@ 0x6f
 8004d8a:	4852      	ldr	r0, [pc, #328]	@ (8004ed4 <_printf_i+0x234>)
 8004d8c:	6033      	str	r3, [r6, #0]
 8004d8e:	bf14      	ite	ne
 8004d90:	230a      	movne	r3, #10
 8004d92:	2308      	moveq	r3, #8
 8004d94:	2100      	movs	r1, #0
 8004d96:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004d9a:	6866      	ldr	r6, [r4, #4]
 8004d9c:	60a6      	str	r6, [r4, #8]
 8004d9e:	2e00      	cmp	r6, #0
 8004da0:	db05      	blt.n	8004dae <_printf_i+0x10e>
 8004da2:	6821      	ldr	r1, [r4, #0]
 8004da4:	432e      	orrs	r6, r5
 8004da6:	f021 0104 	bic.w	r1, r1, #4
 8004daa:	6021      	str	r1, [r4, #0]
 8004dac:	d04b      	beq.n	8004e46 <_printf_i+0x1a6>
 8004dae:	4616      	mov	r6, r2
 8004db0:	fbb5 f1f3 	udiv	r1, r5, r3
 8004db4:	fb03 5711 	mls	r7, r3, r1, r5
 8004db8:	5dc7      	ldrb	r7, [r0, r7]
 8004dba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004dbe:	462f      	mov	r7, r5
 8004dc0:	42bb      	cmp	r3, r7
 8004dc2:	460d      	mov	r5, r1
 8004dc4:	d9f4      	bls.n	8004db0 <_printf_i+0x110>
 8004dc6:	2b08      	cmp	r3, #8
 8004dc8:	d10b      	bne.n	8004de2 <_printf_i+0x142>
 8004dca:	6823      	ldr	r3, [r4, #0]
 8004dcc:	07df      	lsls	r7, r3, #31
 8004dce:	d508      	bpl.n	8004de2 <_printf_i+0x142>
 8004dd0:	6923      	ldr	r3, [r4, #16]
 8004dd2:	6861      	ldr	r1, [r4, #4]
 8004dd4:	4299      	cmp	r1, r3
 8004dd6:	bfde      	ittt	le
 8004dd8:	2330      	movle	r3, #48	@ 0x30
 8004dda:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004dde:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004de2:	1b92      	subs	r2, r2, r6
 8004de4:	6122      	str	r2, [r4, #16]
 8004de6:	f8cd a000 	str.w	sl, [sp]
 8004dea:	464b      	mov	r3, r9
 8004dec:	aa03      	add	r2, sp, #12
 8004dee:	4621      	mov	r1, r4
 8004df0:	4640      	mov	r0, r8
 8004df2:	f7ff fee7 	bl	8004bc4 <_printf_common>
 8004df6:	3001      	adds	r0, #1
 8004df8:	d14a      	bne.n	8004e90 <_printf_i+0x1f0>
 8004dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8004dfe:	b004      	add	sp, #16
 8004e00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e04:	6823      	ldr	r3, [r4, #0]
 8004e06:	f043 0320 	orr.w	r3, r3, #32
 8004e0a:	6023      	str	r3, [r4, #0]
 8004e0c:	4832      	ldr	r0, [pc, #200]	@ (8004ed8 <_printf_i+0x238>)
 8004e0e:	2778      	movs	r7, #120	@ 0x78
 8004e10:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004e14:	6823      	ldr	r3, [r4, #0]
 8004e16:	6831      	ldr	r1, [r6, #0]
 8004e18:	061f      	lsls	r7, r3, #24
 8004e1a:	f851 5b04 	ldr.w	r5, [r1], #4
 8004e1e:	d402      	bmi.n	8004e26 <_printf_i+0x186>
 8004e20:	065f      	lsls	r7, r3, #25
 8004e22:	bf48      	it	mi
 8004e24:	b2ad      	uxthmi	r5, r5
 8004e26:	6031      	str	r1, [r6, #0]
 8004e28:	07d9      	lsls	r1, r3, #31
 8004e2a:	bf44      	itt	mi
 8004e2c:	f043 0320 	orrmi.w	r3, r3, #32
 8004e30:	6023      	strmi	r3, [r4, #0]
 8004e32:	b11d      	cbz	r5, 8004e3c <_printf_i+0x19c>
 8004e34:	2310      	movs	r3, #16
 8004e36:	e7ad      	b.n	8004d94 <_printf_i+0xf4>
 8004e38:	4826      	ldr	r0, [pc, #152]	@ (8004ed4 <_printf_i+0x234>)
 8004e3a:	e7e9      	b.n	8004e10 <_printf_i+0x170>
 8004e3c:	6823      	ldr	r3, [r4, #0]
 8004e3e:	f023 0320 	bic.w	r3, r3, #32
 8004e42:	6023      	str	r3, [r4, #0]
 8004e44:	e7f6      	b.n	8004e34 <_printf_i+0x194>
 8004e46:	4616      	mov	r6, r2
 8004e48:	e7bd      	b.n	8004dc6 <_printf_i+0x126>
 8004e4a:	6833      	ldr	r3, [r6, #0]
 8004e4c:	6825      	ldr	r5, [r4, #0]
 8004e4e:	6961      	ldr	r1, [r4, #20]
 8004e50:	1d18      	adds	r0, r3, #4
 8004e52:	6030      	str	r0, [r6, #0]
 8004e54:	062e      	lsls	r6, r5, #24
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	d501      	bpl.n	8004e5e <_printf_i+0x1be>
 8004e5a:	6019      	str	r1, [r3, #0]
 8004e5c:	e002      	b.n	8004e64 <_printf_i+0x1c4>
 8004e5e:	0668      	lsls	r0, r5, #25
 8004e60:	d5fb      	bpl.n	8004e5a <_printf_i+0x1ba>
 8004e62:	8019      	strh	r1, [r3, #0]
 8004e64:	2300      	movs	r3, #0
 8004e66:	6123      	str	r3, [r4, #16]
 8004e68:	4616      	mov	r6, r2
 8004e6a:	e7bc      	b.n	8004de6 <_printf_i+0x146>
 8004e6c:	6833      	ldr	r3, [r6, #0]
 8004e6e:	1d1a      	adds	r2, r3, #4
 8004e70:	6032      	str	r2, [r6, #0]
 8004e72:	681e      	ldr	r6, [r3, #0]
 8004e74:	6862      	ldr	r2, [r4, #4]
 8004e76:	2100      	movs	r1, #0
 8004e78:	4630      	mov	r0, r6
 8004e7a:	f7fb f9e1 	bl	8000240 <memchr>
 8004e7e:	b108      	cbz	r0, 8004e84 <_printf_i+0x1e4>
 8004e80:	1b80      	subs	r0, r0, r6
 8004e82:	6060      	str	r0, [r4, #4]
 8004e84:	6863      	ldr	r3, [r4, #4]
 8004e86:	6123      	str	r3, [r4, #16]
 8004e88:	2300      	movs	r3, #0
 8004e8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e8e:	e7aa      	b.n	8004de6 <_printf_i+0x146>
 8004e90:	6923      	ldr	r3, [r4, #16]
 8004e92:	4632      	mov	r2, r6
 8004e94:	4649      	mov	r1, r9
 8004e96:	4640      	mov	r0, r8
 8004e98:	47d0      	blx	sl
 8004e9a:	3001      	adds	r0, #1
 8004e9c:	d0ad      	beq.n	8004dfa <_printf_i+0x15a>
 8004e9e:	6823      	ldr	r3, [r4, #0]
 8004ea0:	079b      	lsls	r3, r3, #30
 8004ea2:	d413      	bmi.n	8004ecc <_printf_i+0x22c>
 8004ea4:	68e0      	ldr	r0, [r4, #12]
 8004ea6:	9b03      	ldr	r3, [sp, #12]
 8004ea8:	4298      	cmp	r0, r3
 8004eaa:	bfb8      	it	lt
 8004eac:	4618      	movlt	r0, r3
 8004eae:	e7a6      	b.n	8004dfe <_printf_i+0x15e>
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	4632      	mov	r2, r6
 8004eb4:	4649      	mov	r1, r9
 8004eb6:	4640      	mov	r0, r8
 8004eb8:	47d0      	blx	sl
 8004eba:	3001      	adds	r0, #1
 8004ebc:	d09d      	beq.n	8004dfa <_printf_i+0x15a>
 8004ebe:	3501      	adds	r5, #1
 8004ec0:	68e3      	ldr	r3, [r4, #12]
 8004ec2:	9903      	ldr	r1, [sp, #12]
 8004ec4:	1a5b      	subs	r3, r3, r1
 8004ec6:	42ab      	cmp	r3, r5
 8004ec8:	dcf2      	bgt.n	8004eb0 <_printf_i+0x210>
 8004eca:	e7eb      	b.n	8004ea4 <_printf_i+0x204>
 8004ecc:	2500      	movs	r5, #0
 8004ece:	f104 0619 	add.w	r6, r4, #25
 8004ed2:	e7f5      	b.n	8004ec0 <_printf_i+0x220>
 8004ed4:	08005659 	.word	0x08005659
 8004ed8:	0800566a 	.word	0x0800566a

08004edc <__sflush_r>:
 8004edc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ee2:	0716      	lsls	r6, r2, #28
 8004ee4:	4605      	mov	r5, r0
 8004ee6:	460c      	mov	r4, r1
 8004ee8:	d454      	bmi.n	8004f94 <__sflush_r+0xb8>
 8004eea:	684b      	ldr	r3, [r1, #4]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	dc02      	bgt.n	8004ef6 <__sflush_r+0x1a>
 8004ef0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	dd48      	ble.n	8004f88 <__sflush_r+0xac>
 8004ef6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004ef8:	2e00      	cmp	r6, #0
 8004efa:	d045      	beq.n	8004f88 <__sflush_r+0xac>
 8004efc:	2300      	movs	r3, #0
 8004efe:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004f02:	682f      	ldr	r7, [r5, #0]
 8004f04:	6a21      	ldr	r1, [r4, #32]
 8004f06:	602b      	str	r3, [r5, #0]
 8004f08:	d030      	beq.n	8004f6c <__sflush_r+0x90>
 8004f0a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004f0c:	89a3      	ldrh	r3, [r4, #12]
 8004f0e:	0759      	lsls	r1, r3, #29
 8004f10:	d505      	bpl.n	8004f1e <__sflush_r+0x42>
 8004f12:	6863      	ldr	r3, [r4, #4]
 8004f14:	1ad2      	subs	r2, r2, r3
 8004f16:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004f18:	b10b      	cbz	r3, 8004f1e <__sflush_r+0x42>
 8004f1a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004f1c:	1ad2      	subs	r2, r2, r3
 8004f1e:	2300      	movs	r3, #0
 8004f20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004f22:	6a21      	ldr	r1, [r4, #32]
 8004f24:	4628      	mov	r0, r5
 8004f26:	47b0      	blx	r6
 8004f28:	1c43      	adds	r3, r0, #1
 8004f2a:	89a3      	ldrh	r3, [r4, #12]
 8004f2c:	d106      	bne.n	8004f3c <__sflush_r+0x60>
 8004f2e:	6829      	ldr	r1, [r5, #0]
 8004f30:	291d      	cmp	r1, #29
 8004f32:	d82b      	bhi.n	8004f8c <__sflush_r+0xb0>
 8004f34:	4a28      	ldr	r2, [pc, #160]	@ (8004fd8 <__sflush_r+0xfc>)
 8004f36:	40ca      	lsrs	r2, r1
 8004f38:	07d6      	lsls	r6, r2, #31
 8004f3a:	d527      	bpl.n	8004f8c <__sflush_r+0xb0>
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	6062      	str	r2, [r4, #4]
 8004f40:	04d9      	lsls	r1, r3, #19
 8004f42:	6922      	ldr	r2, [r4, #16]
 8004f44:	6022      	str	r2, [r4, #0]
 8004f46:	d504      	bpl.n	8004f52 <__sflush_r+0x76>
 8004f48:	1c42      	adds	r2, r0, #1
 8004f4a:	d101      	bne.n	8004f50 <__sflush_r+0x74>
 8004f4c:	682b      	ldr	r3, [r5, #0]
 8004f4e:	b903      	cbnz	r3, 8004f52 <__sflush_r+0x76>
 8004f50:	6560      	str	r0, [r4, #84]	@ 0x54
 8004f52:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004f54:	602f      	str	r7, [r5, #0]
 8004f56:	b1b9      	cbz	r1, 8004f88 <__sflush_r+0xac>
 8004f58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004f5c:	4299      	cmp	r1, r3
 8004f5e:	d002      	beq.n	8004f66 <__sflush_r+0x8a>
 8004f60:	4628      	mov	r0, r5
 8004f62:	f7ff fbef 	bl	8004744 <_free_r>
 8004f66:	2300      	movs	r3, #0
 8004f68:	6363      	str	r3, [r4, #52]	@ 0x34
 8004f6a:	e00d      	b.n	8004f88 <__sflush_r+0xac>
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	4628      	mov	r0, r5
 8004f70:	47b0      	blx	r6
 8004f72:	4602      	mov	r2, r0
 8004f74:	1c50      	adds	r0, r2, #1
 8004f76:	d1c9      	bne.n	8004f0c <__sflush_r+0x30>
 8004f78:	682b      	ldr	r3, [r5, #0]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d0c6      	beq.n	8004f0c <__sflush_r+0x30>
 8004f7e:	2b1d      	cmp	r3, #29
 8004f80:	d001      	beq.n	8004f86 <__sflush_r+0xaa>
 8004f82:	2b16      	cmp	r3, #22
 8004f84:	d11d      	bne.n	8004fc2 <__sflush_r+0xe6>
 8004f86:	602f      	str	r7, [r5, #0]
 8004f88:	2000      	movs	r0, #0
 8004f8a:	e021      	b.n	8004fd0 <__sflush_r+0xf4>
 8004f8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f90:	b21b      	sxth	r3, r3
 8004f92:	e01a      	b.n	8004fca <__sflush_r+0xee>
 8004f94:	690f      	ldr	r7, [r1, #16]
 8004f96:	2f00      	cmp	r7, #0
 8004f98:	d0f6      	beq.n	8004f88 <__sflush_r+0xac>
 8004f9a:	0793      	lsls	r3, r2, #30
 8004f9c:	680e      	ldr	r6, [r1, #0]
 8004f9e:	bf08      	it	eq
 8004fa0:	694b      	ldreq	r3, [r1, #20]
 8004fa2:	600f      	str	r7, [r1, #0]
 8004fa4:	bf18      	it	ne
 8004fa6:	2300      	movne	r3, #0
 8004fa8:	1bf6      	subs	r6, r6, r7
 8004faa:	608b      	str	r3, [r1, #8]
 8004fac:	2e00      	cmp	r6, #0
 8004fae:	ddeb      	ble.n	8004f88 <__sflush_r+0xac>
 8004fb0:	6a21      	ldr	r1, [r4, #32]
 8004fb2:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004fb6:	4633      	mov	r3, r6
 8004fb8:	463a      	mov	r2, r7
 8004fba:	4628      	mov	r0, r5
 8004fbc:	47e0      	blx	ip
 8004fbe:	2800      	cmp	r0, #0
 8004fc0:	dc07      	bgt.n	8004fd2 <__sflush_r+0xf6>
 8004fc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004fca:	81a3      	strh	r3, [r4, #12]
 8004fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8004fd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fd2:	4407      	add	r7, r0
 8004fd4:	1a36      	subs	r6, r6, r0
 8004fd6:	e7e9      	b.n	8004fac <__sflush_r+0xd0>
 8004fd8:	20400001 	.word	0x20400001

08004fdc <_fflush_r>:
 8004fdc:	b538      	push	{r3, r4, r5, lr}
 8004fde:	690b      	ldr	r3, [r1, #16]
 8004fe0:	4605      	mov	r5, r0
 8004fe2:	460c      	mov	r4, r1
 8004fe4:	b913      	cbnz	r3, 8004fec <_fflush_r+0x10>
 8004fe6:	2500      	movs	r5, #0
 8004fe8:	4628      	mov	r0, r5
 8004fea:	bd38      	pop	{r3, r4, r5, pc}
 8004fec:	b118      	cbz	r0, 8004ff6 <_fflush_r+0x1a>
 8004fee:	6a03      	ldr	r3, [r0, #32]
 8004ff0:	b90b      	cbnz	r3, 8004ff6 <_fflush_r+0x1a>
 8004ff2:	f7ff f8db 	bl	80041ac <__sinit>
 8004ff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d0f3      	beq.n	8004fe6 <_fflush_r+0xa>
 8004ffe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005000:	07d0      	lsls	r0, r2, #31
 8005002:	d404      	bmi.n	800500e <_fflush_r+0x32>
 8005004:	0599      	lsls	r1, r3, #22
 8005006:	d402      	bmi.n	800500e <_fflush_r+0x32>
 8005008:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800500a:	f7ff fb8a 	bl	8004722 <__retarget_lock_acquire_recursive>
 800500e:	4628      	mov	r0, r5
 8005010:	4621      	mov	r1, r4
 8005012:	f7ff ff63 	bl	8004edc <__sflush_r>
 8005016:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005018:	07da      	lsls	r2, r3, #31
 800501a:	4605      	mov	r5, r0
 800501c:	d4e4      	bmi.n	8004fe8 <_fflush_r+0xc>
 800501e:	89a3      	ldrh	r3, [r4, #12]
 8005020:	059b      	lsls	r3, r3, #22
 8005022:	d4e1      	bmi.n	8004fe8 <_fflush_r+0xc>
 8005024:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005026:	f7ff fb7d 	bl	8004724 <__retarget_lock_release_recursive>
 800502a:	e7dd      	b.n	8004fe8 <_fflush_r+0xc>

0800502c <__swhatbuf_r>:
 800502c:	b570      	push	{r4, r5, r6, lr}
 800502e:	460c      	mov	r4, r1
 8005030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005034:	2900      	cmp	r1, #0
 8005036:	b096      	sub	sp, #88	@ 0x58
 8005038:	4615      	mov	r5, r2
 800503a:	461e      	mov	r6, r3
 800503c:	da0d      	bge.n	800505a <__swhatbuf_r+0x2e>
 800503e:	89a3      	ldrh	r3, [r4, #12]
 8005040:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005044:	f04f 0100 	mov.w	r1, #0
 8005048:	bf14      	ite	ne
 800504a:	2340      	movne	r3, #64	@ 0x40
 800504c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005050:	2000      	movs	r0, #0
 8005052:	6031      	str	r1, [r6, #0]
 8005054:	602b      	str	r3, [r5, #0]
 8005056:	b016      	add	sp, #88	@ 0x58
 8005058:	bd70      	pop	{r4, r5, r6, pc}
 800505a:	466a      	mov	r2, sp
 800505c:	f000 f848 	bl	80050f0 <_fstat_r>
 8005060:	2800      	cmp	r0, #0
 8005062:	dbec      	blt.n	800503e <__swhatbuf_r+0x12>
 8005064:	9901      	ldr	r1, [sp, #4]
 8005066:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800506a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800506e:	4259      	negs	r1, r3
 8005070:	4159      	adcs	r1, r3
 8005072:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005076:	e7eb      	b.n	8005050 <__swhatbuf_r+0x24>

08005078 <__smakebuf_r>:
 8005078:	898b      	ldrh	r3, [r1, #12]
 800507a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800507c:	079d      	lsls	r5, r3, #30
 800507e:	4606      	mov	r6, r0
 8005080:	460c      	mov	r4, r1
 8005082:	d507      	bpl.n	8005094 <__smakebuf_r+0x1c>
 8005084:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005088:	6023      	str	r3, [r4, #0]
 800508a:	6123      	str	r3, [r4, #16]
 800508c:	2301      	movs	r3, #1
 800508e:	6163      	str	r3, [r4, #20]
 8005090:	b003      	add	sp, #12
 8005092:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005094:	ab01      	add	r3, sp, #4
 8005096:	466a      	mov	r2, sp
 8005098:	f7ff ffc8 	bl	800502c <__swhatbuf_r>
 800509c:	9f00      	ldr	r7, [sp, #0]
 800509e:	4605      	mov	r5, r0
 80050a0:	4639      	mov	r1, r7
 80050a2:	4630      	mov	r0, r6
 80050a4:	f7ff fbc2 	bl	800482c <_malloc_r>
 80050a8:	b948      	cbnz	r0, 80050be <__smakebuf_r+0x46>
 80050aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050ae:	059a      	lsls	r2, r3, #22
 80050b0:	d4ee      	bmi.n	8005090 <__smakebuf_r+0x18>
 80050b2:	f023 0303 	bic.w	r3, r3, #3
 80050b6:	f043 0302 	orr.w	r3, r3, #2
 80050ba:	81a3      	strh	r3, [r4, #12]
 80050bc:	e7e2      	b.n	8005084 <__smakebuf_r+0xc>
 80050be:	89a3      	ldrh	r3, [r4, #12]
 80050c0:	6020      	str	r0, [r4, #0]
 80050c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050c6:	81a3      	strh	r3, [r4, #12]
 80050c8:	9b01      	ldr	r3, [sp, #4]
 80050ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80050ce:	b15b      	cbz	r3, 80050e8 <__smakebuf_r+0x70>
 80050d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050d4:	4630      	mov	r0, r6
 80050d6:	f000 f81d 	bl	8005114 <_isatty_r>
 80050da:	b128      	cbz	r0, 80050e8 <__smakebuf_r+0x70>
 80050dc:	89a3      	ldrh	r3, [r4, #12]
 80050de:	f023 0303 	bic.w	r3, r3, #3
 80050e2:	f043 0301 	orr.w	r3, r3, #1
 80050e6:	81a3      	strh	r3, [r4, #12]
 80050e8:	89a3      	ldrh	r3, [r4, #12]
 80050ea:	431d      	orrs	r5, r3
 80050ec:	81a5      	strh	r5, [r4, #12]
 80050ee:	e7cf      	b.n	8005090 <__smakebuf_r+0x18>

080050f0 <_fstat_r>:
 80050f0:	b538      	push	{r3, r4, r5, lr}
 80050f2:	4d07      	ldr	r5, [pc, #28]	@ (8005110 <_fstat_r+0x20>)
 80050f4:	2300      	movs	r3, #0
 80050f6:	4604      	mov	r4, r0
 80050f8:	4608      	mov	r0, r1
 80050fa:	4611      	mov	r1, r2
 80050fc:	602b      	str	r3, [r5, #0]
 80050fe:	f7fb fe0f 	bl	8000d20 <_fstat>
 8005102:	1c43      	adds	r3, r0, #1
 8005104:	d102      	bne.n	800510c <_fstat_r+0x1c>
 8005106:	682b      	ldr	r3, [r5, #0]
 8005108:	b103      	cbz	r3, 800510c <_fstat_r+0x1c>
 800510a:	6023      	str	r3, [r4, #0]
 800510c:	bd38      	pop	{r3, r4, r5, pc}
 800510e:	bf00      	nop
 8005110:	20000310 	.word	0x20000310

08005114 <_isatty_r>:
 8005114:	b538      	push	{r3, r4, r5, lr}
 8005116:	4d06      	ldr	r5, [pc, #24]	@ (8005130 <_isatty_r+0x1c>)
 8005118:	2300      	movs	r3, #0
 800511a:	4604      	mov	r4, r0
 800511c:	4608      	mov	r0, r1
 800511e:	602b      	str	r3, [r5, #0]
 8005120:	f7fb fe0d 	bl	8000d3e <_isatty>
 8005124:	1c43      	adds	r3, r0, #1
 8005126:	d102      	bne.n	800512e <_isatty_r+0x1a>
 8005128:	682b      	ldr	r3, [r5, #0]
 800512a:	b103      	cbz	r3, 800512e <_isatty_r+0x1a>
 800512c:	6023      	str	r3, [r4, #0]
 800512e:	bd38      	pop	{r3, r4, r5, pc}
 8005130:	20000310 	.word	0x20000310

08005134 <_sbrk_r>:
 8005134:	b538      	push	{r3, r4, r5, lr}
 8005136:	4d06      	ldr	r5, [pc, #24]	@ (8005150 <_sbrk_r+0x1c>)
 8005138:	2300      	movs	r3, #0
 800513a:	4604      	mov	r4, r0
 800513c:	4608      	mov	r0, r1
 800513e:	602b      	str	r3, [r5, #0]
 8005140:	f7fb fe14 	bl	8000d6c <_sbrk>
 8005144:	1c43      	adds	r3, r0, #1
 8005146:	d102      	bne.n	800514e <_sbrk_r+0x1a>
 8005148:	682b      	ldr	r3, [r5, #0]
 800514a:	b103      	cbz	r3, 800514e <_sbrk_r+0x1a>
 800514c:	6023      	str	r3, [r4, #0]
 800514e:	bd38      	pop	{r3, r4, r5, pc}
 8005150:	20000310 	.word	0x20000310

08005154 <_init>:
 8005154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005156:	bf00      	nop
 8005158:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800515a:	bc08      	pop	{r3}
 800515c:	469e      	mov	lr, r3
 800515e:	4770      	bx	lr

08005160 <_fini>:
 8005160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005162:	bf00      	nop
 8005164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005166:	bc08      	pop	{r3}
 8005168:	469e      	mov	lr, r3
 800516a:	4770      	bx	lr
