0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/User/Desktop/Logic-Design-Lab/Lab1/lab_1_2/lab_1_2.sim/sim_1/behav/xsim/glbl.v,1646224016,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/Logic-Design-Lab/Lab1/lab_1_2/lab_1_2.srcs/sim_1/new/adder_sub.v,1646224016,verilog,,,,addig_sim,,,,,,,,
C:/Users/User/Desktop/Logic-Design-Lab/Lab1/lab_1_2/lab_1_2.srcs/sources_1/new/lab_1_2.v,1646224016,verilog,,C:/Users/User/Desktop/Logic-Design-Lab/Lab1/lab_1_2/lab_1_2.srcs/sim_1/new/adder_sub.v,,full_adder;ripple_carry_adder_subtractor,,,,,,,,
