half_addr dir

dut_src --> design file 
sim_dirc --> flist and Makefile
tb_src --> testbench file

Run command :

cd sim_dir
make vlt
