INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Uni/EEE4022S/FPGAProjectTesting/MathematicOperations/MathematicOperations.sim/sim_1/synth/func/xsim/AdderTB_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module implementation
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Uni/EEE4022S/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sim_1/new/AdderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Uni/EEE4022S/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sim_1/imports/new/multiplierTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplierTB
