bram.v,verilog,xil_defaultlib,../../../../E300ArtyDevKitFPGAChip.srcs/sources_1/ip/bram/sim/bram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
