This folder contain the implementation of RAM similar to the adder to demonstrate the file handling testbench in sequential circuit
