<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32_CMSIS: C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_pwr.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32_CMSIS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f10x__pwr_8c_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f10x_pwr.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f10x__pwr_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f10x__pwr_8h.html">stm32f10x_pwr.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f10x__rcc_8h.html">stm32f10x_rcc.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* --------- PWR registers bit address in the alias region ---------- */</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group___p_w_r___private___defines.html#ga7f88bce73931300319824f22578f90de">   48</a></span>&#160;<span class="preprocessor">#define PWR_OFFSET               (PWR_BASE - PERIPH_BASE)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* --- CR Register ---*/</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* Alias word address of DBP bit */</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___p_w_r___private___defines.html#gafa1d3d0ea72132df651c76fc1bdffffc">   53</a></span>&#160;<span class="preprocessor">#define CR_OFFSET                (PWR_OFFSET + 0x00)</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___p_w_r___private___defines.html#ga36ff45d972bf94f31f172fd53cf44d23">   54</a></span>&#160;<span class="preprocessor">#define DBP_BitNumber            0x08</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___p_w_r___private___defines.html#ga799ab60bdbcfc1076cf2d7f206d09b0c">   55</a></span>&#160;<span class="preprocessor">#define CR_DBP_BB                (PERIPH_BB_BASE + (CR_OFFSET * 32) + (DBP_BitNumber * 4))</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Alias word address of PVDE bit */</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___p_w_r___private___defines.html#ga17d618eb800c401ef9c6789c9374eaf8">   58</a></span>&#160;<span class="preprocessor">#define PVDE_BitNumber           0x04</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___p_w_r___private___defines.html#ga49f51ef8285a6be76fd204d49a00709c">   59</a></span>&#160;<span class="preprocessor">#define CR_PVDE_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PVDE_BitNumber * 4))</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* --- CSR Register ---*/</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Alias word address of EWUP bit */</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___p_w_r___private___defines.html#ga984cbe73312b6d3d355c5053763d499a">   64</a></span>&#160;<span class="preprocessor">#define CSR_OFFSET               (PWR_OFFSET + 0x04)</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___p_w_r___private___defines.html#ga94fe0520e8f9b71fa2b99c0565ec70ea">   65</a></span>&#160;<span class="preprocessor">#define EWUP_BitNumber           0x08</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___p_w_r___private___defines.html#gaaff864595f697850b19173b0bca991b0">   66</a></span>&#160;<span class="preprocessor">#define CSR_EWUP_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP_BitNumber * 4))</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* ------------------ PWR registers bit mask ------------------------ */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* CR register bit mask */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___p_w_r___private___defines.html#ga8ee6bf9218f3c476629dd9ee70deef21">   71</a></span>&#160;<span class="preprocessor">#define CR_DS_MASK               ((uint32_t)0xFFFFFFFC)</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___p_w_r___private___defines.html#gac4a30eebdd1d292331a578b189962e77">   72</a></span>&#160;<span class="preprocessor">#define CR_PLS_MASK              ((uint32_t)0xFFFFFF1F)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___p_w_r___private___functions.html#gad03a0aac7bc3bc3a9fd012f3769a6990">  112</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___p_w_r___private___functions.html#gad03a0aac7bc3bc3a9fd012f3769a6990">PWR_DeInit</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;{</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="group___r_c_c___exported___functions.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___a_p_b1__peripheral.html#ga59ae4e17d5b35a934b1614f8ee883834">RCC_APB1Periph_PWR</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="group___r_c_c___exported___functions.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___a_p_b1__peripheral.html#ga59ae4e17d5b35a934b1614f8ee883834">RCC_APB1Periph_PWR</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;}</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___p_w_r___private___functions.html#ga0741aea35572b1a75f82b74de12df800">  124</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___p_w_r___private___functions.html#ga0741aea35572b1a75f82b74de12df800">PWR_BackupAccessCmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;{</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___p_w_r___private___defines.html#ga799ab60bdbcfc1076cf2d7f206d09b0c">CR_DBP_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;}</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___p_w_r___private___functions.html#ga42cad476b816e0a33594a933b3ed1acd">  137</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___p_w_r___private___functions.html#ga42cad476b816e0a33594a933b3ed1acd">PWR_PVDCmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___p_w_r___private___defines.html#ga49f51ef8285a6be76fd204d49a00709c">CR_PVDE_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;}</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___p_w_r___private___functions.html#ga237c143ef6aa55abb8049fa7bf24ab8f">  158</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___p_w_r___private___functions.html#ga237c143ef6aa55abb8049fa7bf24ab8f">PWR_PVDLevelConfig</a>(uint32_t PWR_PVDLevel)</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;{</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___p_v_d__detection__level.html#gabac4485a57abc97aad91eaa0b65ae927">IS_PWR_PVD_LEVEL</a>(PWR_PVDLevel));</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="comment">/* Clear PLS[7:5] bits */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  tmpreg &amp;= <a class="code" href="group___p_w_r___private___defines.html#gac4a30eebdd1d292331a578b189962e77">CR_PLS_MASK</a>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">/* Set PLS[7:5] bits according to PWR_PVDLevel value */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  tmpreg |= PWR_PVDLevel;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR = tmpreg;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;}</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___p_w_r___private___functions.html#gae5fd6f9336ef8c60d5483651cb0d1a00">  178</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___p_w_r___private___functions.html#gae5fd6f9336ef8c60d5483651cb0d1a00">PWR_WakeUpPinCmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;{</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  *(<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___p_w_r___private___defines.html#gaaff864595f697850b19173b0bca991b0">CSR_EWUP_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;}</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___p_w_r___private___functions.html#ga694676ac06a9baf50eae45adae0118ab">  197</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___p_w_r___private___functions.html#ga694676ac06a9baf50eae45adae0118ab">PWR_EnterSTOPMode</a>(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;{</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___regulator__state__is___s_t_o_p__mode.html#ga03c105070272141c0bab5f2b74469072">IS_PWR_REGULATOR</a>(PWR_Regulator));</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___s_t_o_p__mode__entry.html#ga4a94eb1f400dec6e486fbc229cbea8a0">IS_PWR_STOP_ENTRY</a>(PWR_STOPEntry));</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  </div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="comment">/* Select the regulator state in STOP mode ---------------------------------*/</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="comment">/* Clear PDDS and LPDS bits */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  tmpreg &amp;= <a class="code" href="group___p_w_r___private___defines.html#ga8ee6bf9218f3c476629dd9ee70deef21">CR_DS_MASK</a>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">/* Set LPDS bit according to PWR_Regulator value */</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  tmpreg |= PWR_Regulator;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR = tmpreg;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="comment">/* Set SLEEPDEEP bit of Cortex System Control Register */</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92">SCB_SCR_SLEEPDEEP</a>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  </div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">/* Select STOP mode entry --------------------------------------------------*/</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordflow">if</span>(PWR_STOPEntry == <a class="code" href="group___s_t_o_p__mode__entry.html#gaa1e1362f3d0b93e8f5f674e18cfc96c4">PWR_STOPEntry_WFI</a>)</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  {   </div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="comment">/* Request Wait For Interrupt */</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#gad23bf2b78a9a4524157c9de0d30b7448">__WFI</a>();</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  }</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="comment">/* Request Wait For Event */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#gaac6cc7dd4325d9cb40d3290fa5244b3d">__WFE</a>();</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  }</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  </div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">/* Reset SLEEPDEEP bit of Cortex System Control Register */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR &amp;= (uint32_t)~((uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92">SCB_SCR_SLEEPDEEP</a>);  </div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;}</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___p_w_r___private___functions.html#ga00ddae00a9c327b81b24d2597b0052f3">  236</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___p_w_r___private___functions.html#ga00ddae00a9c327b81b24d2597b0052f3">PWR_EnterSTANDBYMode</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;{</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="comment">/* Clear Wake-up flag */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="comment">/* Select STANDBY mode */</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">/* Set SLEEPDEEP bit of Cortex System Control Register */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92">SCB_SCR_SLEEPDEEP</a>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* This option is used to ensure that store operations are completed */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM   )</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  __force_stores();</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="comment">/* Request Wait For Interrupt */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#gad23bf2b78a9a4524157c9de0d30b7448">__WFI</a>();</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;}</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___p_w_r___private___functions.html#gaa980163a4d83304280ee34942464b4ec">  261</a></span>&#160;<a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code" href="group___p_w_r___private___functions.html#gaa980163a4d83304280ee34942464b4ec">PWR_GetFlagStatus</a>(uint32_t PWR_FLAG)</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;{</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___p_w_r___flag.html#gadc822638d0dd52d2f920808dd96c00a1">IS_PWR_GET_FLAG</a>(PWR_FLAG));</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  </div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR &amp; PWR_FLAG) != (uint32_t)<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  {</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  }</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  {</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  }</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="comment">/* Return the flag status */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;}</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___p_w_r___private___functions.html#ga01c4b2fbd16514b993324e101c3ddf7c">  287</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___p_w_r___private___functions.html#ga01c4b2fbd16514b993324e101c3ddf7c">PWR_ClearFlag</a>(uint32_t PWR_FLAG)</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;{</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___p_w_r___flag.html#ga36d35a770e683e4a0baf3aac350fcb5a">IS_PWR_CLEAR_FLAG</a>(PWR_FLAG));</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;         </div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |=  PWR_FLAG &lt;&lt; 2;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;}</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___p_w_r___flag_html_gadc822638d0dd52d2f920808dd96c00a1"><div class="ttname"><a href="group___p_w_r___flag.html#gadc822638d0dd52d2f920808dd96c00a1">IS_PWR_GET_FLAG</a></div><div class="ttdeci">#define IS_PWR_GET_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8h_source.html#l00105">stm32f10x_pwr.h:105</a></div></div>
<div class="ttc" id="group___p_w_r___private___functions_html_gae5fd6f9336ef8c60d5483651cb0d1a00"><div class="ttname"><a href="group___p_w_r___private___functions.html#gae5fd6f9336ef8c60d5483651cb0d1a00">PWR_WakeUpPinCmd</a></div><div class="ttdeci">void PWR_WakeUpPinCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the WakeUp Pin functionality. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8c_source.html#l00178">stm32f10x_pwr.c:178</a></div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00519">stm32f10x.h:519</a></div></div>
<div class="ttc" id="stm32f10x__pwr_8h_html"><div class="ttname"><a href="stm32f10x__pwr_8h.html">stm32f10x_pwr.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the PWR firmware library. </div></div>
<div class="ttc" id="group___s_t_o_p__mode__entry_html_ga4a94eb1f400dec6e486fbc229cbea8a0"><div class="ttname"><a href="group___s_t_o_p__mode__entry.html#ga4a94eb1f400dec6e486fbc229cbea8a0">IS_PWR_STOP_ENTRY</a></div><div class="ttdeci">#define IS_PWR_STOP_ENTRY(ENTRY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8h_source.html#l00092">stm32f10x_pwr.h:92</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac4f4f02bfc91aef800b88fa58329cb92"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92">SCB_SCR_SLEEPDEEP</a></div><div class="ttdeci">#define SCB_SCR_SLEEPDEEP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l03182">stm32f10x.h:3182</a></div></div>
<div class="ttc" id="group___p_w_r___private___defines_html_ga49f51ef8285a6be76fd204d49a00709c"><div class="ttname"><a href="group___p_w_r___private___defines.html#ga49f51ef8285a6be76fd204d49a00709c">CR_PVDE_BB</a></div><div class="ttdeci">#define CR_PVDE_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8c_source.html#l00059">stm32f10x_pwr.c:59</a></div></div>
<div class="ttc" id="group___p_v_d__detection__level_html_gabac4485a57abc97aad91eaa0b65ae927"><div class="ttname"><a href="group___p_v_d__detection__level.html#gabac4485a57abc97aad91eaa0b65ae927">IS_PWR_PVD_LEVEL</a></div><div class="ttdeci">#define IS_PWR_PVD_LEVEL(LEVEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8h_source.html#l00066">stm32f10x_pwr.h:66</a></div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00519">stm32f10x.h:519</a></div></div>
<div class="ttc" id="group___p_w_r___private___defines_html_ga8ee6bf9218f3c476629dd9ee70deef21"><div class="ttname"><a href="group___p_w_r___private___defines.html#ga8ee6bf9218f3c476629dd9ee70deef21">CR_DS_MASK</a></div><div class="ttdeci">#define CR_DS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8c_source.html#l00071">stm32f10x_pwr.c:71</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8c8075e98772470804c9e3fe74984115"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a></div><div class="ttdeci">#define PWR_CR_PDDS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01496">stm32f10x.h:1496</a></div></div>
<div class="ttc" id="group___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00521">stm32f10x.h:521</a></div></div>
<div class="ttc" id="group___p_w_r___private___functions_html_ga237c143ef6aa55abb8049fa7bf24ab8f"><div class="ttname"><a href="group___p_w_r___private___functions.html#ga237c143ef6aa55abb8049fa7bf24ab8f">PWR_PVDLevelConfig</a></div><div class="ttdeci">void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)</div><div class="ttdoc">Configures the voltage threshold detected by the Power Voltage Detector(PVD). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8c_source.html#l00158">stm32f10x_pwr.c:158</a></div></div>
<div class="ttc" id="group___p_w_r___private___functions_html_ga0741aea35572b1a75f82b74de12df800"><div class="ttname"><a href="group___p_w_r___private___functions.html#ga0741aea35572b1a75f82b74de12df800">PWR_BackupAccessCmd</a></div><div class="ttdeci">void PWR_BackupAccessCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables access to the RTC and backup registers. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8c_source.html#l00124">stm32f10x_pwr.c:124</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00221">core_cm0.h:221</a></div></div>
<div class="ttc" id="group___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00519">stm32f10x.h:519</a></div></div>
<div class="ttc" id="group___s_t_o_p__mode__entry_html_gaa1e1362f3d0b93e8f5f674e18cfc96c4"><div class="ttname"><a href="group___s_t_o_p__mode__entry.html#gaa1e1362f3d0b93e8f5f674e18cfc96c4">PWR_STOPEntry_WFI</a></div><div class="ttdeci">#define PWR_STOPEntry_WFI</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8h_source.html#l00090">stm32f10x_pwr.h:90</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00595">core_cm0.h:595</a></div></div>
<div class="ttc" id="group___r_c_c___exported___functions_html_gab197ae4369c10b92640a733b40ed2801"><div class="ttname"><a href="group___r_c_c___exported___functions.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases Low Speed APB (APB1) peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8c_source.html#l01216">stm32f10x_rcc.c:1216</a></div></div>
<div class="ttc" id="group___p_w_r___private___defines_html_gac4a30eebdd1d292331a578b189962e77"><div class="ttname"><a href="group___p_w_r___private___defines.html#gac4a30eebdd1d292331a578b189962e77">CR_PLS_MASK</a></div><div class="ttdeci">#define CR_PLS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8c_source.html#l00072">stm32f10x_pwr.c:72</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga04651c526497822a859942b928e57f8e"><div class="ttname"><a href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a></div><div class="ttdeci">#define PWR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01403">stm32f10x.h:1403</a></div></div>
<div class="ttc" id="group___p_w_r___private___functions_html_gaa980163a4d83304280ee34942464b4ec"><div class="ttname"><a href="group___p_w_r___private___functions.html#gaa980163a4d83304280ee34942464b4ec">PWR_GetFlagStatus</a></div><div class="ttdeci">FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)</div><div class="ttdoc">Checks whether the specified PWR flag is set or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8c_source.html#l00261">stm32f10x_pwr.c:261</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3928de64f633b84770b1cfecea702fa7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a></div><div class="ttdeci">#define PWR_CR_CWUF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01497">stm32f10x.h:1497</a></div></div>
<div class="ttc" id="group___p_w_r___private___functions_html_ga01c4b2fbd16514b993324e101c3ddf7c"><div class="ttname"><a href="group___p_w_r___private___functions.html#ga01c4b2fbd16514b993324e101c3ddf7c">PWR_ClearFlag</a></div><div class="ttdeci">void PWR_ClearFlag(uint32_t PWR_FLAG)</div><div class="ttdoc">Clears the PWR&amp;#39;s pending flags. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8c_source.html#l00287">stm32f10x_pwr.c:287</a></div></div>
<div class="ttc" id="stm32f10x__rcc_8h_html"><div class="ttname"><a href="stm32f10x__rcc_8h.html">stm32f10x_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library. </div></div>
<div class="ttc" id="stm32f10x__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__conf_8h_source.html#l00072">stm32f10x_conf.h:72</a></div></div>
<div class="ttc" id="group___p_w_r___flag_html_ga36d35a770e683e4a0baf3aac350fcb5a"><div class="ttname"><a href="group___p_w_r___flag.html#ga36d35a770e683e4a0baf3aac350fcb5a">IS_PWR_CLEAR_FLAG</a></div><div class="ttdeci">#define IS_PWR_CLEAR_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8h_source.html#l00108">stm32f10x_pwr.h:108</a></div></div>
<div class="ttc" id="group___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00521">stm32f10x.h:521</a></div></div>
<div class="ttc" id="group___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00522">stm32f10x.h:522</a></div></div>
<div class="ttc" id="group___a_p_b1__peripheral_html_ga59ae4e17d5b35a934b1614f8ee883834"><div class="ttname"><a href="group___a_p_b1__peripheral.html#ga59ae4e17d5b35a934b1614f8ee883834">RCC_APB1Periph_PWR</a></div><div class="ttdeci">#define RCC_APB1Periph_PWR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__rcc_8h_source.html#l00550">stm32f10x_rcc.h:550</a></div></div>
<div class="ttc" id="group___p_w_r___private___functions_html_ga694676ac06a9baf50eae45adae0118ab"><div class="ttname"><a href="group___p_w_r___private___functions.html#ga694676ac06a9baf50eae45adae0118ab">PWR_EnterSTOPMode</a></div><div class="ttdeci">void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)</div><div class="ttdoc">Enters STOP mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8c_source.html#l00197">stm32f10x_pwr.c:197</a></div></div>
<div class="ttc" id="group___p_w_r___private___functions_html_gad03a0aac7bc3bc3a9fd012f3769a6990"><div class="ttname"><a href="group___p_w_r___private___functions.html#gad03a0aac7bc3bc3a9fd012f3769a6990">PWR_DeInit</a></div><div class="ttdeci">void PWR_DeInit(void)</div><div class="ttdoc">Deinitializes the PWR peripheral registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8c_source.html#l00112">stm32f10x_pwr.c:112</a></div></div>
<div class="ttc" id="group___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00521">stm32f10x.h:521</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___instruction_interface_html_gad23bf2b78a9a4524157c9de0d30b7448"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gad23bf2b78a9a4524157c9de0d30b7448">__WFI</a></div><div class="ttdeci">#define __WFI</div><div class="ttdoc">Wait For Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00320">cmsis_armcc.h:320</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___instruction_interface_html_gaac6cc7dd4325d9cb40d3290fa5244b3d"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gaac6cc7dd4325d9cb40d3290fa5244b3d">__WFE</a></div><div class="ttdeci">#define __WFE</div><div class="ttdoc">Wait For Event. </div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00328">cmsis_armcc.h:328</a></div></div>
<div class="ttc" id="group___p_w_r___private___defines_html_ga799ab60bdbcfc1076cf2d7f206d09b0c"><div class="ttname"><a href="group___p_w_r___private___defines.html#ga799ab60bdbcfc1076cf2d7f206d09b0c">CR_DBP_BB</a></div><div class="ttdeci">#define CR_DBP_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8c_source.html#l00055">stm32f10x_pwr.c:55</a></div></div>
<div class="ttc" id="group___p_w_r___private___functions_html_ga42cad476b816e0a33594a933b3ed1acd"><div class="ttname"><a href="group___p_w_r___private___functions.html#ga42cad476b816e0a33594a933b3ed1acd">PWR_PVDCmd</a></div><div class="ttdeci">void PWR_PVDCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Power Voltage Detector(PVD). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8c_source.html#l00137">stm32f10x_pwr.c:137</a></div></div>
<div class="ttc" id="group___p_w_r___private___functions_html_ga00ddae00a9c327b81b24d2597b0052f3"><div class="ttname"><a href="group___p_w_r___private___functions.html#ga00ddae00a9c327b81b24d2597b0052f3">PWR_EnterSTANDBYMode</a></div><div class="ttdeci">void PWR_EnterSTANDBYMode(void)</div><div class="ttdoc">Enters STANDBY mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8c_source.html#l00236">stm32f10x_pwr.c:236</a></div></div>
<div class="ttc" id="group___regulator__state__is___s_t_o_p__mode_html_ga03c105070272141c0bab5f2b74469072"><div class="ttname"><a href="group___regulator__state__is___s_t_o_p__mode.html#ga03c105070272141c0bab5f2b74469072">IS_PWR_REGULATOR</a></div><div class="ttdeci">#define IS_PWR_REGULATOR(REGULATOR)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8h_source.html#l00080">stm32f10x_pwr.h:80</a></div></div>
<div class="ttc" id="group___p_w_r___private___defines_html_gaaff864595f697850b19173b0bca991b0"><div class="ttname"><a href="group___p_w_r___private___defines.html#gaaff864595f697850b19173b0bca991b0">CSR_EWUP_BB</a></div><div class="ttdeci">#define CSR_EWUP_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__pwr_8c_source.html#l00066">stm32f10x_pwr.c:66</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d8b772108138bf796aaa3f7fe4e09294.html">sorc</a></li><li class="navelem"><a class="el" href="dir_d4c0d2a84ec81c12611b75e86cdf4784.html">system</a></li><li class="navelem"><a class="el" href="dir_c833da712e948f6a355b239225ed313c.html">src</a></li><li class="navelem"><a class="el" href="dir_5a697d396fb5f8837a397ab68dab737b.html">stm32f1-stdperiph</a></li><li class="navelem"><a class="el" href="stm32f10x__pwr_8c.html">stm32f10x_pwr.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
