{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598623542663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598623542669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 28 09:05:42 2020 " "Processing started: Fri Aug 28 09:05:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598623542669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623542669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fumpy_top -c fumpy_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fumpy_top -c fumpy_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623542669 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1598623544199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fumpy_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fumpy_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fumpy_top " "Found entity 1: fumpy_top" {  } { { "../rtl/fumpy_top.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623551695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623551695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/dff/dff_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/dff/dff_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_1b " "Found entity 1: dff_1b" {  } { { "../rtl/DFF/dff_1b.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/DFF/dff_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623551714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623551714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/posedgedect_single.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/posedgedect_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 posedgeDect_single " "Found entity 1: posedgeDect_single" {  } { { "../rtl/UART/posedgeDect_single.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/posedgeDect_single.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623551730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623551730 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_ram_interface_ctrl.sv(71) " "Verilog HDL information at FSM_ram_interface_ctrl.sv(71): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1598623551785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fsm_top/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fsm_top/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../rtl/FSM_top/FSM.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623551799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623551799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_TX " "Found entity 1: uart_TX" {  } { { "../rtl/UART/uart_TX.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/uart_TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623551816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623551816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_RX " "Found entity 1: uart_RX" {  } { { "../rtl/UART/uart_RX.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/uart_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623551833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623551833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/UART/uart.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623551850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623551850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/posedgedect.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/posedgedect.v" { { "Info" "ISGN_ENTITY_NAME" "1 posedgeDect " "Found entity 1: posedgeDect" {  } { { "../rtl/UART/posedgeDect.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/posedgeDect.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623551867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623551867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/negedgedect.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/uart/negedgedect.v" { { "Info" "ISGN_ENTITY_NAME" "1 negedgeDect " "Found entity 1: negedgeDect" {  } { { "../rtl/UART/negedgeDect.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/negedgeDect.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623551885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623551885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/seg/seg_led_static.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/seg/seg_led_static.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led_static " "Found entity 1: seg_led_static" {  } { { "../rtl/Seg/seg_led_static.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/Seg/seg_led_static.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623551907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623551907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/systolic_arr_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/systolic_arr_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_arr_ctrl " "Found entity 1: systolic_arr_ctrl" {  } { { "../rtl/PE/systolic_arr_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623551961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623551961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/systolic_arr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/systolic_arr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_arr " "Found entity 1: systolic_arr" {  } { { "../rtl/PE/systolic_arr.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623551987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623551987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "../rtl/PE/mult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623552003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "../rtl/PE/MAC.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/MAC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623552017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/fpmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/fpmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPmult " "Found entity 1: FPmult" {  } { { "../rtl/PE/FPmult.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/FPmult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623552034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/fpadd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/fpadd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPadd " "Found entity 1: FPadd" {  } { { "../rtl/PE/FPadd.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/FPadd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623552049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/accum.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pe/accum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accum " "Found entity 1: accum" {  } { { "../rtl/PE/accum.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/accum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623552066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/dff/dff_32b.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/dff/dff_32b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_32b " "Found entity 1: dff_32b" {  } { { "../rtl/DFF/dff_32b.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/DFF/dff_32b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623552087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_mult.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP32_mult_altfp_mult_nvo " "Found entity 1: FP32_mult_altfp_mult_nvo" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552146 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP32_mult " "Found entity 2: FP32_mult" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623552146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/ram/ram_32b_256.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/ram/ram_32b_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_32b_256 " "Found entity 1: RAM_32b_256" {  } { { "../rtl/RAM/RAM_32b_256.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623552163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../rtl/PLL/pll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PLL/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623552187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/ram/ram_32b_result.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/ram/ram_32b_result.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_32b_result " "Found entity 1: RAM_32b_result" {  } { { "../rtl/RAM/RAM_32b_result.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_result.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623552204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP32_accum " "Found entity 1: FP32_accum" {  } { { "../rtl/FP/FP32_accum.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623552218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp32_accum) " "Found design unit 1: dspba_library_package (fp32_accum)" {  } { { "../rtl/FP/FP32_accum/dspba_library_package.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623552737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../rtl/FP/FP32_accum/dspba_library.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552750 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../rtl/FP/FP32_accum/dspba_library.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552750 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../rtl/FP/FP32_accum/dspba_library.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552750 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../rtl/FP/FP32_accum/dspba_library.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552750 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../rtl/FP/FP32_accum/dspba_library.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552750 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../rtl/FP/FP32_accum/dspba_library.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623552750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum/fp32_accum_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/shuai/onedrive - uw-madison/fumpy/finalver/rtl/fp/fp32_accum/fp32_accum_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FP32_accum_0002-normal " "Found design unit 1: FP32_accum_0002-normal" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552766 ""} { "Info" "ISGN_ENTITY_NAME" "1 FP32_accum_0002 " "Found entity 1: FP32_accum_0002" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623552766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623552766 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FSM_uart_data_load.sv(79) " "Verilog HDL or VHDL warning at FSM_uart_data_load.sv(79): conditional expression evaluates to a constant" {  } { { "../rtl/FSM_top/FSM_uart_data_load.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_uart_data_load.sv" 79 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598623552777 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FSM_uart_data_load.sv(81) " "Verilog HDL or VHDL warning at FSM_uart_data_load.sv(81): conditional expression evaluates to a constant" {  } { { "../rtl/FSM_top/FSM_uart_data_load.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_uart_data_load.sv" 81 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598623552778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fumpy_top " "Elaborating entity \"fumpy_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598623553076 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fumpy_top.sv(72) " "Verilog HDL assignment warning at fumpy_top.sv(72): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/fumpy_top.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623553078 "|fumpy_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fumpy_top.sv(76) " "Verilog HDL assignment warning at fumpy_top.sv(76): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/fumpy_top.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623553078 "|fumpy_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fumpy_top.sv(80) " "Verilog HDL assignment warning at fumpy_top.sv(80): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/fumpy_top.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623553078 "|fumpy_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fumpy_top.sv(84) " "Verilog HDL assignment warning at fumpy_top.sv(84): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/fumpy_top.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623553078 "|fumpy_top"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_c_data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_c_data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598623553086 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_c_data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_c_data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598623553086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:myPLL " "Elaborating entity \"pll\" for hierarchy \"pll:myPLL\"" {  } { { "../rtl/fumpy_top.sv" "myPLL" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623553157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:myPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:myPLL\|altpll:altpll_component\"" {  } { { "../rtl/PLL/pll.v" "altpll_component" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PLL/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623553347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:myPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:myPLL\|altpll:altpll_component\"" {  } { { "../rtl/PLL/pll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PLL/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623553371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:myPLL\|altpll:altpll_component " "Instantiated megafunction \"pll:myPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553371 ""}  } { { "../rtl/PLL/pll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PLL/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598623553371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623553492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623553492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623553504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led_static seg_led_static:seg_display " "Elaborating entity \"seg_led_static\" for hierarchy \"seg_led_static:seg_display\"" {  } { { "../rtl/fumpy_top.sv" "seg_display" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623553557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:myUART " "Elaborating entity \"uart\" for hierarchy \"uart:myUART\"" {  } { { "../rtl/fumpy_top.sv" "myUART" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623553578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_RX uart:myUART\|uart_RX:myRX " "Elaborating entity \"uart_RX\" for hierarchy \"uart:myUART\|uart_RX:myRX\"" {  } { { "../rtl/UART/uart.sv" "myRX" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/uart.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623553598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_TX uart:myUART\|uart_TX:myTX " "Elaborating entity \"uart_TX\" for hierarchy \"uart:myUART\|uart_TX:myTX\"" {  } { { "../rtl/UART/uart.sv" "myTX" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/uart.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623553627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posedgeDect posedgeDect:uart_rx_posedgeDect " "Elaborating entity \"posedgeDect\" for hierarchy \"posedgeDect:uart_rx_posedgeDect\"" {  } { { "../rtl/fumpy_top.sv" "uart_rx_posedgeDect" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623553656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_32b_256 RAM_32b_256:ram_a0 " "Elaborating entity \"RAM_32b_256\" for hierarchy \"RAM_32b_256:ram_a0\"" {  } { { "../rtl/fumpy_top.sv" "ram_a0" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623553681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_32b_256:ram_a0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/RAM/RAM_32b_256.v" "altsyncram_component" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_256.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623553935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_32b_256:ram_a0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/RAM/RAM_32b_256.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_256.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623553954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_32b_256:ram_a0\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MAT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MAT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR1 " "Parameter \"outdata_aclr_a\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623553954 ""}  } { { "../rtl/RAM/RAM_32b_256.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_256.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598623553954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59i1 " "Found entity 1: altsyncram_59i1" {  } { { "db/altsyncram_59i1.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_59i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623554076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623554076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59i1 RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated " "Elaborating entity \"altsyncram_59i1\" for hierarchy \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623554087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dm92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dm92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dm92 " "Found entity 1: altsyncram_dm92" {  } { { "db/altsyncram_dm92.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_dm92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623554199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623554199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dm92 RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|altsyncram_dm92:altsyncram1 " "Elaborating entity \"altsyncram_dm92\" for hierarchy \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|altsyncram_dm92:altsyncram1\"" {  } { { "db/altsyncram_59i1.tdf" "altsyncram1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_59i1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623554215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_59i1.tdf" "mgl_prim2" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_59i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623554421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_59i1.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_59i1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623554447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623554448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623554448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623554448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1296126976 " "Parameter \"NODE_NAME\" = \"1296126976\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623554448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623554448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623554448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623554448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623554448 ""}  } { { "db/altsyncram_59i1.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_59i1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598623554448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623554621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623554813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"RAM_32b_256:ram_a0\|altsyncram:altsyncram_component\|altsyncram_59i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623554994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm_core " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm_core\"" {  } { { "../rtl/fumpy_top.sv" "fsm_core" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623555677 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "matrix_3_snd_start FSM_wire_define.sv(200) " "Verilog HDL or VHDL warning at FSM_wire_define.sv(200): object \"matrix_3_snd_start\" assigned a value but never read" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_wire_define.sv" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598623555678 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_counter_update.sv(30) " "Verilog HDL assignment warning at FSM_counter_update.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_counter_update.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623555681 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_counter_update.sv(46) " "Verilog HDL assignment warning at FSM_counter_update.sv(46): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_counter_update.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623555683 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_counter_update.sv(58) " "Verilog HDL assignment warning at FSM_counter_update.sv(58): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_counter_update.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623555683 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_counter_update.sv(72) " "Verilog HDL assignment warning at FSM_counter_update.sv(72): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_counter_update.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623555683 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(42) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(42): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623555683 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(43) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(43): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623555684 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(54) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623555684 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(58) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(58): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623555684 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(77) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(77): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623555684 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(78) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(78): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623555684 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(82) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(82): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623555684 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM_ram_interface_ctrl.sv(83) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(83): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623555685 "|fumpy_top|FSM:fsm_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM_ram_interface_ctrl.sv(101) " "Verilog HDL assignment warning at FSM_ram_interface_ctrl.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/FSM_top/FSM_ram_interface_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_ram_interface_ctrl.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623555685 "|fumpy_top|FSM:fsm_core"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_c_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_c_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598623555711 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_c_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_c_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598623555711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_1b FSM:fsm_core\|dff_1b:uart_data_sed_reg1 " "Elaborating entity \"dff_1b\" for hierarchy \"FSM:fsm_core\|dff_1b:uart_data_sed_reg1\"" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "uart_data_sed_reg1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_wire_define.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623555751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolic_arr systolic_arr:sys_arr " "Elaborating entity \"systolic_arr\" for hierarchy \"systolic_arr:sys_arr\"" {  } { { "../rtl/fumpy_top.sv" "sys_arr" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623555800 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "c_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"c_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598623555806 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598623555806 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598623555806 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "c_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"c_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598623555806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_32b systolic_arr:sys_arr\|dff_32b:a1DelayReg_1 " "Elaborating entity \"dff_32b\" for hierarchy \"systolic_arr:sys_arr\|dff_32b:a1DelayReg_1\"" {  } { { "../rtl/PE/systolic_arr.sv" "a1DelayReg_1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623555832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC systolic_arr:sys_arr\|MAC:MAC_00 " "Elaborating entity \"MAC\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\"" {  } { { "../rtl/PE/systolic_arr.sv" "MAC_00" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623555861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst " "Elaborating entity \"mult\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\"" {  } { { "../rtl/PE/MAC.sv" "mult_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/MAC.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623555883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPmult systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst " "Elaborating entity \"FPmult\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\"" {  } { { "../rtl/PE/mult.sv" "FPmult_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/mult.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623555900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_mult systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst " "Elaborating entity \"FP32_mult\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\"" {  } { { "../rtl/PE/FPmult.sv" "FP32_mult_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/FPmult.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623555924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_mult_altfp_mult_nvo systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component " "Elaborating entity \"FP32_mult_altfp_mult_nvo\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\"" {  } { { "../rtl/FP/FP32_mult.v" "FP32_mult_altfp_mult_nvo_component" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623555948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "exp_add_adder" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623556195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 616 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623556213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623556213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623556213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623556213 ""}  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 616 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598623556213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1od.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1od.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1od " "Found entity 1: add_sub_1od" {  } { { "db/add_sub_1od.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/add_sub_1od.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623556326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623556326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1od systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder\|add_sub_1od:auto_generated " "Elaborating entity \"add_sub_1od\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_add_adder\|add_sub_1od:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623556336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "exp_adj_adder" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623556413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 640 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623556429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623556429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623556429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623556429 ""}  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 640 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598623556429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d8c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d8c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d8c " "Found entity 1: add_sub_d8c" {  } { { "db/add_sub_d8c.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/add_sub_d8c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623556549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623556549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d8c systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder\|add_sub_d8c:auto_generated " "Elaborating entity \"add_sub_d8c\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_adj_adder\|add_sub_d8c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623556560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "../rtl/FP/FP32_mult.v" "exp_bias_subtr" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623556629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 664 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623556648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623556648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623556648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623556648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623556648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623556648 ""}  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 664 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598623556648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623556760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623556760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623556772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "man_round_adder" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623556840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder\"" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 690 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623556853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623556853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623556853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623556853 ""}  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 690 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598623556853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ptb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ptb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ptb " "Found entity 1: add_sub_ptb" {  } { { "db/add_sub_ptb.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/add_sub_ptb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623556966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623556966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ptb systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated " "Elaborating entity \"add_sub_ptb\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623556977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult\"" {  } { { "../rtl/FP/FP32_mult.v" "man_product2_mult" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623557198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult\"" {  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 712 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623557210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623557210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623557210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623557210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623557210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623557210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623557210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623557210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623557210 ""}  } { { "../rtl/FP/FP32_mult.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_mult.v" 712 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598623557210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_njt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_njt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_njt " "Found entity 1: mult_njt" {  } { { "db/mult_njt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/mult_njt.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623557326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623557326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_njt systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult\|mult_njt:auto_generated " "Elaborating entity \"mult_njt\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|lpm_mult:man_product2_mult\|mult_njt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623557337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst " "Elaborating entity \"accum\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\"" {  } { { "../rtl/PE/MAC.sv" "accum_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/MAC.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623557409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_accum systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base " "Elaborating entity \"FP32_accum\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\"" {  } { { "../rtl/PE/accum.sv" "accum_base" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/accum.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623557427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_accum_0002 systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst " "Elaborating entity \"FP32_accum_0002\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\"" {  } { { "../rtl/FP/FP32_accum.v" "fp32_accum_inst" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623557450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist16_signX_uid8_fpAccTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist16_signX_uid8_fpAccTest_b_2\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist16_signX_uid8_fpAccTest_b_2" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623557559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist2_rightShiftStageSel5Dto3_uid128_alignmentShifter_uid17_fpAccTest_merged_bit_select_c_1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623557613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist14_shiftedFracUpper_uid20_fpAccTest_b_1\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist14_shiftedFracUpper_uid20_fpAccTest_b_1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623557650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist18_xIn_n_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist18_xIn_n_3\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist18_xIn_n_3" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623557690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist9_oRAccOverflowFlagFeedback_uid62_fpAccTest_q_4" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623557739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist10_oRXUnderflowFlagFeedback_uid58_fpAccTest_q_7" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623557793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist13_accumulatorSign_uid29_fpAccTest_b_4\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist13_accumulatorSign_uid29_fpAccTest_b_4" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623557878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist1_rVStage_uid75_zeroCounter_uid37_fpAccTest_merged_bit_select_c_1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623557964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|FP32_accum:accum_base\|FP32_accum_0002:fp32_accum_inst\|dspba_delay:redist12_accValuePositive_uid35_fpAccTest_q_4\"" {  } { { "../rtl/FP/FP32_accum/FP32_accum_0002.vhd" "redist12_accValuePositive_uid35_fpAccTest_q_4" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FP/FP32_accum/FP32_accum_0002.vhd" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623558092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolic_arr_ctrl systolic_arr_ctrl:sys_arr_ctrl " "Elaborating entity \"systolic_arr_ctrl\" for hierarchy \"systolic_arr_ctrl:sys_arr_ctrl\"" {  } { { "../rtl/fumpy_top.sv" "sys_arr_ctrl" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623560771 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "a_seg_counter_rst systolic_arr_ctrl_wire_define.sv(40) " "Verilog HDL warning at systolic_arr_ctrl_wire_define.sv(40): object a_seg_counter_rst used but never assigned" {  } { { "../rtl/PE/systolic_arr_ctrl_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_wire_define.sv" 40 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1598623560772 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_seg_counter_rst systolic_arr_ctrl_wire_define.sv(41) " "Verilog HDL warning at systolic_arr_ctrl_wire_define.sv(41): object w_seg_counter_rst used but never assigned" {  } { { "../rtl/PE/systolic_arr_ctrl_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_wire_define.sv" 41 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1598623560773 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 systolic_arr_ctrl_counter_update.sv(11) " "Verilog HDL assignment warning at systolic_arr_ctrl_counter_update.sv(11): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/PE/systolic_arr_ctrl_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_counter_update.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623560773 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 systolic_arr_ctrl_counter_update.sv(25) " "Verilog HDL assignment warning at systolic_arr_ctrl_counter_update.sv(25): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/PE/systolic_arr_ctrl_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_counter_update.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623560775 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 systolic_arr_ctrl_counter_update.sv(39) " "Verilog HDL assignment warning at systolic_arr_ctrl_counter_update.sv(39): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/PE/systolic_arr_ctrl_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_counter_update.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623560775 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 systolic_arr_ctrl_counter_update.sv(53) " "Verilog HDL assignment warning at systolic_arr_ctrl_counter_update.sv(53): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/PE/systolic_arr_ctrl_counter_update.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_counter_update.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623560775 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 systolic_arr_ctrl_ram_ctrl.sv(26) " "Verilog HDL assignment warning at systolic_arr_ctrl_ram_ctrl.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598623560776 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "a_seg_counter_rst 0 systolic_arr_ctrl_wire_define.sv(40) " "Net \"a_seg_counter_rst\" at systolic_arr_ctrl_wire_define.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/PE/systolic_arr_ctrl_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_wire_define.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598623560778 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_seg_counter_rst 0 systolic_arr_ctrl_wire_define.sv(41) " "Net \"w_seg_counter_rst\" at systolic_arr_ctrl_wire_define.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/PE/systolic_arr_ctrl_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_wire_define.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598623560778 "|fumpy_top|systolic_arr_ctrl:sys_arr_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_32b_result RAM_32b_result:c00 " "Elaborating entity \"RAM_32b_result\" for hierarchy \"RAM_32b_result:c00\"" {  } { { "../rtl/fumpy_top.sv" "c00" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623560836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_32b_result:c00\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_32b_result:c00\|altsyncram:altsyncram_component\"" {  } { { "../rtl/RAM/RAM_32b_result.v" "altsyncram_component" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_result.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623560874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_32b_result:c00\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_32b_result:c00\|altsyncram:altsyncram_component\"" {  } { { "../rtl/RAM/RAM_32b_result.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_result.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623560893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_32b_result:c00\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_32b_result:c00\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623560893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623560893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623560893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RST " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623560893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623560893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623560893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623560893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623560893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623560893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623560893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623560893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623560893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623560893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623560893 ""}  } { { "../rtl/RAM/RAM_32b_result.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/RAM/RAM_32b_result.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598623560893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1h1 " "Found entity 1: altsyncram_v1h1" {  } { { "db/altsyncram_v1h1.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_v1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623561020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623561020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v1h1 RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated " "Elaborating entity \"altsyncram_v1h1\" for hierarchy \"RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623561031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3h82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3h82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3h82 " "Found entity 1: altsyncram_3h82" {  } { { "db/altsyncram_3h82.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_3h82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623561147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623561147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3h82 RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|altsyncram_3h82:altsyncram1 " "Elaborating entity \"altsyncram_3h82\" for hierarchy \"RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|altsyncram_3h82:altsyncram1\"" {  } { { "db/altsyncram_v1h1.tdf" "altsyncram1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_v1h1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623561164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_v1h1.tdf" "mgl_prim2" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_v1h1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623561213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_v1h1.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_v1h1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623561240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM_32b_result:c00\|altsyncram:altsyncram_component\|altsyncram_v1h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623561240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623561240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623561240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1381192704 " "Parameter \"NODE_NAME\" = \"1381192704\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623561240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623561240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623561240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623561240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623561240 ""}  } { { "db/altsyncram_v1h1.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_v1h1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598623561240 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1598623562490 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.08.28.09:06:05 Progress: Loading sld98b3a976/alt_sld_fab_wrapper_hw.tcl " "2020.08.28.09:06:05 Progress: Loading sld98b3a976/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623565414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623567733 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623567927 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623570851 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623570932 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623571039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623571167 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623571171 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623571171 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1598623571850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld98b3a976/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld98b3a976/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld98b3a976/alt_sld_fab.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/ip/sld98b3a976/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623572109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623572109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623572275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623572275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623572308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623572308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623572396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623572396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 382 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623572518 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623572518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623572518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/ip/sld98b3a976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623572628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623572628 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "632 " "Ignored 632 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "632 " "Ignored 632 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1598623574787 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1598623574787 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598623577182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598623577182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 36 " "Parameter WIDTH set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598623577182 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598623577182 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"systolic_arr:sys_arr\|MAC:MAC_01\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598623577182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598623577182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 36 " "Parameter WIDTH set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598623577182 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598623577182 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"systolic_arr:sys_arr\|MAC:MAC_10\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598623577182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598623577182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 36 " "Parameter WIDTH set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598623577182 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598623577182 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"systolic_arr:sys_arr\|MAC:MAC_11\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|delay_man_product_msb_p0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598623577182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598623577182 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 36 " "Parameter WIDTH set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598623577182 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598623577182 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1598623577182 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FSM:fsm_core\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FSM:fsm_core\|Mult1\"" {  } { { "../rtl/FSM_top/FSM_body.sv" "Mult1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_body.sv" 334 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598623577183 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FSM:fsm_core\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FSM:fsm_core\|Mult0\"" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "Mult0" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_wire_define.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598623577183 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systolic_arr_ctrl:sys_arr_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systolic_arr_ctrl:sys_arr_ctrl\|Mult0\"" {  } { { "../rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" "Mult0" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" 2 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598623577183 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systolic_arr_ctrl:sys_arr_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systolic_arr_ctrl:sys_arr_ctrl\|Mult1\"" {  } { { "../rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" "Mult1" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" 5 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598623577183 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1598623577183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|altshift_taps:delay_man_product_msb_p0_rtl_0 " "Elaborated megafunction instantiation \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|altshift_taps:delay_man_product_msb_p0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623577456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|altshift_taps:delay_man_product_msb_p0_rtl_0 " "Instantiated megafunction \"systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|FPmult:FPmult_inst\|FP32_mult:FP32_mult_inst\|FP32_mult_altfp_mult_nvo:FP32_mult_altfp_mult_nvo_component\|altshift_taps:delay_man_product_msb_p0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623577456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623577456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 36 " "Parameter \"WIDTH\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623577456 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598623577456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_t5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_t5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_t5n " "Found entity 1: shift_taps_t5n" {  } { { "db/shift_taps_t5n.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/shift_taps_t5n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623577572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623577572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5961 " "Found entity 1: altsyncram_5961" {  } { { "db/altsyncram_5961.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/altsyncram_5961.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623577702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623577702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623577839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623577839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623577967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623577967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623578098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623578098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/cntr_p8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623578236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623578236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSM:fsm_core\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FSM:fsm_core\|lpm_mult:Mult1\"" {  } { { "../rtl/FSM_top/FSM_body.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_body.sv" 334 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623579131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSM:fsm_core\|lpm_mult:Mult1 " "Instantiated megafunction \"FSM:fsm_core\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579131 ""}  } { { "../rtl/FSM_top/FSM_body.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_body.sv" 334 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598623579131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/mult_aat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623579248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623579248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSM:fsm_core\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FSM:fsm_core\|lpm_mult:Mult0\"" {  } { { "../rtl/FSM_top/FSM_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_wire_define.sv" 189 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623579310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSM:fsm_core\|lpm_mult:Mult0 " "Instantiated megafunction \"FSM:fsm_core\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579311 ""}  } { { "../rtl/FSM_top/FSM_wire_define.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/FSM_top/FSM_wire_define.sv" 189 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598623579311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kbt " "Found entity 1: mult_kbt" {  } { { "db/mult_kbt.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/mult_kbt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598623579426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623579426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systolic_arr_ctrl:sys_arr_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"systolic_arr_ctrl:sys_arr_ctrl\|lpm_mult:Mult0\"" {  } { { "../rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" 2 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623579499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systolic_arr_ctrl:sys_arr_ctrl\|lpm_mult:Mult0 " "Instantiated megafunction \"systolic_arr_ctrl:sys_arr_ctrl\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598623579499 ""}  } { { "../rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/PE/systolic_arr_ctrl_ram_ctrl.sv" 2 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598623579499 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1598623580272 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "36 " "Ignored 36 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "36 " "Ignored 36 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1598623580472 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1598623580472 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/UART/uart_TX.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/UART/uart_TX.v" 7 -1 0 } } { "../rtl/Seg/seg_led_static.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/Seg/seg_led_static.sv" 22 -1 0 } } { "db/shift_taps_t5n.tdf" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/shift_taps_t5n.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1598623580503 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1598623580504 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623582701 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598623586159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/output_files/fumpy_top.map.smsg " "Generated suppressed messages file C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/output_files/fumpy_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623586798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598623589225 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598623589225 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7177 " "Implemented 7177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598623589994 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598623589994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6716 " "Implemented 6716 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598623589994 ""} { "Info" "ICUT_CUT_TM_RAMS" "400 " "Implemented 400 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1598623589994 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1598623589994 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "35 " "Implemented 35 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1598623589994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598623589994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598623590070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 28 09:06:30 2020 " "Processing ended: Fri Aug 28 09:06:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598623590070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598623590070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598623590070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598623590070 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1598623591590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598623591597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 28 09:06:31 2020 " "Processing started: Fri Aug 28 09:06:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598623591597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1598623591597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fumpy_top -c fumpy_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fumpy_top -c fumpy_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1598623591597 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1598623591868 ""}
{ "Info" "0" "" "Project  = fumpy_top" {  } {  } 0 0 "Project  = fumpy_top" 0 0 "Fitter" 0 0 1598623591868 ""}
{ "Info" "0" "" "Revision = fumpy_top" {  } {  } 0 0 "Revision = fumpy_top" 0 0 "Fitter" 0 0 1598623591868 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1598623592069 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fumpy_top EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"fumpy_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1598623592147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598623592194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598623592194 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 2747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1598623592236 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 2747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1598623592236 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1598623592384 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598623593233 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598623593233 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598623593233 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1598623593233 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 23871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598623593250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 23873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598623593250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 23875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598623593250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 23877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598623593250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 23879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598623593250 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1598623593250 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1598623593253 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1598623593397 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598623594548 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598623594548 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1598623594548 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1598623594548 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/fumpy_test.sdc " "Reading SDC File: '../rtl/fumpy_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1598623594589 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{myPLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1598623594596 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1598623594596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1598623594596 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1598623594682 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 5.000 found on PLL node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 5.000 found on PLL node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1598623594684 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1598623594684 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1598623594685 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598623594685 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598623594685 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598623594685 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   5.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598623594685 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000      osc_clk " "   5.000      osc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598623594685 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1598623594685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:myPLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598623595377 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 2747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598623595377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598623595378 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 22605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598623595378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "but_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node but_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598623595378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "../rtl/fumpy_top.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 9010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598623595378 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1598623595378 ""}  } { { "../rtl/fumpy_top.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 23854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598623595378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|comb~0  " "Automatically promoted node systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598623595378 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 10329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598623595378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|comb~0  " "Automatically promoted node systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598623595378 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 13038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598623595378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n  " "Automatically promoted node rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598623595378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|comb~0 " "Destination node systolic_arr:sys_arr\|MAC:MAC_00\|accum:accum_inst\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 10329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598623595378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|comb~0 " "Destination node systolic_arr:sys_arr\|MAC:MAC_00\|mult:mult_inst\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 13038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598623595378 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1598623595378 ""}  } { { "../rtl/fumpy_top.sv" "" { Text "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/rtl/fumpy_top.sv" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 2797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598623595378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598623595378 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 23834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598623595378 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1598623595378 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 0 { 0 ""} 0 22859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598623595378 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1598623596260 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1598623596271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1598623596271 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598623596285 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598623596304 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1598623596323 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1598623596737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 Embedded multiplier block " "Packed 40 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1598623596748 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "39 " "Created 39 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1598623596748 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1598623596748 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598623597036 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1598623597055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1598623598008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598623599022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1598623599087 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1598623609151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598623609152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1598623610304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1598623613586 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1598623613586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1598623617977 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1598623617977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598623617981 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.09 " "Total time spent on timing analysis during the Fitter is 7.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1598623618234 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598623618295 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598623618788 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598623618792 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598623619533 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598623620781 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/output_files/fumpy_top.fit.smsg " "Generated suppressed messages file C:/Users/Shuai/OneDrive - UW-Madison/fumpy/finalVer/par/output_files/fumpy_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1598623621697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6637 " "Peak virtual memory: 6637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598623623512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 28 09:07:03 2020 " "Processing ended: Fri Aug 28 09:07:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598623623512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598623623512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598623623512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1598623623512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1598623624635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598623624642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 28 09:07:04 2020 " "Processing started: Fri Aug 28 09:07:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598623624642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1598623624642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fumpy_top -c fumpy_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fumpy_top -c fumpy_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1598623624642 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1598623626015 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1598623626044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598623626439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 28 09:07:06 2020 " "Processing ended: Fri Aug 28 09:07:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598623626439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598623626439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598623626439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1598623626439 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1598623627129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1598623627929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598623627936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 28 09:07:07 2020 " "Processing started: Fri Aug 28 09:07:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598623627936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1598623627936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fumpy_top -c fumpy_top " "Command: quartus_sta fumpy_top -c fumpy_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1598623627936 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1598623628202 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1598623629650 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623629698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623629698 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598623630140 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598623630140 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1598623630140 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1598623630140 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/fumpy_test.sdc " "Reading SDC File: '../rtl/fumpy_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1598623630177 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{myPLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1598623630179 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598623630179 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1598623630179 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598623630240 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 5.000 found on PLL node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 5.000 found on PLL node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1598623630242 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598623630242 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1598623630242 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1598623630268 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1598623630513 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1598623630513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.849 " "Worst-case setup slack is -7.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.849           -1252.386 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.849           -1252.386 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.881               0.000 altera_reserved_tck  " "   40.881               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623630524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.268 " "Worst-case hold slack is 0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.268               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623630556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.832 " "Worst-case recovery slack is -5.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.832          -20822.628 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.832          -20822.628 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.368               0.000 altera_reserved_tck  " "   95.368               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623630575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.383 " "Worst-case removal slack is 1.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.383               0.000 altera_reserved_tck  " "    1.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.910               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.910               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623630593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.000               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 osc_clk  " "    1.000               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.448               0.000 altera_reserved_tck  " "   49.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623630605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623630605 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623630843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623630843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623630843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623630843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.975 ns " "Worst Case Available Settling Time: 342.975 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623630843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623630843 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598623630843 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1598623630853 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1598623630884 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1598623631679 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598623631976 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 5.000 found on PLL node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 5.000 found on PLL node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1598623631977 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598623631977 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1598623632042 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1598623632042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.805 " "Worst-case setup slack is -6.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.805            -807.771 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.805            -807.771 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.468               0.000 altera_reserved_tck  " "   41.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623632050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.243               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623632077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.026 " "Worst-case recovery slack is -5.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.026          -17735.169 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.026          -17735.169 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.638               0.000 altera_reserved_tck  " "   95.638               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623632096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.244 " "Worst-case removal slack is 1.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.244               0.000 altera_reserved_tck  " "    1.244               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.735               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.735               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623632124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.000               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 osc_clk  " "    1.000               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.301               0.000 altera_reserved_tck  " "   49.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623632135 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623632378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623632378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623632378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623632378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.686 ns " "Worst Case Available Settling Time: 343.686 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623632378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623632378 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598623632378 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1598623632396 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598623632641 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 5.000 found on PLL node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 5.000 found on PLL node: myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1598623632643 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598623632643 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1598623632662 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1598623632662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.515 " "Worst-case setup slack is -0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.515              -4.120 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.515              -4.120 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.227               0.000 altera_reserved_tck  " "   46.227               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623632671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.106               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 altera_reserved_tck  " "    0.183               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623632699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.115 " "Worst-case recovery slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.115               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.789               0.000 altera_reserved_tck  " "   97.789               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623632719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.575 " "Worst-case removal slack is 0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 altera_reserved_tck  " "    0.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.834               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623632738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 osc_clk  " "    1.000               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.232               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.232               0.000 myPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.451               0.000 altera_reserved_tck  " "   49.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598623632750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598623632750 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623633044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623633044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623633044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623633044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.199 ns " "Worst Case Available Settling Time: 347.199 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623633044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598623633044 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598623633044 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598623633402 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598623633413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598623633578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 28 09:07:13 2020 " "Processing ended: Fri Aug 28 09:07:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598623633578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598623633578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598623633578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1598623633578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1598623634751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598623634758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 28 09:07:14 2020 " "Processing started: Fri Aug 28 09:07:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598623634758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1598623634758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fumpy_top -c fumpy_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fumpy_top -c fumpy_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1598623634758 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fumpy_top_8_1200mv_85c_slow.vo C:/Users/Shuai/Desktop/5_ver_1.0/sim/ simulation " "Generated file fumpy_top_8_1200mv_85c_slow.vo in folder \"C:/Users/Shuai/Desktop/5_ver_1.0/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598623637743 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fumpy_top_8_1200mv_0c_slow.vo C:/Users/Shuai/Desktop/5_ver_1.0/sim/ simulation " "Generated file fumpy_top_8_1200mv_0c_slow.vo in folder \"C:/Users/Shuai/Desktop/5_ver_1.0/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598623638553 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fumpy_top_min_1200mv_0c_fast.vo C:/Users/Shuai/Desktop/5_ver_1.0/sim/ simulation " "Generated file fumpy_top_min_1200mv_0c_fast.vo in folder \"C:/Users/Shuai/Desktop/5_ver_1.0/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598623639364 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fumpy_top.vo C:/Users/Shuai/Desktop/5_ver_1.0/sim/ simulation " "Generated file fumpy_top.vo in folder \"C:/Users/Shuai/Desktop/5_ver_1.0/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598623640175 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fumpy_top_8_1200mv_85c_v_slow.sdo C:/Users/Shuai/Desktop/5_ver_1.0/sim/ simulation " "Generated file fumpy_top_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/Shuai/Desktop/5_ver_1.0/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598623641230 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fumpy_top_8_1200mv_0c_v_slow.sdo C:/Users/Shuai/Desktop/5_ver_1.0/sim/ simulation " "Generated file fumpy_top_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/Shuai/Desktop/5_ver_1.0/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598623642277 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fumpy_top_min_1200mv_0c_v_fast.sdo C:/Users/Shuai/Desktop/5_ver_1.0/sim/ simulation " "Generated file fumpy_top_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Shuai/Desktop/5_ver_1.0/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598623643373 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fumpy_top_v.sdo C:/Users/Shuai/Desktop/5_ver_1.0/sim/ simulation " "Generated file fumpy_top_v.sdo in folder \"C:/Users/Shuai/Desktop/5_ver_1.0/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598623644459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598623645418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 28 09:07:25 2020 " "Processing ended: Fri Aug 28 09:07:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598623645418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598623645418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598623645418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1598623645418 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1598623646136 ""}
