<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_sim_mem_intf</a></h1>
<div class="docblock">
<p>Interface variant of <a href="module.axi_sim_mem"><code>axi_sim_mem</code></a>.</p>
<p>See the documentation of the main module for the definition of ports and parameters.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AddrWidth" class="impl"><code class="in-band">AddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.DataWidth" class="impl"><code class="in-band">DataWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.IdWidth" class="impl"><code class="in-band">IdWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.UserWidth" class="impl"><code class="in-band">UserWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.WarnUninitialized" class="impl"><code class="in-band">WarnUninitialized<span class="type-annotation">: bit</span></code></h3><div class="docblock"
></div><h3 id="parameter.ApplDelay" class="impl"><code class="in-band">ApplDelay<span class="type-annotation">: time</span></code></h3><div class="docblock"
></div><h3 id="parameter.AcqDelay" class="impl"><code class="in-band">AcqDelay<span class="type-annotation">: time</span></code></h3><div class="docblock"
></div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.axi_slv" class="impl"><code class="in-band">axi_slv<span class="type-annotation">: AXI_BUS.Slave</span></code></h3><div class="docblock"
></div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.axi_addr_t.html">axi_addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_data_t.html">axi_data_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_id_t.html">axi_id_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_strb_t.html">axi_strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_user_t.html">axi_user_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_aw_chan_t.html">axi_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_w_chan_t.html">axi_w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_b_chan_t.html">axi_b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_ar_chan_t.html">axi_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_r_chan_t.html">axi_r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_req_t.html">axi_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_resp_t.html">axi_resp_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.axi_req" class="impl"><code class="in-band">axi_req<span class="type-annotation">: axi_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.axi_rsp" class="impl"><code class="in-band">axi_rsp<span class="type-annotation">: axi_resp_t</span></code></h3><div class="docblock"
></div></section>
</body>
</html>
