INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/foeza/Documents/SystemVerilog/rtl/buffers/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/foeza/Documents/SystemVerilog/tb/buffers/fifo/fifo_tb/fifo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/foeza/Desktop/vivado/project_5/project_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
