vendor_name = ModelSim
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/modulos/TEXTO_LCD.v
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/modulos/TEXTO.v
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/modulos/SELEC_COLOR.v
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/modulos/CHAR_ROM.v
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/modulos/CARACTERES_LCD.v
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/modulos/IMAGENES_LCD.v
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/modulos/direcc.v
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/modulos/Datos_a_RGB.v
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/modulos/LCD_SYNC.sv
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/modulos/GeneradorDen.sv
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/modulos/count.v
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/pll_ltm.qip
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/pll_ltm.v
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/ROM_Image.qip
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/ROM_Image.v
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/ROM_char.qip
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/ROM_char.v
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/ROM_text.qip
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/ROM_text.v
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/db/altsyncram_pbe1.tdf
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/mif/text_rom_arnaumoragras_carlosvillenajimenez.mif
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/db/altsyncram_rpa1.tdf
source_file = 1, C:/Users/Carlos/Desktop/SDP_2/SDP-2023/Proyecto2/hex/char_rom-1.hex
design_name = TEXTO
instance = comp, \Data~output , Data~output, TEXTO, 1
instance = comp, \NCLK~input , NCLK~input, TEXTO, 1
instance = comp, \NCLK~inputclkctrl , NCLK~inputclkctrl, TEXTO, 1
instance = comp, \Columna[1]~input , Columna[1]~input, TEXTO, 1
instance = comp, \Register[0]~feeder , Register[0]~feeder, TEXTO, 1
instance = comp, \Register[0] , Register[0], TEXTO, 1
instance = comp, \Columna[2]~input , Columna[2]~input, TEXTO, 1
instance = comp, \Register[1]~feeder , Register[1]~feeder, TEXTO, 1
instance = comp, \Register[1] , Register[1], TEXTO, 1
instance = comp, \Columna[3]~input , Columna[3]~input, TEXTO, 1
instance = comp, \Register[2]~0 , Register[2]~0, TEXTO, 1
instance = comp, \Register[2] , Register[2], TEXTO, 1
instance = comp, \Fila[0]~input , Fila[0]~input, TEXTO, 1
instance = comp, \Fila[1]~input , Fila[1]~input, TEXTO, 1
instance = comp, \DIR|Add0~0 , DIR|Add0~0, TEXTO, 1
instance = comp, \Register[3] , Register[3], TEXTO, 1
instance = comp, \Fila[2]~input , Fila[2]~input, TEXTO, 1
instance = comp, \DIR|Add0~2 , DIR|Add0~2, TEXTO, 1
instance = comp, \Register[4] , Register[4], TEXTO, 1
instance = comp, \Fila[3]~input , Fila[3]~input, TEXTO, 1
instance = comp, \DIR|Add0~4 , DIR|Add0~4, TEXTO, 1
instance = comp, \Register[5] , Register[5], TEXTO, 1
instance = comp, \Columna[4]~input , Columna[4]~input, TEXTO, 1
instance = comp, \DIR|Add1~0 , DIR|Add1~0, TEXTO, 1
instance = comp, \Columna[5]~input , Columna[5]~input, TEXTO, 1
instance = comp, \DIR|Add1~2 , DIR|Add1~2, TEXTO, 1
instance = comp, \Columna[6]~input , Columna[6]~input, TEXTO, 1
instance = comp, \DIR|Add1~4 , DIR|Add1~4, TEXTO, 1
instance = comp, \Columna[7]~input , Columna[7]~input, TEXTO, 1
instance = comp, \DIR|Add1~6 , DIR|Add1~6, TEXTO, 1
instance = comp, \Columna[8]~input , Columna[8]~input, TEXTO, 1
instance = comp, \DIR|Add1~8 , DIR|Add1~8, TEXTO, 1
instance = comp, \Columna[9]~input , Columna[9]~input, TEXTO, 1
instance = comp, \DIR|Add1~10 , DIR|Add1~10, TEXTO, 1
instance = comp, \Fila[4]~input , Fila[4]~input, TEXTO, 1
instance = comp, \DIR|Add0~6 , DIR|Add0~6, TEXTO, 1
instance = comp, \Fila[5]~input , Fila[5]~input, TEXTO, 1
instance = comp, \DIR|Add0~8 , DIR|Add0~8, TEXTO, 1
instance = comp, \Fila[6]~input , Fila[6]~input, TEXTO, 1
instance = comp, \DIR|Add0~10 , DIR|Add0~10, TEXTO, 1
instance = comp, \Fila[7]~input , Fila[7]~input, TEXTO, 1
instance = comp, \DIR|Add0~12 , DIR|Add0~12, TEXTO, 1
instance = comp, \Fila[8]~input , Fila[8]~input, TEXTO, 1
instance = comp, \DIR|Add0~14 , DIR|Add0~14, TEXTO, 1
instance = comp, \ROM_text_inst|altsyncram_component|auto_generated|ram_block1a0 , ROM_text_inst|altsyncram_component|auto_generated|ram_block1a0, TEXTO, 1
instance = comp, \ROM_text_inst|altsyncram_component|auto_generated|ram_block1a4 , ROM_text_inst|altsyncram_component|auto_generated|ram_block1a4, TEXTO, 1
instance = comp, \ROM_char_inst|altsyncram_component|auto_generated|ram_block1a0 , ROM_char_inst|altsyncram_component|auto_generated|ram_block1a0, TEXTO, 1
instance = comp, \Columna[0]~input , Columna[0]~input, TEXTO, 1
instance = comp, \Columna[10]~input , Columna[10]~input, TEXTO, 1
instance = comp, \Fila[9]~input , Fila[9]~input, TEXTO, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
