//! Clock configuration for WS63.
//!
//! The WS63 uses a CLDO_CRG (Clock and Reset Generator) for peripheral clock
//! enables, dividers, and clock source selection. The system boots at 240MHz
//! and this module provides helpers for enabling/disabling peripheral clocks.
//!
//! # Peripheral clock guards
//!
//! The [`PeripheralGuard`] type provides RAII-based clock management:
//! the clock is enabled when the guard is created and disabled on drop,
//! with reference counting to handle multiple users of the same peripheral.

use crate::peripherals::CldoCrg;
use crate::system::{Clocks, System};
use core::marker::PhantomData;
use core::sync::atomic::Ordering;
use portable_atomic::AtomicU8;

// ── Peripheral enum + RAII guards ──────────────────────────────────

/// Enumeration of all peripheral clocks.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum Peripheral {
    Uart0,
    Uart1,
    Uart2,
    I2c0,
    I2c1,
    Spi0,
    Spi1,
    Pwm,
    Timer,
    Lsadc,
    Tsensor,
    I2s,
    Dma,
    Sdma,
    Sfc,
    Trng,
    SecurityGroup,
}

impl Peripheral {
    /// Get the clock register and bit position for this peripheral.
    pub fn cken_info(&self) -> (u8, u8) {
        match self {
            // PWM has 9 clock gates (bits 2:10); cken_info returns base bit.
            // peripheral_guard handles the 9-bit bulk write specially.
            Peripheral::Pwm => (0, 2),
            Peripheral::I2c0 => (0, 18),
            Peripheral::I2c1 => (0, 19),
            Peripheral::Timer => (0, 21),
            Peripheral::Lsadc => (0, 22),
            Peripheral::Tsensor => (0, 23),
            Peripheral::I2s => (0, 24),
            Peripheral::Trng => (0, 25),
            Peripheral::SecurityGroup => (0, 26),
            Peripheral::Uart0 => (1, 18),
            Peripheral::Uart1 => (1, 19),
            Peripheral::Uart2 => (1, 20),
            Peripheral::Dma => (1, 22),
            Peripheral::Sdma => (1, 23),
            Peripheral::Sfc => (1, 24),
            Peripheral::Spi0 => (1, 25),
            Peripheral::Spi1 => (1, 26),
        }
    }
}

static REF_COUNTS: [AtomicU8; 17] = {
    const ZERO: AtomicU8 = AtomicU8::new(0);
    [ZERO; 17]
};

/// RAII guard that enables a peripheral clock on creation.
///
/// Uses reference counting — the clock is only disabled when
/// all guards for that peripheral are dropped. Stores a raw
/// pointer to the CLDO_CRG register block so Drop can write
/// the disable bit.
pub struct PeripheralGuard<'d> {
    peripheral: Peripheral,
    cldo_crg: *const (), // raw pointer to CLDO_CRG register block (static MMIO, always valid)
    _marker: PhantomData<&'d ()>,
}

// SAFETY: MMIO register blocks are Sync on single-core RISC-V
unsafe impl Send for PeripheralGuard<'_> {}
unsafe impl Sync for PeripheralGuard<'_> {}

impl Drop for PeripheralGuard<'_> {
    fn drop(&mut self) {
        let idx = self.peripheral as usize;
        let count = REF_COUNTS[idx].load(Ordering::Relaxed);
        if count <= 1 {
            // Actually disable the clock in hardware
            let cken = unsafe { &*(self.cldo_crg as *const ws63_pac::cldo_crg::RegisterBlock) };
            let (reg, bit) = self.peripheral.cken_info();
            if matches!(self.peripheral, Peripheral::Pwm) {
                let bits = cken.cken_ctl0().read();
                cken.cken_ctl0().write(|w| unsafe { w.bits(bits.bits() & !(0x1FF << 2)) });
            } else if reg == 0 {
                let bits = cken.cken_ctl0().read();
                cken.cken_ctl0().write(|w| unsafe { w.bits(bits.bits() & !(1 << bit)) });
            } else {
                let bits = cken.cken_ctl1().read();
                cken.cken_ctl1().write(|w| unsafe { w.bits(bits.bits() & !(1 << bit)) });
            }
            REF_COUNTS[idx].store(0, Ordering::Relaxed);
        } else {
            REF_COUNTS[idx].store(count - 1, Ordering::Relaxed);
        }
    }
}

// ── ClockControl ──────────────────────────────────────────────────

/// Clock control peripheral wrapper.
pub struct ClockControl<'d> {
    cldo_crg: CldoCrg<'d>,
}

impl<'d> ClockControl<'d> {
    /// Configure the system clocks with defaults (240MHz system, 240MHz peripheral bus).
    pub fn configure_system(system: System<'d>) -> Self {
        Self { cldo_crg: system.cldo_crg }
    }

    /// Freeze the clock configuration, returning the resolved [`Clocks`].
    pub fn freeze(self) -> Clocks {
        Clocks::default()
    }

    /// Get a reference to the CLDO_CRG.
    pub fn cldo_crg(&self) -> &CldoCrg<'d> {
        &self.cldo_crg
    }

    /// Create a RAII peripheral clock guard.
    pub fn peripheral_guard(&self, peripheral: Peripheral) -> PeripheralGuard<'_> {
        let idx = peripheral as usize;
        let count = REF_COUNTS[idx].load(Ordering::Relaxed);
        if count == 0 {
            // PWM has 9 contiguous bits (2:10) — bulk-enable all of them
            match peripheral {
                Peripheral::Pwm => self.enable_pwm(),
                _ => {
                    let (reg, bit) = peripheral.cken_info();
                    self.write_cken_bit(reg, bit, true);
                }
            }
        }
        REF_COUNTS[idx].store(count + 1, Ordering::Relaxed);
        let cldo_ptr = self.cldo_crg.register_block() as *const ws63_pac::cldo_crg::RegisterBlock as *const ();
        PeripheralGuard { peripheral, cldo_crg: cldo_ptr, _marker: PhantomData }
    }

    // ── Private: consolidated clock register access ────────────────

    /// Write a clock enable bit to cken_ctl0 or cken_ctl1.
    fn write_cken_bit(&self, reg: u8, bit: u8, set: bool) {
        let cken = self.cldo_crg.register_block();
        let bits = if reg == 0 { cken.cken_ctl0().read().bits() } else { cken.cken_ctl1().read().bits() };
        let val = if set { bits | (1 << bit) } else { bits & !(1 << bit) };
        if reg == 0 {
            unsafe { cken.cken_ctl0().write(|w| w.bits(val)) };
        } else {
            unsafe { cken.cken_ctl1().write(|w| w.bits(val)) };
        }
    }

    // ── Individual clock enable methods ────────────────────────────

    pub fn enable_uart(&self, uart_idx: usize) {
        let bit = match uart_idx {
            0 => 18,
            1 => 19,
            2 => 20,
            _ => unreachable!(),
        };
        self.write_cken_bit(1, bit, true);
    }

    pub fn enable_i2c(&self, i2c_idx: usize) {
        let bit = match i2c_idx {
            0 => 18,
            1 => 19,
            _ => unreachable!(),
        };
        self.write_cken_bit(0, bit, true);
    }

    pub fn enable_spi(&self) {
        self.write_cken_bit(1, 25, true);
    }

    pub fn enable_pwm(&self) {
        // PWM has 9 contiguous bits (2:10) — needs bulk write
        let cken = self.cldo_crg.register_block();
        let bits = cken.cken_ctl0().read();
        cken.cken_ctl0().write(|w| unsafe { w.bits(bits.bits() | (0x1FF << 2)) });
    }

    pub fn enable_timer(&self) {
        self.write_cken_bit(0, 21, true);
    }
    pub fn enable_lsadc(&self) {
        self.write_cken_bit(0, 22, true);
    }
    pub fn enable_tsensor(&self) {
        self.write_cken_bit(0, 23, true);
    }
    pub fn enable_i2s(&self) {
        self.write_cken_bit(0, 24, true);
    }
    pub fn enable_dma(&self) {
        self.write_cken_bit(1, 22, true);
    }
    pub fn enable_sdma(&self) {
        self.write_cken_bit(1, 23, true);
    }
    pub fn enable_sfc(&self) {
        self.write_cken_bit(1, 24, true);
    }
    pub fn enable_trng(&self) {
        self.write_cken_bit(0, 25, true);
    }
    pub fn enable_security(&self) {
        self.write_cken_bit(0, 26, true);
    }

    /// Disable the clock gate for a specific peripheral.
    ///
    /// Only disables the clock if no PeripheralGuard references are active.
    /// If guards exist, this is a no-op to avoid corrupting the RAII system.
    pub fn disable_peripheral(&self, peripheral: Peripheral) {
        let idx = peripheral as usize;
        let count = REF_COUNTS[idx].load(Ordering::Relaxed);
        if count > 0 {
            return; // Guards are active, do not force-disable
        }
        if matches!(peripheral, Peripheral::Pwm) {
            // Disable all 9 PWM clock bits
            let cken = self.cldo_crg.register_block();
            let bits = cken.cken_ctl0().read();
            cken.cken_ctl0().write(|w| unsafe { w.bits(bits.bits() & !(0x1FF << 2)) });
        } else {
            let (reg, bit) = peripheral.cken_info();
            self.write_cken_bit(reg, bit, false);
        }
    }

    /// Trigger a soft reset for a specific peripheral via CLDO_CRG.
    ///
    /// Power-cycles the peripheral clock (disable → delay → enable).
    /// Does NOT check ref-count — use with caution.
    pub fn reset_peripheral(&self, peripheral: Peripheral) {
        let (reg, bit) = peripheral.cken_info();
        self.write_cken_bit(reg, bit, false);
        for _ in 0..100 {
            core::hint::spin_loop();
        }
        self.write_cken_bit(reg, bit, true);
    }
}
