/*
 * Copyright (C) 2015 Fuzhou Rockchip Electronics Co., Ltd
 * author: chenhengming chm@rock-chips.com
 *	   Alpha Lin, alpha.lin@rock-chips.com
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#ifndef __ARCH_ARM_MACH_RK29_VCODEC_SERVICE_H
#define __ARCH_ARM_MACH_RK29_VCODEC_SERVICE_H

#include <linux/ioctl.h>    /* needed for the _IOW etc stuff used later */
#include "config.h"

/*
 * Ioctl definitions
 */

/* Use 'k' as magic number */
#define VPU_IOC_MAGIC			'l'

#define VPU_IOC_SET_CLIENT_TYPE		_IOW(VPU_IOC_MAGIC, 1, unsigned long)
#define VPU_IOC_GET_HW_FUSE_STATUS	_IOW(VPU_IOC_MAGIC, 2, unsigned long)

#define VPU_IOC_SET_REG			_IOW(VPU_IOC_MAGIC, 3, unsigned long)
#define VPU_IOC_GET_REG			_IOW(VPU_IOC_MAGIC, 4, unsigned long)

#define VPU_IOC_PROBE_IOMMU_STATUS	_IOR(VPU_IOC_MAGIC, 5, unsigned long)

#ifdef CONFIG_COMPAT
#define COMPAT_VPU_IOC_SET_CLIENT_TYPE		_IOW(VPU_IOC_MAGIC, 1, u32)
#define COMPAT_VPU_IOC_GET_HW_FUSE_STATUS	_IOW(VPU_IOC_MAGIC, 2, u32)

#define COMPAT_VPU_IOC_SET_REG			_IOW(VPU_IOC_MAGIC, 3, u32)
#define COMPAT_VPU_IOC_GET_REG			_IOW(VPU_IOC_MAGIC, 4, u32)

#define COMPAT_VPU_IOC_PROBE_IOMMU_STATUS	_IOR(VPU_IOC_MAGIC, 5, u32)
#endif

enum VPU_CLIENT_TYPE {
	VPU_ENC                 = 0x0,
	VPU_DEC                 = 0x1,
	VPU_PP                  = 0x2,
	VPU_DEC_PP              = 0x3,
	VPU_TYPE_BUTT,
};

/* Hardware decoder configuration description */
struct vpu_dec_config {
	/* Maximum video decoding width supported  */
	u32 max_dec_pic_width;
	/* Maximum output width of Post-Processor */
	u32 max_pp_out_pic_width;
	/* HW supports h.264 */
	u32 h264_support;
	/* HW supports JPEG */
	u32 jpeg_support;
	/* HW supports MPEG-4 */
	u32 mpeg4_support;
	/* HW supports custom MPEG-4 features */
	u32 custom_mpeg4_support;
	/* HW supports VC-1 Simple */
	u32 vc1_support;
	/* HW supports MPEG-2 */
	u32 mpeg2_support;
	/* HW supports post-processor */
	u32 pp_support;
	/* HW post-processor functions bitmask */
	u32 pp_config;
	/* HW supports Sorenson Spark */
	u32 sorenson_support;
	/* HW supports reference picture buffering */
	u32 ref_buf_support;
	/* HW supports VP6 */
	u32 vp6_support;
	/* HW supports VP7 */
	u32 vp7_support;
	/* HW supports VP8 */
	u32 vp8_support;
	/* HW supports AVS */
	u32 avs_support;
	/* HW supports JPEG extensions */
	u32 jpeg_ext_support;
	u32 reserve;
	/* HW supports H264 MVC extension */
	u32 mvc_support;
};

/* Hardware encoder configuration description */
struct vpu_enc_config {
	/* Maximum supported width for video encoding (not JPEG) */
	u32 max_encoded_width;
	/* HW supports H.264 */
	u32 h264_enabled;
	/* HW supports JPEG */
	u32 jpeg_enabled;
	/* HW supports MPEG-4 */
	u32 mpeg4_enabled;
	/* HW supports video stabilization */
	u32 vs_enabled;
	/* HW supports RGB input */
	u32 rgb_enabled;
	u32 reg_size;
	u32 reserv[2];
};

#endif

