

================================================================
== Vivado HLS Report for 'post_process'
================================================================
* Date:           Sat Jul 20 19:03:56 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_conv_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.140|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    449|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|     199|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     199|    458|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_12_fu_361_p2        |     +    |      0|  0|  23|          16|          16|
    |p_Val2_3_fu_106_p2         |     +    |      0|  0|  23|          16|          16|
    |p_Val2_6_fu_194_p2         |     +    |      0|  0|  23|          16|          16|
    |p_Val2_9_fu_281_p2         |     +    |      0|  0|  23|          16|          16|
    |ret_V_1_fu_180_p2          |     +    |      0|  0|  24|          17|          17|
    |ret_V_2_fu_267_p2          |     +    |      0|  0|  24|          17|          17|
    |ret_V_3_fu_347_p2          |     +    |      0|  0|  24|          17|          17|
    |ret_V_fu_92_p2             |     +    |      0|  0|  24|          17|          17|
    |underflow_1_fu_212_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_299_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_380_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_126_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln211_fu_70_p2        |   icmp   |      0|  0|   9|           4|           1|
    |or_ln340_11_fu_230_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_313_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_398_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_144_p2         |    or    |      0|  0|   2|           1|           1|
    |p_Val2_10_fu_332_p3        |  select  |      0|  0|  16|           1|          16|
    |p_Val2_4_fu_166_p3         |  select  |      0|  0|  16|           1|          16|
    |p_Val2_7_fu_252_p3         |  select  |      0|  0|  16|           1|          16|
    |p_Val2_s_fu_76_p3          |  select  |      0|  0|  16|           1|           1|
    |select_ln340_10_fu_318_p3  |  select  |      0|  0|  16|           1|          15|
    |select_ln340_11_fu_404_p3  |  select  |      0|  0|  16|           1|          15|
    |select_ln340_21_fu_420_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln340_9_fu_236_p3   |  select  |      0|  0|  16|           1|          15|
    |select_ln340_fu_150_p3     |  select  |      0|  0|  16|           1|          15|
    |select_ln388_10_fu_325_p3  |  select  |      0|  0|  17|           1|          17|
    |select_ln388_11_fu_412_p3  |  select  |      0|  0|  17|           1|          17|
    |select_ln388_9_fu_244_p3   |  select  |      0|  0|  17|           1|          17|
    |select_ln388_fu_158_p3     |  select  |      0|  0|  17|           1|          17|
    |xor_ln340_10_fu_308_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_11_fu_392_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_16_fu_132_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_17_fu_218_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_18_fu_304_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_19_fu_386_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_9_fu_224_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_138_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_206_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_294_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_374_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_120_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 449|         169|         354|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_ce_reg                                   |   1|   0|    1|          0|
    |ap_return_int_reg                           |  16|   0|   16|          0|
    |input_ch_idx_int_reg                        |   4|   0|    4|          0|
    |p_Result_7_reg_452                          |   1|   0|    1|          0|
    |p_Result_8_reg_465                          |   1|   0|    1|          0|
    |p_Val2_4_reg_446                            |  16|   0|   16|          0|
    |p_Val2_9_reg_459                            |  16|   0|   16|          0|
    |sub0_val_output_V_int_reg                   |  16|   0|   16|          0|
    |sub1_val_output_V_int_reg                   |  16|   0|   16|          0|
    |sub1_val_output_V_re_reg_440                |  16|   0|   16|          0|
    |sub2_val_output_V_int_reg                   |  16|   0|   16|          0|
    |sub2_val_output_V_re_reg_434                |  16|   0|   16|          0|
    |sub3_val_output_V_int_reg                   |  16|   0|   16|          0|
    |sub3_val_output_V_re_reg_428                |  16|   0|   16|          0|
    |sub3_val_output_V_re_reg_428_pp0_iter1_reg  |  16|   0|   16|          0|
    |val_output_V_int_reg                        |  16|   0|   16|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 199|   0|  199|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    post_process   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    post_process   | return value |
|ap_return          | out |   16| ap_ctrl_hs |    post_process   | return value |
|ap_ce              |  in |    1| ap_ctrl_hs |    post_process   | return value |
|sub0_val_output_V  |  in |   16|   ap_none  | sub0_val_output_V |    scalar    |
|sub1_val_output_V  |  in |   16|   ap_none  | sub1_val_output_V |    scalar    |
|sub2_val_output_V  |  in |   16|   ap_none  | sub2_val_output_V |    scalar    |
|sub3_val_output_V  |  in |   16|   ap_none  | sub3_val_output_V |    scalar    |
|input_ch_idx       |  in |    4|   ap_none  |    input_ch_idx   |    scalar    |
|val_output_V       |  in |   16|   ap_none  |    val_output_V   |    scalar    |
+-------------------+-----+-----+------------+-------------------+--------------+

