# Generated by Yosys 0.9+4251 (git sha1 e6f3d1c2, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 1541
attribute \keep 1
attribute \dynports 1
attribute \top 1
attribute \src "fifo_async.v:28.1-575.10"
module \fifo_async
  parameter \DATA_WIDTH 2
  parameter \ADDR_WIDTH 4
  attribute \src "fifo_async.v:203.5-205.62"
  wire $0$formal$fifo_async.v:204$26_CHECK[0:0]$133
  attribute \src "fifo_async.v:203.5-205.62"
  wire $0$formal$fifo_async.v:204$26_EN[0:0]$134
  attribute \src "fifo_async.v:217.5-220.8"
  wire $0$formal$fifo_async.v:217$27_CHECK[0:0]$142
  attribute \src "fifo_async.v:217.5-220.8"
  wire $0$formal$fifo_async.v:218$28_CHECK[0:0]$144
  attribute \src "fifo_async.v:230.5-233.8"
  wire $0$formal$fifo_async.v:230$29_CHECK[0:0]$152
  attribute \src "fifo_async.v:230.5-233.8"
  wire $0$formal$fifo_async.v:231$30_CHECK[0:0]$154
  attribute \src "fifo_async.v:0.0-0.0"
  wire $0$formal$fifo_async.v:241$31_CHECK[0:0]$619
  attribute \src "fifo_async.v:0.0-0.0"
  wire $0$formal$fifo_async.v:241$31_EN[0:0]$620
  attribute \src "fifo_async.v:244.5-245.50"
  wire $0$formal$fifo_async.v:244$33_CHECK[0:0]$161
  attribute \src "fifo_async.v:248.5-250.37"
  wire $0$formal$fifo_async.v:249$34_CHECK[0:0]$175
  attribute \src "fifo_async.v:248.5-250.37"
  wire $0$formal$fifo_async.v:249$34_EN[0:0]$176
  attribute \src "fifo_async.v:252.5-254.37"
  wire $0$formal$fifo_async.v:253$35_CHECK[0:0]$190
  attribute \src "fifo_async.v:252.5-254.37"
  wire $0$formal$fifo_async.v:253$35_EN[0:0]$191
  attribute \src "fifo_async.v:256.5-258.31"
  wire $0$formal$fifo_async.v:257$36_CHECK[0:0]$203
  attribute \src "fifo_async.v:256.5-258.31"
  wire $0$formal$fifo_async.v:257$36_EN[0:0]$204
  attribute \src "fifo_async.v:264.5-281.8"
  wire $0$formal$fifo_async.v:266$37_CHECK[0:0]$216
  attribute \src "fifo_async.v:264.5-281.8"
  wire $0$formal$fifo_async.v:266$37_EN[0:0]$217
  attribute \src "fifo_async.v:264.5-281.8"
  wire $0$formal$fifo_async.v:267$38_CHECK[0:0]$218
  attribute \src "fifo_async.v:264.5-281.8"
  wire $0$formal$fifo_async.v:268$39_CHECK[0:0]$220
  attribute \src "fifo_async.v:264.5-281.8"
  wire $0$formal$fifo_async.v:273$40_CHECK[0:0]$222
  attribute \src "fifo_async.v:264.5-281.8"
  wire $0$formal$fifo_async.v:273$40_EN[0:0]$223
  attribute \src "fifo_async.v:264.5-281.8"
  wire $0$formal$fifo_async.v:274$41_CHECK[0:0]$224
  attribute \src "fifo_async.v:264.5-281.8"
  wire $0$formal$fifo_async.v:277$42_CHECK[0:0]$226
  attribute \src "fifo_async.v:286.5-302.8"
  wire $0$formal$fifo_async.v:287$43_CHECK[0:0]$250
  attribute \src "fifo_async.v:286.5-302.8"
  wire $0$formal$fifo_async.v:287$43_EN[0:0]$251
  attribute \src "fifo_async.v:286.5-302.8"
  wire $0$formal$fifo_async.v:288$44_CHECK[0:0]$252
  attribute \src "fifo_async.v:286.5-302.8"
  wire $0$formal$fifo_async.v:290$45_CHECK[0:0]$254
  attribute \src "fifo_async.v:286.5-302.8"
  wire $0$formal$fifo_async.v:291$46_CHECK[0:0]$256
  attribute \src "fifo_async.v:286.5-302.8"
  wire $0$formal$fifo_async.v:292$47_CHECK[0:0]$258
  attribute \src "fifo_async.v:286.5-302.8"
  wire $0$formal$fifo_async.v:294$48_CHECK[0:0]$260
  attribute \src "fifo_async.v:286.5-302.8"
  wire $0$formal$fifo_async.v:295$49_CHECK[0:0]$262
  attribute \src "fifo_async.v:286.5-302.8"
  wire $0$formal$fifo_async.v:297$50_CHECK[0:0]$264
  attribute \src "fifo_async.v:286.5-302.8"
  wire $0$formal$fifo_async.v:298$51_CHECK[0:0]$266
  attribute \src "fifo_async.v:286.5-302.8"
  wire $0$formal$fifo_async.v:299$52_CHECK[0:0]$268
  attribute \src "fifo_async.v:304.5-317.8"
  wire $0$formal$fifo_async.v:305$53_CHECK[0:0]$283
  attribute \src "fifo_async.v:304.5-317.8"
  wire $0$formal$fifo_async.v:305$53_EN[0:0]$284
  attribute \src "fifo_async.v:304.5-317.8"
  wire $0$formal$fifo_async.v:306$54_CHECK[0:0]$285
  attribute \src "fifo_async.v:304.5-317.8"
  wire $0$formal$fifo_async.v:308$55_CHECK[0:0]$287
  attribute \src "fifo_async.v:304.5-317.8"
  wire $0$formal$fifo_async.v:309$56_CHECK[0:0]$289
  attribute \src "fifo_async.v:304.5-317.8"
  wire $0$formal$fifo_async.v:310$57_CHECK[0:0]$291
  attribute \src "fifo_async.v:304.5-317.8"
  wire $0$formal$fifo_async.v:312$58_CHECK[0:0]$293
  attribute \src "fifo_async.v:304.5-317.8"
  wire $0$formal$fifo_async.v:313$59_CHECK[0:0]$295
  attribute \src "fifo_async.v:304.5-317.8"
  wire $0$formal$fifo_async.v:314$60_CHECK[0:0]$297
  attribute \src "fifo_async.v:0.0-0.0"
  wire $0$formal$fifo_async.v:332$61_CHECK[0:0]$623
  attribute \src "fifo_async.v:335.5-336.55"
  wire $0$formal$fifo_async.v:335$63_CHECK[0:0]$311
  attribute \src "fifo_async.v:339.5-341.29"
  wire $0$formal$fifo_async.v:340$64_CHECK[0:0]$315
  attribute \src "fifo_async.v:339.5-341.29"
  wire $0$formal$fifo_async.v:340$64_EN[0:0]$316
  attribute \src "fifo_async.v:344.5-346.57"
  wire $0$formal$fifo_async.v:345$65_CHECK[0:0]$319
  attribute \src "fifo_async.v:349.5-351.30"
  wire $0$formal$fifo_async.v:350$66_CHECK[0:0]$326
  attribute \src "fifo_async.v:349.5-351.30"
  wire $0$formal$fifo_async.v:350$66_EN[0:0]$327
  attribute \src "fifo_async.v:354.5-356.59"
  wire $0$formal$fifo_async.v:355$67_CHECK[0:0]$330
  attribute \src "fifo_async.v:354.5-356.59"
  wire $0$formal$fifo_async.v:355$67_EN[0:0]$331
  attribute \src "fifo_async.v:359.5-360.42"
  wire $0$formal$fifo_async.v:359$68_CHECK[0:0]$337
  attribute \src "fifo_async.v:361.5-362.42"
  wire $0$formal$fifo_async.v:361$69_CHECK[0:0]$343
  attribute \src "fifo_async.v:365.5-367.59"
  wire $0$formal$fifo_async.v:365$70_CHECK[0:0]$349
  attribute \src "fifo_async.v:370.5-371.49"
  wire $0$formal$fifo_async.v:370$71_CHECK[0:0]$356
  attribute \src "fifo_async.v:396.5-397.62"
  wire $0$formal$fifo_async.v:396$72_CHECK[0:0]$366
  attribute \src "fifo_async.v:398.5-399.62"
  wire $0$formal$fifo_async.v:398$73_CHECK[0:0]$372
  attribute \src "fifo_async.v:400.5-401.62"
  wire $0$formal$fifo_async.v:400$74_CHECK[0:0]$378
  attribute \src "fifo_async.v:402.5-403.62"
  wire $0$formal$fifo_async.v:402$75_CHECK[0:0]$384
  attribute \src "fifo_async.v:408.5-409.61"
  wire $0$formal$fifo_async.v:408$76_CHECK[0:0]$392
  attribute \src "fifo_async.v:410.5-411.61"
  wire $0$formal$fifo_async.v:410$77_CHECK[0:0]$396
  attribute \src "fifo_async.v:415.5-417.29"
  wire $0$formal$fifo_async.v:416$78_CHECK[0:0]$400
  attribute \src "fifo_async.v:415.5-417.29"
  wire $0$formal$fifo_async.v:416$78_EN[0:0]$401
  attribute \src "fifo_async.v:419.5-421.30"
  wire $0$formal$fifo_async.v:420$79_CHECK[0:0]$405
  attribute \src "fifo_async.v:419.5-421.30"
  wire $0$formal$fifo_async.v:420$79_EN[0:0]$406
  attribute \src "fifo_async.v:513.5-544.8"
  wire $0$formal$fifo_async.v:517$80_CHECK[0:0]$483
  attribute \src "fifo_async.v:513.5-544.8"
  wire $0$formal$fifo_async.v:517$80_EN[0:0]$484
  attribute \src "fifo_async.v:513.5-544.8"
  wire $0$formal$fifo_async.v:528$81_CHECK[0:0]$485
  attribute \src "fifo_async.v:513.5-544.8"
  wire $0$formal$fifo_async.v:528$81_EN[0:0]$486
  attribute \src "fifo_async.v:513.5-544.8"
  wire $0$formal$fifo_async.v:538$82_CHECK[0:0]$487
  attribute \src "fifo_async.v:513.5-544.8"
  wire $0$formal$fifo_async.v:538$82_EN[0:0]$488
  attribute \src "fifo_async.v:555.5-557.51"
  wire $0$formal$fifo_async.v:556$85_CHECK[0:0]$525
  attribute \src "fifo_async.v:555.5-557.51"
  wire $0$formal$fifo_async.v:556$85_EN[0:0]$526
  attribute \src "fifo_async.v:559.5-561.28"
  wire $0$formal$fifo_async.v:560$86_CHECK[0:0]$530
  attribute \src "fifo_async.v:563.5-565.47"
  wire $0$formal$fifo_async.v:564$87_CHECK[0:0]$534
  attribute \src "fifo_async.v:563.5-565.47"
  wire $0$formal$fifo_async.v:564$87_EN[0:0]$535
  attribute \src "fifo_async.v:570.5-571.37"
  wire $0$formal$fifo_async.v:570$89_CHECK[0:0]$542
  attribute \src "fifo_async.v:80.5-82.8"
  wire width 4 $0$memwr$\mem$fifo_async.v:81$25_ADDR[3:0]$92
  attribute \src "fifo_async.v:80.5-82.8"
  wire width 2 $0$memwr$\mem$fifo_async.v:81$25_DATA[1:0]$93
  attribute \src "fifo_async.v:80.5-82.8"
  wire width 2 $0$memwr$\mem$fifo_async.v:81$25_EN[1:0]$94
  attribute \src "fifo_async.v:224.5-227.8"
  wire width 5 $0\f_rclk_count[4:0]
  attribute \src "fifo_async.v:224.5-227.8"
  wire width 5 $0\f_wclk_count[4:0]
  attribute \src "fifo_async.v:451.5-459.8"
  wire $2\f_addr_valid[0:0]
  attribute \src "fifo_async.v:461.5-469.8"
  wire $2\f_next_valid[0:0]
  attribute \src "fifo_async.v:451.5-459.8"
  wire $3\f_addr_valid[0:0]
  attribute \src "fifo_async.v:461.5-469.8"
  wire $3\f_next_valid[0:0]
  wire $and$fifo_async.v:0$163_Y
  wire $and$fifo_async.v:0$167_Y
  wire width 2 $auto$clk2fflogic.cc:124:execute$1101
  wire width 4 $auto$clk2fflogic.cc:127:execute$1103
  wire width 2 $auto$clk2fflogic.cc:130:execute$1105
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$1109
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$1119
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$1129
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:156:execute$1197
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:156:execute$1214
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:156:execute$1282
  wire $auto$clk2fflogic.cc:156:execute$1299
  wire $auto$clk2fflogic.cc:156:execute$1309
  wire $auto$clk2fflogic.cc:156:execute$1319
  wire $auto$clk2fflogic.cc:156:execute$1329
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$1339
  wire $auto$clk2fflogic.cc:156:execute$1349
  wire $auto$clk2fflogic.cc:156:execute$1359
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:156:execute$1369
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:156:execute$1403
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$1111
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$1216
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$1125
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$1135
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:192:execute$1152
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:192:execute$1169
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:192:execute$1186
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:192:execute$1203
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:192:execute$1220
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:192:execute$1237
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:192:execute$1254
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:192:execute$1271
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:192:execute$1288
  wire $auto$clk2fflogic.cc:192:execute$1305
  wire $auto$clk2fflogic.cc:192:execute$1315
  wire $auto$clk2fflogic.cc:192:execute$1325
  wire $auto$clk2fflogic.cc:192:execute$1335
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$1345
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:192:execute$1375
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:192:execute$1392
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:192:execute$1409
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:192:execute$1426
  wire $auto$rtlil.cc:2210:And$1142
  wire $auto$rtlil.cc:2210:And$1227
  wire $auto$rtlil.cc:2220:Eqx$1100
  wire $auto$rtlil.cc:2220:Eqx$1124
  wire width 2 $auto$rtlil.cc:2277:Mux$1108
  wire $auto$rtlil.cc:2277:Mux$1138
  wire width 5 $auto$rtlil.cc:2277:Mux$1155
  wire width 5 $auto$rtlil.cc:2277:Mux$1172
  wire width 5 $auto$rtlil.cc:2277:Mux$1189
  wire width 5 $auto$rtlil.cc:2277:Mux$1206
  wire $auto$rtlil.cc:2277:Mux$1223
  wire width 5 $auto$rtlil.cc:2277:Mux$1240
  wire width 5 $auto$rtlil.cc:2277:Mux$1257
  wire width 5 $auto$rtlil.cc:2277:Mux$1274
  wire width 5 $auto$rtlil.cc:2277:Mux$1291
  wire $auto$rtlil.cc:2277:Mux$1308
  wire $auto$rtlil.cc:2277:Mux$1318
  wire $auto$rtlil.cc:2277:Mux$1328
  wire $auto$rtlil.cc:2277:Mux$1338
  wire $auto$rtlil.cc:2277:Mux$1348
  wire $auto$rtlil.cc:2277:Mux$1358
  wire $auto$rtlil.cc:2277:Mux$1368
  wire width 5 $auto$rtlil.cc:2277:Mux$1378
  wire width 5 $auto$rtlil.cc:2277:Mux$1395
  wire width 5 $auto$rtlil.cc:2277:Mux$1412
  wire width 5 $auto$rtlil.cc:2277:Mux$1429
  wire $auto$rtlil.cc:2870:Anyseq$1438
  wire $auto$rtlil.cc:2870:Anyseq$1440
  wire $auto$rtlil.cc:2870:Anyseq$1442
  wire $auto$rtlil.cc:2870:Anyseq$1444
  wire $auto$rtlil.cc:2870:Anyseq$1446
  wire $auto$rtlil.cc:2870:Anyseq$1448
  wire $auto$rtlil.cc:2870:Anyseq$1450
  wire $auto$rtlil.cc:2870:Anyseq$1452
  wire $auto$rtlil.cc:2870:Anyseq$1454
  wire $auto$rtlil.cc:2870:Anyseq$1456
  wire $auto$rtlil.cc:2870:Anyseq$1458
  wire $auto$rtlil.cc:2870:Anyseq$1460
  wire $auto$rtlil.cc:2870:Anyseq$1462
  wire $auto$rtlil.cc:2870:Anyseq$1464
  wire $auto$rtlil.cc:2870:Anyseq$1466
  wire $auto$rtlil.cc:2870:Anyseq$1468
  wire $auto$rtlil.cc:2870:Anyseq$1470
  wire $auto$rtlil.cc:2870:Anyseq$1472
  wire $auto$rtlil.cc:2870:Anyseq$1474
  wire $auto$rtlil.cc:2870:Anyseq$1476
  wire $auto$rtlil.cc:2870:Anyseq$1478
  wire $auto$rtlil.cc:2870:Anyseq$1480
  wire $auto$rtlil.cc:2870:Anyseq$1482
  wire $auto$rtlil.cc:2870:Anyseq$1484
  wire $auto$rtlil.cc:2870:Anyseq$1486
  wire $auto$rtlil.cc:2870:Anyseq$1488
  wire $auto$rtlil.cc:2870:Anyseq$1490
  wire $auto$rtlil.cc:2870:Anyseq$1492
  wire $auto$rtlil.cc:2870:Anyseq$1494
  wire $auto$rtlil.cc:2870:Anyseq$1496
  wire $auto$rtlil.cc:2870:Anyseq$1498
  wire $auto$rtlil.cc:2870:Anyseq$1500
  wire $auto$rtlil.cc:2870:Anyseq$1502
  wire $auto$rtlil.cc:2870:Anyseq$1504
  wire $auto$rtlil.cc:2870:Anyseq$1506
  wire $auto$rtlil.cc:2870:Anyseq$1508
  wire $auto$rtlil.cc:2870:Anyseq$1510
  wire $auto$rtlil.cc:2870:Anyseq$1512
  wire $auto$rtlil.cc:2870:Anyseq$1514
  wire $auto$rtlil.cc:2870:Anyseq$1516
  wire $auto$rtlil.cc:2870:Anyseq$1518
  wire $auto$rtlil.cc:2870:Anyseq$1520
  wire $auto$rtlil.cc:2870:Anyseq$1522
  wire $auto$rtlil.cc:2870:Anyseq$1524
  wire $auto$rtlil.cc:2870:Anyseq$1526
  wire $auto$rtlil.cc:2870:Anyseq$1528
  wire $auto$rtlil.cc:2870:Anyseq$1530
  wire $auto$rtlil.cc:2870:Anyseq$1532
  wire $auto$rtlil.cc:2870:Anyseq$1534
  wire width 2 $auto$rtlil.cc:2870:Anyseq$1536
  wire width 4 $auto$rtlil.cc:2870:Anyseq$1538
  wire width 3 $auto$rtlil.cc:2870:Anyseq$1540
  attribute \src "fifo_async.v:258.20-258.29"
  wire $eq$fifo_async.v:258$206_Y
  attribute \src "fifo_async.v:267.24-267.31"
  wire $eq$fifo_async.v:267$233_Y
  attribute \src "fifo_async.v:268.24-268.31"
  wire $eq$fifo_async.v:268$234_Y
  attribute \src "fifo_async.v:271.24-271.31"
  wire $eq$fifo_async.v:271$235_Y
  attribute \src "fifo_async.v:274.24-274.31"
  wire $eq$fifo_async.v:274$243_Y
  attribute \src "fifo_async.v:277.25-277.32"
  wire $eq$fifo_async.v:277$244_Y
  attribute \src "fifo_async.v:278.25-278.32"
  wire $eq$fifo_async.v:278$246_Y
  attribute \src "fifo_async.v:288.20-288.29"
  wire $eq$fifo_async.v:288$273_Y
  attribute \src "fifo_async.v:290.20-290.29"
  wire $eq$fifo_async.v:290$274_Y
  attribute \src "fifo_async.v:291.20-291.29"
  wire $eq$fifo_async.v:291$275_Y
  attribute \src "fifo_async.v:297.20-297.33"
  wire $eq$fifo_async.v:297$278_Y
  attribute \src "fifo_async.v:298.20-298.33"
  wire $eq$fifo_async.v:298$279_Y
  attribute \src "fifo_async.v:299.20-299.33"
  wire $eq$fifo_async.v:299$280_Y
  attribute \src "fifo_async.v:300.20-300.33"
  wire $eq$fifo_async.v:300$281_Y
  attribute \src "fifo_async.v:306.20-306.29"
  wire $eq$fifo_async.v:306$302_Y
  attribute \src "fifo_async.v:308.20-308.29"
  wire $eq$fifo_async.v:308$303_Y
  attribute \src "fifo_async.v:340.12-340.51"
  wire $eq$fifo_async.v:340$317_Y
  attribute \src "fifo_async.v:355.12-355.23"
  wire $eq$fifo_async.v:355$332_Y
  attribute \src "fifo_async.v:366.18-366.82"
  wire $eq$fifo_async.v:366$352_Y
  attribute \src "fifo_async.v:371.17-371.29"
  wire $eq$fifo_async.v:371$358_Y
  attribute \src "fifo_async.v:416.12-416.84"
  wire $eq$fifo_async.v:416$403_Y
  attribute \src "fifo_async.v:420.12-420.28"
  wire $eq$fifo_async.v:420$407_Y
  attribute \src "fifo_async.v:476.32-476.66"
  wire $eq$fifo_async.v:476$438_Y
  attribute \src "fifo_async.v:482.32-482.70"
  wire $eq$fifo_async.v:482$442_Y
  attribute \src "fifo_async.v:498.56-498.76"
  wire $eq$fifo_async.v:498$454_Y
  attribute \src "fifo_async.v:499.41-499.65"
  wire $eq$fifo_async.v:499$458_Y
  attribute \src "fifo_async.v:504.36-504.61"
  wire $eq$fifo_async.v:504$464_Y
  attribute \src "fifo_async.v:508.37-508.62"
  wire $eq$fifo_async.v:508$470_Y
  attribute \src "fifo_async.v:509.27-509.50"
  wire $eq$fifo_async.v:509$472_Y
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:244$33_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:249$34_CHECK
  attribute \init 1'0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:249$34_EN
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:253$35_CHECK
  attribute \init 1'0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:253$35_EN
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:257$36_CHECK
  attribute \init 1'0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:257$36_EN
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:266$37_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:267$38_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:268$39_CHECK
  attribute \init 1'0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:268$39_EN
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:273$40_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:274$41_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:277$42_CHECK
  attribute \init 1'0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:277$42_EN
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:287$43_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:288$44_CHECK
  attribute \init 1'0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:288$44_EN
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:290$45_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:291$46_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:292$47_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:294$48_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:295$49_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:297$50_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:298$51_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:299$52_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:305$53_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:306$54_CHECK
  attribute \init 1'0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:306$54_EN
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:308$55_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:309$56_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:310$57_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:312$58_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:313$59_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:314$60_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:335$63_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:340$64_CHECK
  attribute \init 1'0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:340$64_EN
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:345$65_CHECK
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:350$66_CHECK
  attribute \init 1'0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:350$66_EN
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:355$67_CHECK
  attribute \init 1'0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:355$67_EN
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:517$80_CHECK
  attribute \init 1'0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:517$80_EN
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:528$81_CHECK
  attribute \init 1'0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:528$81_EN
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:538$82_CHECK
  attribute \init 1'0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:538$82_EN
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:556$85_CHECK
  attribute \init 1'0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $formal$fifo_async.v:556$85_EN
  attribute \src "fifo_async.v:457.35-457.55"
  wire $ge$fifo_async.v:457$422_Y
  attribute \src "fifo_async.v:467.36-467.61"
  wire $ge$fifo_async.v:467$434_Y
  attribute \src "fifo_async.v:453.13-453.24"
  wire $gt$fifo_async.v:453$413_Y
  attribute \src "fifo_async.v:453.30-453.49"
  wire $gt$fifo_async.v:453$414_Y
  attribute \src "fifo_async.v:453.55-453.75"
  wire $le$fifo_async.v:453$416_Y
  attribute \src "fifo_async.v:463.60-463.85"
  wire $le$fifo_async.v:463$428_Y
  attribute \src "fifo_async.v:109.56-109.75"
  wire $logic_and$fifo_async.v:109$105_Y
  attribute \src "fifo_async.v:154.55-154.75"
  wire $logic_and$fifo_async.v:154$119_Y
  attribute \src "fifo_async.v:205.20-205.60"
  wire $logic_and$fifo_async.v:205$138_Y
  attribute \src "fifo_async.v:245.16-245.21"
  wire $logic_and$fifo_async.v:245$166_Y
  attribute \src "fifo_async.v:245.34-245.39"
  wire $logic_and$fifo_async.v:245$170_Y
  attribute \src "fifo_async.v:249.13-249.18"
  wire $logic_and$fifo_async.v:249$180_Y
  attribute \src "fifo_async.v:250.21-250.26"
  wire $logic_and$fifo_async.v:250$185_Y
  attribute \src "fifo_async.v:253.13-253.18"
  wire $logic_and$fifo_async.v:253$195_Y
  attribute \src "fifo_async.v:254.21-254.26"
  wire $logic_and$fifo_async.v:254$200_Y
  attribute \src "fifo_async.v:453.12-453.50"
  wire $logic_and$fifo_async.v:453$415_Y
  attribute \src "fifo_async.v:453.12-453.76"
  wire $logic_and$fifo_async.v:453$417_Y
  attribute \src "fifo_async.v:455.18-455.56"
  wire $logic_and$fifo_async.v:455$420_Y
  attribute \src "fifo_async.v:457.17-457.56"
  wire $logic_and$fifo_async.v:457$423_Y
  attribute \src "fifo_async.v:463.12-463.55"
  wire $logic_and$fifo_async.v:463$427_Y
  attribute \src "fifo_async.v:463.12-463.86"
  wire $logic_and$fifo_async.v:463$429_Y
  attribute \src "fifo_async.v:465.18-465.61"
  wire $logic_and$fifo_async.v:465$432_Y
  attribute \src "fifo_async.v:467.18-467.62"
  wire $logic_and$fifo_async.v:467$435_Y
  attribute \src "fifo_async.v:476.13-476.67"
  wire $logic_and$fifo_async.v:476$439_Y
  attribute \src "fifo_async.v:482.13-482.71"
  wire $logic_and$fifo_async.v:482$443_Y
  attribute \src "fifo_async.v:498.25-498.51"
  wire $logic_and$fifo_async.v:498$453_Y
  attribute \src "fifo_async.v:498.25-498.77"
  wire $logic_and$fifo_async.v:498$455_Y
  attribute \src "fifo_async.v:498.25-499.36"
  wire $logic_and$fifo_async.v:498$457_Y
  attribute \src "fifo_async.v:502.35-503.56"
  wire $logic_and$fifo_async.v:502$463_Y
  attribute \src "fifo_async.v:507.26-507.59"
  wire $logic_and$fifo_async.v:507$468_Y
  attribute \src "fifo_async.v:507.26-508.32"
  wire $logic_and$fifo_async.v:507$469_Y
  attribute \src "fifo_async.v:507.26-508.63"
  wire $logic_and$fifo_async.v:507$471_Y
  attribute \src "fifo_async.v:514.12-514.39"
  wire $logic_and$fifo_async.v:514$489_Y
  attribute \src "fifo_async.v:517.17-517.66"
  wire $logic_and$fifo_async.v:517$491_Y
  attribute \src "fifo_async.v:524.25-524.58"
  wire $logic_and$fifo_async.v:524$496_Y
  attribute \src "fifo_async.v:531.26-531.60"
  wire $logic_and$fifo_async.v:531$503_Y
  attribute \src "fifo_async.v:534.26-534.88"
  wire $logic_and$fifo_async.v:534$509_Y
  attribute \src "fifo_async.v:540.27-540.61"
  wire $logic_and$fifo_async.v:540$515_Y
  attribute \src "fifo_async.v:557.19-557.49"
  wire $logic_and$fifo_async.v:557$528_Y
  attribute \src "fifo_async.v:565.19-565.45"
  wire $logic_and$fifo_async.v:565$537_Y
  attribute \src "fifo_async.v:0.0-0.0"
  wire $logic_not$fifo_async.v:0$165_Y
  attribute \src "fifo_async.v:0.0-0.0"
  wire $logic_not$fifo_async.v:0$169_Y
  attribute \src "fifo_async.v:0.0-0.0"
  wire $logic_not$fifo_async.v:0$178_Y
  attribute \src "fifo_async.v:0.0-0.0"
  wire $logic_not$fifo_async.v:0$183_Y
  attribute \src "fifo_async.v:0.0-0.0"
  wire $logic_not$fifo_async.v:0$193_Y
  attribute \src "fifo_async.v:0.0-0.0"
  wire $logic_not$fifo_async.v:0$198_Y
  attribute \src "fifo_async.v:109.65-109.74"
  wire $logic_not$fifo_async.v:109$104_Y
  attribute \src "fifo_async.v:154.66-154.74"
  wire $logic_not$fifo_async.v:154$118_Y
  attribute \src "fifo_async.v:205.21-205.37"
  wire $logic_not$fifo_async.v:205$136_Y
  attribute \src "fifo_async.v:205.43-205.59"
  wire $logic_not$fifo_async.v:205$137_Y
  attribute \src "fifo_async.v:250.20-250.35"
  wire $logic_not$fifo_async.v:250$186_Y
  attribute \src "fifo_async.v:254.20-254.35"
  wire $logic_not$fifo_async.v:254$201_Y
  attribute \src "fifo_async.v:271.43-271.51"
  wire $logic_not$fifo_async.v:271$236_Y
  attribute \src "fifo_async.v:278.46-278.54"
  wire $logic_not$fifo_async.v:278$247_Y
  attribute \src "fifo_async.v:346.36-346.41"
  wire $logic_not$fifo_async.v:346$322_Y
  attribute \src "fifo_async.v:356.37-356.42"
  wire $logic_not$fifo_async.v:356$333_Y
  attribute \src "fifo_async.v:517.18-517.38"
  wire $logic_not$fifo_async.v:517$490_Y
  attribute \src "fifo_async.v:531.27-531.41"
  wire $logic_not$fifo_async.v:531$502_Y
  attribute \src "fifo_async.v:557.32-557.48"
  wire $logic_not$fifo_async.v:557$527_Y
  attribute \src "fifo_async.v:271.24-271.52"
  wire $logic_or$fifo_async.v:271$237_Y
  attribute \src "fifo_async.v:277.24-277.54"
  wire $logic_or$fifo_async.v:277$245_Y
  attribute \src "fifo_async.v:278.24-278.55"
  wire $logic_or$fifo_async.v:278$248_Y
  attribute \src "fifo_async.v:287.12-287.42"
  wire $logic_or$fifo_async.v:287$272_Y
  attribute \src "fifo_async.v:305.12-305.42"
  wire $logic_or$fifo_async.v:305$301_Y
  attribute \src "fifo_async.v:346.20-346.42"
  wire $logic_or$fifo_async.v:346$323_Y
  attribute \src "fifo_async.v:346.20-346.55"
  wire $logic_or$fifo_async.v:346$324_Y
  attribute \src "fifo_async.v:356.20-356.43"
  wire $logic_or$fifo_async.v:356$334_Y
  attribute \src "fifo_async.v:356.20-356.57"
  wire $logic_or$fifo_async.v:356$335_Y
  attribute \src "fifo_async.v:495.35-495.66"
  wire $logic_or$fifo_async.v:495$449_Y
  attribute \src "fifo_async.v:495.35-495.80"
  wire $logic_or$fifo_async.v:495$450_Y
  attribute \src "fifo_async.v:503.36-503.55"
  wire $logic_or$fifo_async.v:503$462_Y
  attribute \src "fifo_async.v:521.24-524.59"
  wire $logic_or$fifo_async.v:521$497_Y
  attribute \src "fifo_async.v:531.25-534.89"
  wire $logic_or$fifo_async.v:531$510_Y
  attribute \src "fifo_async.v:534.44-534.87"
  wire $logic_or$fifo_async.v:534$508_Y
  attribute \src "fifo_async.v:539.26-540.62"
  wire $logic_or$fifo_async.v:539$516_Y
  attribute \src "fifo_async.v:455.19-455.30"
  wire $lt$fifo_async.v:455$418_Y
  attribute \src "fifo_async.v:455.36-455.55"
  wire $lt$fifo_async.v:455$419_Y
  attribute \src "fifo_async.v:463.13-463.24"
  wire $lt$fifo_async.v:463$425_Y
  attribute \src "fifo_async.v:463.30-463.54"
  wire $lt$fifo_async.v:463$426_Y
  attribute \src "fifo_async.v:476.32-476.35"
  wire width 2 $memrd$\mem$fifo_async.v:476$437_DATA
  attribute \src "fifo_async.v:482.32-482.35"
  wire width 2 $memrd$\mem$fifo_async.v:482$441_DATA
  attribute \src "fifo_async.v:495.45-495.65"
  wire $ne$fifo_async.v:495$448_Y
  attribute \src "fifo_async.v:170.39-170.73"
  wire width 2 $not$fifo_async.v:170$127_Y
  attribute \src "fifo_async.v:366.28-366.58"
  wire width 2 $not$fifo_async.v:366$351_Y
  attribute \src "fifo_async.v:0.0-0.0"
  wire width 2 $past$fifo_async.v:268$9$0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $past$fifo_async.v:274$12$0
  attribute \src "fifo_async.v:0.0-0.0"
  wire width 2 $past$fifo_async.v:277$13$0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $past$fifo_async.v:278$14$0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $past$fifo_async.v:517$15$0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $past$fifo_async.v:517$16$0
  attribute \src "fifo_async.v:0.0-0.0"
  wire $past$fifo_async.v:538$21$0
  wire $procmux$724_Y
  wire $procmux$728_Y
  wire $procmux$732_Y
  wire $procmux$736_Y
  wire $procmux$740_Y
  wire $procmux$744_Y
  wire $procmux$890_Y
  wire $procmux$898_Y
  wire $procmux$906_Y
  wire $procmux$914_Y
  wire $procmux$922_Y
  wire $procmux$930_Y
  attribute \src "fifo_async.v:360.25-360.39"
  wire width 5 $xor$fifo_async.v:360$340_Y
  attribute \src "fifo_async.v:362.25-362.39"
  wire width 5 $xor$fifo_async.v:362$346_Y
  attribute \src "fifo_async.v:397.29-397.59"
  wire width 5 $xor$fifo_async.v:397$369_Y
  attribute \src "fifo_async.v:399.29-399.59"
  wire width 5 $xor$fifo_async.v:399$375_Y
  attribute \src "fifo_async.v:401.29-401.59"
  wire width 5 $xor$fifo_async.v:401$381_Y
  attribute \src "fifo_async.v:403.29-403.59"
  wire width 5 $xor$fifo_async.v:403$387_Y
  attribute \src "fifo_async.v:450.9-450.21"
  wire \f_addr_valid
  attribute \src "fifo_async.v:472.44-472.58"
  wire \f_both_in_fifo
  attribute \src "fifo_async.v:441.42-441.54"
  wire width 4 \f_const_addr
  attribute \src "fifo_async.v:446.41-446.54"
  wire width 2 \f_const_first
  attribute \src "fifo_async.v:446.56-446.68"
  wire width 2 \f_const_next
  attribute \src "fifo_async.v:442.25-442.42"
  wire width 5 \f_const_next_addr
  attribute \src "fifo_async.v:327.25-327.31"
  wire width 5 \f_fill
  attribute \src "fifo_async.v:472.9-472.24"
  wire \f_first_in_fifo
  attribute \src "fifo_async.v:450.23-450.35"
  wire \f_next_valid
  attribute \init 1'0
  attribute \src "fifo_async.v:192.9-192.25"
  wire \f_past_valid_gbl
  attribute \src "fifo_async.v:190.9-190.24"
  wire \f_past_valid_rd
  attribute \src "fifo_async.v:191.9-191.24"
  wire \f_past_valid_wr
  attribute \src "fifo_async.v:378.37-378.47"
  wire width 5 \f_r1w_wbin
  attribute \src "fifo_async.v:380.37-380.47"
  wire width 5 \f_r2w_fill
  attribute \src "fifo_async.v:378.25-378.35"
  wire width 5 \f_r2w_wbin
  attribute \src "fifo_async.v:223.39-223.51"
  wire width 5 \f_rclk_count
  attribute \src "fifo_async.v:212.39-212.50"
  wire width 5 \f_rclk_step
  attribute \src "fifo_async.v:491.9-491.21"
  wire \f_read_first
  attribute \src "fifo_async.v:491.23-491.36"
  wire \f_read_second
  attribute \src "fifo_async.v:472.26-472.42"
  wire \f_second_in_fifo
  attribute \src "fifo_async.v:377.37-377.47"
  wire width 5 \f_w1r_rbin
  attribute \src "fifo_async.v:380.25-380.35"
  wire width 5 \f_w2r_fill
  attribute \src "fifo_async.v:377.25-377.35"
  wire width 5 \f_w2r_rbin
  attribute \src "fifo_async.v:490.9-490.30"
  wire \f_wait_for_first_read
  attribute \src "fifo_async.v:490.32-490.54"
  wire \f_wait_for_second_read
  attribute \src "fifo_async.v:223.25-223.37"
  wire width 5 \f_wclk_count
  attribute \src "fifo_async.v:212.26-212.37"
  wire width 5 \f_wclk_step
  attribute \src "fifo_async.v:39.34-39.40"
  wire input 6 \i_rclk
  attribute \src "fifo_async.v:41.34-41.38"
  wire input 8 \i_rd
  attribute \src "fifo_async.v:40.34-40.41"
  wire input 7 \i_rrstn
  attribute \src "fifo_async.v:33.34-33.40"
  wire input 1 \i_wclk
  attribute \src "fifo_async.v:36.34-36.41"
  wire width 2 input 4 \i_wdata
  attribute \src "fifo_async.v:35.34-35.38"
  wire input 3 \i_wr
  attribute \src "fifo_async.v:34.34-34.41"
  wire input 2 \i_wrstn
  attribute \src "fifo_async.v:42.34-42.41"
  wire width 2 output 9 \o_rdata
  attribute \src "fifo_async.v:43.34-43.42"
  wire output 10 \o_rempty
  attribute \src "fifo_async.v:37.34-37.41"
  wire output 5 \o_wfull
  attribute \src "fifo_async.v:53.27-53.32"
  wire width 4 \raddr
  attribute \src "fifo_async.v:55.27-55.31"
  wire width 5 \rbin
  attribute \src "fifo_async.v:56.27-56.35"
  wire width 5 \rbinnext
  attribute \src "fifo_async.v:61.10-61.20"
  wire \rempty_val
  attribute \src "fifo_async.v:59.27-59.36"
  wire width 5 \rgraynext
  attribute \src "fifo_async.v:58.27-58.31"
  wire width 5 \rptr
  attribute \src "fifo_async.v:50.26-50.34"
  wire width 5 \rq1_wptr
  attribute \src "fifo_async.v:51.26-51.34"
  wire width 5 \rq2_wptr
  attribute \src "fifo_async.v:66.27-66.32"
  wire width 4 \waddr
  attribute \src "fifo_async.v:68.27-68.31"
  wire width 5 \wbin
  attribute \src "fifo_async.v:69.27-69.35"
  wire width 5 \wbinnext
  attribute \src "fifo_async.v:74.10-74.19"
  wire \wfull_val
  attribute \src "fifo_async.v:72.27-72.36"
  wire width 5 \wgraynext
  attribute \src "fifo_async.v:71.27-71.31"
  wire width 5 \wptr
  attribute \src "fifo_async.v:63.26-63.34"
  wire width 5 \wq1_rptr
  attribute \src "fifo_async.v:64.26-64.34"
  wire width 5 \wq2_rptr
  attribute \src "fifo_async.v:109.24-109.78"
  cell $add $add$fifo_async.v:109$106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \rbin
    connect \B $logic_and$fifo_async.v:109$105_Y
    connect \Y \rbinnext
  end
  attribute \src "fifo_async.v:154.23-154.78"
  cell $add $add$fifo_async.v:154$120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \wbin
    connect \B $logic_and$fifo_async.v:154$119_Y
    connect \Y \wbinnext
  end
  attribute \src "fifo_async.v:225.25-225.51"
  cell $add $add$fifo_async.v:225$149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \f_wclk_count
    connect \B \f_wclk_step
    connect \Y $0\f_wclk_count[4:0]
  end
  attribute \src "fifo_async.v:226.25-226.51"
  cell $add $add$fifo_async.v:226$150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \f_rclk_count
    connect \B \f_rclk_step
    connect \Y $0\f_rclk_count[4:0]
  end
  attribute \src "fifo_async.v:443.32-443.48"
  cell $add $add$fifo_async.v:443$409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \f_const_addr
    connect \B 1'1
    connect \Y \f_const_next_addr
  end
  attribute \src "fifo_async.v:213.26-213.35"
  cell $anyconst $anyconst$139
    parameter \WIDTH 5
    connect \Y \f_wclk_step
  end
  attribute \src "fifo_async.v:214.26-214.35"
  cell $anyconst $anyconst$140
    parameter \WIDTH 5
    connect \Y \f_rclk_step
  end
  attribute \reg "f_const_addr"
  attribute \src "fifo_async.v:0.0-0.0"
  cell $anyconst $anyconst$408
    parameter \WIDTH 4
    connect \Y \f_const_addr
  end
  attribute \reg "f_const_first"
  attribute \src "fifo_async.v:0.0-0.0"
  cell $anyconst $anyconst$410
    parameter \WIDTH 2
    connect \Y \f_const_first
  end
  attribute \reg "f_const_next"
  attribute \src "fifo_async.v:0.0-0.0"
  cell $anyconst $anyconst$411
    parameter \WIDTH 2
    connect \Y \f_const_next
  end
  attribute \src "fifo_async.v:204.30-205.61"
  cell $assert $assert$fifo_async.v:204$545
    connect \A $0$formal$fifo_async.v:204$26_CHECK[0:0]$133
    connect \EN $0$formal$fifo_async.v:204$26_EN[0:0]$134
  end
  attribute \src "fifo_async.v:257.21-258.30"
  cell $assert $assert$fifo_async.v:257$554
    connect \A $formal$fifo_async.v:257$36_CHECK
    connect \EN $formal$fifo_async.v:257$36_EN
  end
  attribute \src "fifo_async.v:268.42-271.53"
  cell $assert $assert$fifo_async.v:268$557
    connect \A $formal$fifo_async.v:268$39_CHECK
    connect \EN $formal$fifo_async.v:268$39_EN
  end
  attribute \src "fifo_async.v:274.39-277.55"
  cell $assert $assert$fifo_async.v:274$559
    connect \A $formal$fifo_async.v:274$41_CHECK
    connect \EN $formal$fifo_async.v:277$42_EN
  end
  attribute \src "fifo_async.v:277.56-278.56"
  cell $assert $assert$fifo_async.v:277$560
    connect \A $formal$fifo_async.v:277$42_CHECK
    connect \EN $formal$fifo_async.v:277$42_EN
  end
  attribute \src "fifo_async.v:288.31-290.30"
  cell $assert $assert$fifo_async.v:288$562
    connect \A $formal$fifo_async.v:288$44_CHECK
    connect \EN $formal$fifo_async.v:288$44_EN
  end
  attribute \src "fifo_async.v:290.31-291.30"
  cell $assert $assert$fifo_async.v:290$563
    connect \A $formal$fifo_async.v:290$45_CHECK
    connect \EN $formal$fifo_async.v:288$44_EN
  end
  attribute \src "fifo_async.v:291.31-292.29"
  cell $assert $assert$fifo_async.v:291$564
    connect \A $formal$fifo_async.v:291$46_CHECK
    connect \EN $formal$fifo_async.v:288$44_EN
  end
  attribute \src "fifo_async.v:292.30-294.30"
  cell $assert $assert$fifo_async.v:292$565
    connect \A $formal$fifo_async.v:292$47_CHECK
    connect \EN $formal$fifo_async.v:288$44_EN
  end
  attribute \src "fifo_async.v:294.31-295.29"
  cell $assert $assert$fifo_async.v:294$566
    connect \A $formal$fifo_async.v:294$48_CHECK
    connect \EN $formal$fifo_async.v:288$44_EN
  end
  attribute \src "fifo_async.v:295.30-297.34"
  cell $assert $assert$fifo_async.v:295$567
    connect \A $formal$fifo_async.v:295$49_CHECK
    connect \EN $formal$fifo_async.v:288$44_EN
  end
  attribute \src "fifo_async.v:297.35-298.34"
  cell $assert $assert$fifo_async.v:297$568
    connect \A $formal$fifo_async.v:297$50_CHECK
    connect \EN $formal$fifo_async.v:288$44_EN
  end
  attribute \src "fifo_async.v:298.35-299.34"
  cell $assert $assert$fifo_async.v:298$569
    connect \A $formal$fifo_async.v:298$51_CHECK
    connect \EN $formal$fifo_async.v:288$44_EN
  end
  attribute \src "fifo_async.v:299.35-300.34"
  cell $assert $assert$fifo_async.v:299$570
    connect \A $formal$fifo_async.v:299$52_CHECK
    connect \EN $formal$fifo_async.v:288$44_EN
  end
  attribute \src "fifo_async.v:306.31-308.30"
  cell $assert $assert$fifo_async.v:306$572
    connect \A $formal$fifo_async.v:306$54_CHECK
    connect \EN $formal$fifo_async.v:306$54_EN
  end
  attribute \src "fifo_async.v:308.31-309.30"
  cell $assert $assert$fifo_async.v:308$573
    connect \A $formal$fifo_async.v:308$55_CHECK
    connect \EN $formal$fifo_async.v:306$54_EN
  end
  attribute \src "fifo_async.v:309.31-310.29"
  cell $assert $assert$fifo_async.v:309$574
    connect \A $formal$fifo_async.v:309$56_CHECK
    connect \EN $formal$fifo_async.v:306$54_EN
  end
  attribute \src "fifo_async.v:310.30-312.34"
  cell $assert $assert$fifo_async.v:310$575
    connect \A $formal$fifo_async.v:310$57_CHECK
    connect \EN $formal$fifo_async.v:306$54_EN
  end
  attribute \src "fifo_async.v:312.35-313.34"
  cell $assert $assert$fifo_async.v:312$576
    connect \A $formal$fifo_async.v:312$58_CHECK
    connect \EN $formal$fifo_async.v:306$54_EN
  end
  attribute \src "fifo_async.v:313.35-314.34"
  cell $assert $assert$fifo_async.v:313$577
    connect \A $formal$fifo_async.v:313$59_CHECK
    connect \EN $formal$fifo_async.v:306$54_EN
  end
  attribute \src "fifo_async.v:314.35-315.34"
  cell $assert $assert$fifo_async.v:314$578
    connect \A $formal$fifo_async.v:314$60_CHECK
    connect \EN $formal$fifo_async.v:306$54_EN
  end
  attribute \src "fifo_async.v:332.12-332.32"
  cell $assert $assert$fifo_async.v:332$579
    connect \A $0$formal$fifo_async.v:332$61_CHECK[0:0]$623
    connect \EN $0$formal$fifo_async.v:241$31_EN[0:0]$620
  end
  attribute \src "fifo_async.v:335.27-336.54"
  cell $assert $assert$fifo_async.v:335$580
    connect \A $formal$fifo_async.v:335$63_CHECK
    connect \EN \f_past_valid_gbl
  end
  attribute \src "fifo_async.v:340.52-341.28"
  cell $assert $assert$fifo_async.v:340$581
    connect \A $formal$fifo_async.v:340$64_CHECK
    connect \EN $formal$fifo_async.v:340$64_EN
  end
  attribute \src "fifo_async.v:345.50-346.56"
  cell $assert $assert$fifo_async.v:345$582
    connect \A $formal$fifo_async.v:345$65_CHECK
    connect \EN $formal$fifo_async.v:340$64_EN
  end
  attribute \src "fifo_async.v:350.24-351.29"
  cell $assert $assert$fifo_async.v:350$583
    connect \A $formal$fifo_async.v:350$66_CHECK
    connect \EN $formal$fifo_async.v:350$66_EN
  end
  attribute \src "fifo_async.v:355.24-356.58"
  cell $assert $assert$fifo_async.v:355$584
    connect \A $formal$fifo_async.v:355$67_CHECK
    connect \EN $formal$fifo_async.v:355$67_EN
  end
  attribute \src "fifo_async.v:359.13-360.41"
  cell $assert $assert$fifo_async.v:359$585
    connect \A $0$formal$fifo_async.v:359$68_CHECK[0:0]$337
    connect \EN 1'1
  end
  attribute \src "fifo_async.v:361.13-362.41"
  cell $assert $assert$fifo_async.v:361$586
    connect \A $0$formal$fifo_async.v:361$69_CHECK[0:0]$343
    connect \EN 1'1
  end
  attribute \src "fifo_async.v:365.13-367.58"
  cell $assert $assert$fifo_async.v:365$587
    connect \A $0$formal$fifo_async.v:365$70_CHECK[0:0]$349
    connect \EN 1'1
  end
  attribute \src "fifo_async.v:370.13-371.48"
  cell $assert $assert$fifo_async.v:370$588
    connect \A $0$formal$fifo_async.v:370$71_CHECK[0:0]$356
    connect \EN 1'1
  end
  attribute \src "fifo_async.v:396.13-397.61"
  cell $assert $assert$fifo_async.v:396$589
    connect \A $0$formal$fifo_async.v:396$72_CHECK[0:0]$366
    connect \EN 1'1
  end
  attribute \src "fifo_async.v:398.13-399.61"
  cell $assert $assert$fifo_async.v:398$590
    connect \A $0$formal$fifo_async.v:398$73_CHECK[0:0]$372
    connect \EN 1'1
  end
  attribute \src "fifo_async.v:400.13-401.61"
  cell $assert $assert$fifo_async.v:400$591
    connect \A $0$formal$fifo_async.v:400$74_CHECK[0:0]$378
    connect \EN 1'1
  end
  attribute \src "fifo_async.v:402.13-403.61"
  cell $assert $assert$fifo_async.v:402$592
    connect \A $0$formal$fifo_async.v:402$75_CHECK[0:0]$384
    connect \EN 1'1
  end
  attribute \src "fifo_async.v:408.13-409.60"
  cell $assert $assert$fifo_async.v:408$593
    connect \A $0$formal$fifo_async.v:408$76_CHECK[0:0]$392
    connect \EN 1'1
  end
  attribute \src "fifo_async.v:410.13-411.60"
  cell $assert $assert$fifo_async.v:410$594
    connect \A $0$formal$fifo_async.v:410$77_CHECK[0:0]$396
    connect \EN 1'1
  end
  attribute \src "fifo_async.v:416.85-417.28"
  cell $assert $assert$fifo_async.v:416$595
    connect \A $0$formal$fifo_async.v:416$78_CHECK[0:0]$400
    connect \EN $0$formal$fifo_async.v:416$78_EN[0:0]$401
  end
  attribute \src "fifo_async.v:420.29-421.29"
  cell $assert $assert$fifo_async.v:420$596
    connect \A $0$formal$fifo_async.v:420$79_CHECK[0:0]$405
    connect \EN $0$formal$fifo_async.v:420$79_EN[0:0]$406
  end
  attribute \src "fifo_async.v:517.68-525.25"
  cell $assert $assert$fifo_async.v:517$597
    connect \A $formal$fifo_async.v:517$80_CHECK
    connect \EN $formal$fifo_async.v:517$80_EN
  end
  attribute \src "fifo_async.v:528.36-535.24"
  cell $assert $assert$fifo_async.v:528$598
    connect \A $formal$fifo_async.v:528$81_CHECK
    connect \EN $formal$fifo_async.v:528$81_EN
  end
  attribute \src "fifo_async.v:538.46-540.63"
  cell $assert $assert$fifo_async.v:538$599
    connect \A $formal$fifo_async.v:538$82_CHECK
    connect \EN $formal$fifo_async.v:538$82_EN
  end
  attribute \src "fifo_async.v:217.19-218.33"
  cell $assume $assume$fifo_async.v:217$546
    connect \A $0$formal$fifo_async.v:217$27_CHECK[0:0]$142
    connect \EN 1'1
  end
  attribute \src "fifo_async.v:218.34-219.33"
  cell $assume $assume$fifo_async.v:218$547
    connect \A $0$formal$fifo_async.v:218$28_CHECK[0:0]$144
    connect \EN 1'1
  end
  attribute \src "fifo_async.v:230.19-231.52"
  cell $assume $assume$fifo_async.v:230$548
    connect \A $0$formal$fifo_async.v:230$29_CHECK[0:0]$152
    connect \EN 1'1
  end
  attribute \src "fifo_async.v:231.53-232.52"
  cell $assume $assume$fifo_async.v:231$549
    connect \A $0$formal$fifo_async.v:231$30_CHECK[0:0]$154
    connect \EN 1'1
  end
  attribute \src "fifo_async.v:241.12-241.39"
  cell $assume $assume$fifo_async.v:241$550
    connect \A $0$formal$fifo_async.v:241$31_CHECK[0:0]$619
    connect \EN $0$formal$fifo_async.v:241$31_EN[0:0]$620
  end
  attribute \src "fifo_async.v:244.27-245.49"
  cell $assume $assume$fifo_async.v:244$551
    connect \A $formal$fifo_async.v:244$33_CHECK
    connect \EN \f_past_valid_gbl
  end
  attribute \src "fifo_async.v:249.27-250.36"
  cell $assume $assume$fifo_async.v:249$552
    connect \A $formal$fifo_async.v:249$34_CHECK
    connect \EN $formal$fifo_async.v:249$34_EN
  end
  attribute \src "fifo_async.v:253.27-254.36"
  cell $assume $assume$fifo_async.v:253$553
    connect \A $formal$fifo_async.v:253$35_CHECK
    connect \EN $formal$fifo_async.v:253$35_EN
  end
  attribute \src "fifo_async.v:266.37-267.38"
  cell $assume $assume$fifo_async.v:266$555
    connect \A $formal$fifo_async.v:266$37_CHECK
    connect \EN $formal$fifo_async.v:268$39_EN
  end
  attribute \src "fifo_async.v:267.39-268.41"
  cell $assume $assume$fifo_async.v:267$556
    connect \A $formal$fifo_async.v:267$38_CHECK
    connect \EN $formal$fifo_async.v:268$39_EN
  end
  attribute \src "fifo_async.v:273.37-274.38"
  cell $assume $assume$fifo_async.v:273$558
    connect \A $formal$fifo_async.v:273$40_CHECK
    connect \EN $formal$fifo_async.v:277$42_EN
  end
  attribute \src "fifo_async.v:287.49-288.30"
  cell $assume $assume$fifo_async.v:287$561
    connect \A $formal$fifo_async.v:287$43_CHECK
    connect \EN $formal$fifo_async.v:288$44_EN
  end
  attribute \src "fifo_async.v:305.49-306.30"
  cell $assume $assume$fifo_async.v:305$571
    connect \A $formal$fifo_async.v:305$53_CHECK
    connect \EN $formal$fifo_async.v:306$54_EN
  end
  cell $ff $auto$clk2fflogic.cc:110:execute$1098
    parameter \WIDTH 1
    connect \D \i_wclk
    connect \Q $auto$clk2fflogic.cc:168:execute$1111
  end
  cell $eqx $auto$clk2fflogic.cc:122:execute$1099
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \i_wclk $auto$clk2fflogic.cc:168:execute$1111 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2220:Eqx$1100
  end
  cell $ff $auto$clk2fflogic.cc:125:execute$1102
    parameter \WIDTH 2
    connect \D { $0$memwr$\mem$fifo_async.v:81$25_EN[1:0]$94 [1] $0$memwr$\mem$fifo_async.v:81$25_EN[1:0]$94 [1] }
    connect \Q $auto$clk2fflogic.cc:124:execute$1101
  end
  cell $ff $auto$clk2fflogic.cc:128:execute$1104
    parameter \WIDTH 4
    connect \D $0$memwr$\mem$fifo_async.v:81$25_ADDR[3:0]$92
    connect \Q $auto$clk2fflogic.cc:127:execute$1103
  end
  cell $ff $auto$clk2fflogic.cc:131:execute$1106
    parameter \WIDTH 2
    connect \D $0$memwr$\mem$fifo_async.v:81$25_DATA[1:0]$93
    connect \Q $auto$clk2fflogic.cc:130:execute$1105
  end
  cell $mux $auto$clk2fflogic.cc:134:execute$1107
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$clk2fflogic.cc:124:execute$1101
    connect \S $auto$rtlil.cc:2220:Eqx$1100
    connect \Y $auto$rtlil.cc:2277:Mux$1108
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1110
    parameter \WIDTH 1
    connect \D \f_past_valid_wr
    connect \Q $auto$clk2fflogic.cc:156:execute$1109
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1120
    parameter \WIDTH 1
    connect \D \f_past_valid_rd
    connect \Q $auto$clk2fflogic.cc:156:execute$1119
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1130
    parameter \WIDTH 1
    connect \D \o_wfull
    connect \Q $auto$clk2fflogic.cc:156:execute$1129
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1147
    parameter \WIDTH 5
    connect \D \wptr
    connect \Q $auto$clk2fflogic.cc:192:execute$1271
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1164
    parameter \WIDTH 5
    connect \D \wbin
    connect \Q $auto$clk2fflogic.cc:192:execute$1392
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1181
    parameter \WIDTH 5
    connect \D \wq1_rptr
    connect \Q $auto$clk2fflogic.cc:192:execute$1203
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1198
    parameter \WIDTH 5
    connect \D \wq2_rptr
    connect \Q $auto$clk2fflogic.cc:156:execute$1197
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1215
    parameter \WIDTH 1
    connect \D \o_rempty
    connect \Q $auto$clk2fflogic.cc:156:execute$1214
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1232
    parameter \WIDTH 5
    connect \D \rptr
    connect \Q $auto$clk2fflogic.cc:192:execute$1186
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1249
    parameter \WIDTH 5
    connect \D \rbin
    connect \Q $auto$clk2fflogic.cc:192:execute$1426
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1266
    parameter \WIDTH 5
    connect \D \rq1_wptr
    connect \Q $auto$clk2fflogic.cc:192:execute$1288
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1283
    parameter \WIDTH 5
    connect \D \rq2_wptr
    connect \Q $auto$clk2fflogic.cc:156:execute$1282
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1300
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2277:Mux$1308
    connect \Q $auto$clk2fflogic.cc:156:execute$1299
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1310
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2277:Mux$1318
    connect \Q $auto$clk2fflogic.cc:156:execute$1309
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1320
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2277:Mux$1328
    connect \Q $auto$clk2fflogic.cc:156:execute$1319
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1330
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2277:Mux$1338
    connect \Q $auto$clk2fflogic.cc:156:execute$1329
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1340
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2277:Mux$1348
    connect \Q $auto$clk2fflogic.cc:156:execute$1339
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1350
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2277:Mux$1358
    connect \Q $auto$clk2fflogic.cc:156:execute$1349
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1360
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2277:Mux$1368
    connect \Q $auto$clk2fflogic.cc:156:execute$1359
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1370
    parameter \WIDTH 5
    connect \D \f_r2w_wbin
    connect \Q $auto$clk2fflogic.cc:156:execute$1369
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1387
    parameter \WIDTH 5
    connect \D \f_r1w_wbin
    connect \Q $auto$clk2fflogic.cc:192:execute$1375
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1404
    parameter \WIDTH 5
    connect \D \f_w2r_rbin
    connect \Q $auto$clk2fflogic.cc:156:execute$1403
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$1421
    parameter \WIDTH 5
    connect \D \f_w1r_rbin
    connect \Q $auto$clk2fflogic.cc:192:execute$1409
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$1122
    parameter \WIDTH 1
    connect \D \i_rclk
    connect \Q $auto$clk2fflogic.cc:168:execute$1216
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$1123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \i_rclk $auto$clk2fflogic.cc:168:execute$1216 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2220:Eqx$1124
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$1116
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$1125
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$1136
    parameter \WIDTH 1
    connect \D \wfull_val
    connect \Q $auto$clk2fflogic.cc:192:execute$1135
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$1153
    parameter \WIDTH 5
    connect \D \wgraynext
    connect \Q $auto$clk2fflogic.cc:192:execute$1152
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$1170
    parameter \WIDTH 5
    connect \D \wbinnext
    connect \Q $auto$clk2fflogic.cc:192:execute$1169
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$1221
    parameter \WIDTH 1
    connect \D \rempty_val
    connect \Q $auto$clk2fflogic.cc:192:execute$1220
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$1238
    parameter \WIDTH 5
    connect \D \rgraynext
    connect \Q $auto$clk2fflogic.cc:192:execute$1237
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$1255
    parameter \WIDTH 5
    connect \D \rbinnext
    connect \Q $auto$clk2fflogic.cc:192:execute$1254
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$1306
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:570$89_CHECK[0:0]$542
    connect \Q $auto$clk2fflogic.cc:192:execute$1305
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$1316
    parameter \WIDTH 1
    connect \D \i_wr
    connect \Q $auto$clk2fflogic.cc:192:execute$1315
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$1326
    parameter \WIDTH 1
    connect \D \o_wfull
    connect \Q $auto$clk2fflogic.cc:192:execute$1325
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$1336
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:564$87_CHECK[0:0]$534
    connect \Q $auto$clk2fflogic.cc:192:execute$1335
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$1346
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:564$87_EN[0:0]$535
    connect \Q $auto$clk2fflogic.cc:192:execute$1345
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$1356
    parameter \WIDTH 1
    connect \D \i_rrstn
    connect \Q $and$fifo_async.v:0$167_Y
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$1366
    parameter \WIDTH 1
    connect \D \i_wrstn
    connect \Q $and$fifo_async.v:0$163_Y
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1117
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$1109
    connect \B $auto$clk2fflogic.cc:192:execute$1125
    connect \S $auto$rtlil.cc:2220:Eqx$1100
    connect \Y \f_past_valid_wr
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1127
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$1119
    connect \B $auto$clk2fflogic.cc:192:execute$1125
    connect \S $auto$rtlil.cc:2220:Eqx$1124
    connect \Y \f_past_valid_rd
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1137
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$1129
    connect \B $auto$clk2fflogic.cc:192:execute$1135
    connect \S $auto$rtlil.cc:2220:Eqx$1100
    connect \Y $auto$rtlil.cc:2277:Mux$1138
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1154
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:192:execute$1271
    connect \B $auto$clk2fflogic.cc:192:execute$1152
    connect \S $auto$rtlil.cc:2220:Eqx$1100
    connect \Y $auto$rtlil.cc:2277:Mux$1155
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1171
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:192:execute$1392
    connect \B $auto$clk2fflogic.cc:192:execute$1169
    connect \S $auto$rtlil.cc:2220:Eqx$1100
    connect \Y $auto$rtlil.cc:2277:Mux$1172
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1188
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:192:execute$1203
    connect \B $auto$clk2fflogic.cc:192:execute$1186
    connect \S $auto$rtlil.cc:2220:Eqx$1100
    connect \Y $auto$rtlil.cc:2277:Mux$1189
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1205
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$1197
    connect \B $auto$clk2fflogic.cc:192:execute$1203
    connect \S $auto$rtlil.cc:2220:Eqx$1100
    connect \Y $auto$rtlil.cc:2277:Mux$1206
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1222
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$1214
    connect \B $auto$clk2fflogic.cc:192:execute$1220
    connect \S $auto$rtlil.cc:2220:Eqx$1124
    connect \Y $auto$rtlil.cc:2277:Mux$1223
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1239
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:192:execute$1186
    connect \B $auto$clk2fflogic.cc:192:execute$1237
    connect \S $auto$rtlil.cc:2220:Eqx$1124
    connect \Y $auto$rtlil.cc:2277:Mux$1240
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1256
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:192:execute$1426
    connect \B $auto$clk2fflogic.cc:192:execute$1254
    connect \S $auto$rtlil.cc:2220:Eqx$1124
    connect \Y $auto$rtlil.cc:2277:Mux$1257
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1273
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:192:execute$1288
    connect \B $auto$clk2fflogic.cc:192:execute$1271
    connect \S $auto$rtlil.cc:2220:Eqx$1124
    connect \Y $auto$rtlil.cc:2277:Mux$1274
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1290
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$1282
    connect \B $auto$clk2fflogic.cc:192:execute$1288
    connect \S $auto$rtlil.cc:2220:Eqx$1124
    connect \Y $auto$rtlil.cc:2277:Mux$1291
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1307
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$1299
    connect \B $auto$clk2fflogic.cc:192:execute$1305
    connect \S $auto$rtlil.cc:2220:Eqx$1124
    connect \Y $auto$rtlil.cc:2277:Mux$1308
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1317
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$1309
    connect \B $auto$clk2fflogic.cc:192:execute$1315
    connect \S $auto$rtlil.cc:2220:Eqx$1100
    connect \Y $auto$rtlil.cc:2277:Mux$1318
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1327
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$1319
    connect \B $auto$clk2fflogic.cc:192:execute$1325
    connect \S $auto$rtlil.cc:2220:Eqx$1100
    connect \Y $auto$rtlil.cc:2277:Mux$1328
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1337
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$1329
    connect \B $auto$clk2fflogic.cc:192:execute$1335
    connect \S $auto$rtlil.cc:2220:Eqx$1100
    connect \Y $auto$rtlil.cc:2277:Mux$1338
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1347
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$1339
    connect \B $auto$clk2fflogic.cc:192:execute$1345
    connect \S $auto$rtlil.cc:2220:Eqx$1100
    connect \Y $auto$rtlil.cc:2277:Mux$1348
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1357
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$1349
    connect \B $and$fifo_async.v:0$167_Y
    connect \S $auto$rtlil.cc:2220:Eqx$1124
    connect \Y $auto$rtlil.cc:2277:Mux$1358
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1367
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$1359
    connect \B $and$fifo_async.v:0$163_Y
    connect \S $auto$rtlil.cc:2220:Eqx$1100
    connect \Y $auto$rtlil.cc:2277:Mux$1368
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1377
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$1369
    connect \B $auto$clk2fflogic.cc:192:execute$1375
    connect \S $auto$rtlil.cc:2220:Eqx$1124
    connect \Y $auto$rtlil.cc:2277:Mux$1378
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1394
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:192:execute$1375
    connect \B $auto$clk2fflogic.cc:192:execute$1392
    connect \S $auto$rtlil.cc:2220:Eqx$1124
    connect \Y $auto$rtlil.cc:2277:Mux$1395
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1411
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$1403
    connect \B $auto$clk2fflogic.cc:192:execute$1409
    connect \S $auto$rtlil.cc:2220:Eqx$1100
    connect \Y $auto$rtlil.cc:2277:Mux$1412
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$1428
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:192:execute$1409
    connect \B $auto$clk2fflogic.cc:192:execute$1426
    connect \S $auto$rtlil.cc:2220:Eqx$1100
    connect \Y $auto$rtlil.cc:2277:Mux$1429
  end
  cell $mux $auto$clk2fflogic.cc:241:execute$1145
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:2277:Mux$1138
    connect \S $auto$rtlil.cc:2210:And$1142
    connect \Y \o_wfull
  end
  cell $mux $auto$clk2fflogic.cc:241:execute$1162
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B $auto$rtlil.cc:2277:Mux$1155
    connect \S $auto$rtlil.cc:2210:And$1142
    connect \Y \wptr
  end
  cell $mux $auto$clk2fflogic.cc:241:execute$1179
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B $auto$rtlil.cc:2277:Mux$1172
    connect \S $auto$rtlil.cc:2210:And$1142
    connect \Y \wbin
  end
  cell $mux $auto$clk2fflogic.cc:241:execute$1196
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B $auto$rtlil.cc:2277:Mux$1189
    connect \S $auto$rtlil.cc:2210:And$1142
    connect \Y \wq1_rptr
  end
  cell $mux $auto$clk2fflogic.cc:241:execute$1213
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B $auto$rtlil.cc:2277:Mux$1206
    connect \S $auto$rtlil.cc:2210:And$1142
    connect \Y \wq2_rptr
  end
  cell $mux $auto$clk2fflogic.cc:241:execute$1230
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:2277:Mux$1223
    connect \S $auto$rtlil.cc:2210:And$1227
    connect \Y \o_rempty
  end
  cell $mux $auto$clk2fflogic.cc:241:execute$1247
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B $auto$rtlil.cc:2277:Mux$1240
    connect \S $auto$rtlil.cc:2210:And$1227
    connect \Y \rptr
  end
  cell $mux $auto$clk2fflogic.cc:241:execute$1264
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B $auto$rtlil.cc:2277:Mux$1257
    connect \S $auto$rtlil.cc:2210:And$1227
    connect \Y \rbin
  end
  cell $mux $auto$clk2fflogic.cc:241:execute$1281
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B $auto$rtlil.cc:2277:Mux$1274
    connect \S $auto$rtlil.cc:2210:And$1227
    connect \Y \rq1_wptr
  end
  cell $mux $auto$clk2fflogic.cc:241:execute$1298
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B $auto$rtlil.cc:2277:Mux$1291
    connect \S $auto$rtlil.cc:2210:And$1227
    connect \Y \rq2_wptr
  end
  cell $mux $auto$clk2fflogic.cc:241:execute$1385
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B $auto$rtlil.cc:2277:Mux$1378
    connect \S $auto$rtlil.cc:2210:And$1227
    connect \Y \f_r2w_wbin
  end
  cell $mux $auto$clk2fflogic.cc:241:execute$1402
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B $auto$rtlil.cc:2277:Mux$1395
    connect \S $auto$rtlil.cc:2210:And$1227
    connect \Y \f_r1w_wbin
  end
  cell $mux $auto$clk2fflogic.cc:241:execute$1419
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B $auto$rtlil.cc:2277:Mux$1412
    connect \S $auto$rtlil.cc:2210:And$1142
    connect \Y \f_w2r_rbin
  end
  cell $mux $auto$clk2fflogic.cc:241:execute$1436
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B $auto$rtlil.cc:2277:Mux$1429
    connect \S $auto$rtlil.cc:2210:And$1142
    connect \Y \f_w1r_rbin
  end
  cell $and $auto$clk2fflogic.cc:48:wrap_async_control$1141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wrstn
    connect \B $and$fifo_async.v:0$163_Y
    connect \Y $auto$rtlil.cc:2210:And$1142
  end
  cell $and $auto$clk2fflogic.cc:48:wrap_async_control$1226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rrstn
    connect \B $and$fifo_async.v:0$167_Y
    connect \Y $auto$rtlil.cc:2210:And$1227
  end
  cell $anyseq $auto$setundef.cc:501:execute$1437
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1438
  end
  cell $anyseq $auto$setundef.cc:501:execute$1439
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1440
  end
  cell $anyseq $auto$setundef.cc:501:execute$1441
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1442
  end
  cell $anyseq $auto$setundef.cc:501:execute$1443
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1444
  end
  cell $anyseq $auto$setundef.cc:501:execute$1445
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1446
  end
  cell $anyseq $auto$setundef.cc:501:execute$1447
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1448
  end
  cell $anyseq $auto$setundef.cc:501:execute$1449
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1450
  end
  cell $anyseq $auto$setundef.cc:501:execute$1451
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1452
  end
  cell $anyseq $auto$setundef.cc:501:execute$1453
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1454
  end
  cell $anyseq $auto$setundef.cc:501:execute$1455
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1456
  end
  cell $anyseq $auto$setundef.cc:501:execute$1457
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1458
  end
  cell $anyseq $auto$setundef.cc:501:execute$1459
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1460
  end
  cell $anyseq $auto$setundef.cc:501:execute$1461
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1462
  end
  cell $anyseq $auto$setundef.cc:501:execute$1463
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1464
  end
  cell $anyseq $auto$setundef.cc:501:execute$1465
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1466
  end
  cell $anyseq $auto$setundef.cc:501:execute$1467
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1468
  end
  cell $anyseq $auto$setundef.cc:501:execute$1469
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1470
  end
  cell $anyseq $auto$setundef.cc:501:execute$1471
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1472
  end
  cell $anyseq $auto$setundef.cc:501:execute$1473
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1474
  end
  cell $anyseq $auto$setundef.cc:501:execute$1475
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1476
  end
  cell $anyseq $auto$setundef.cc:501:execute$1477
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1478
  end
  cell $anyseq $auto$setundef.cc:501:execute$1479
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1480
  end
  cell $anyseq $auto$setundef.cc:501:execute$1481
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1482
  end
  cell $anyseq $auto$setundef.cc:501:execute$1483
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1484
  end
  cell $anyseq $auto$setundef.cc:501:execute$1485
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1486
  end
  cell $anyseq $auto$setundef.cc:501:execute$1487
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1488
  end
  cell $anyseq $auto$setundef.cc:501:execute$1489
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1490
  end
  cell $anyseq $auto$setundef.cc:501:execute$1491
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1492
  end
  cell $anyseq $auto$setundef.cc:501:execute$1493
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1494
  end
  cell $anyseq $auto$setundef.cc:501:execute$1495
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1496
  end
  cell $anyseq $auto$setundef.cc:501:execute$1497
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1498
  end
  cell $anyseq $auto$setundef.cc:501:execute$1499
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1500
  end
  cell $anyseq $auto$setundef.cc:501:execute$1501
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1502
  end
  cell $anyseq $auto$setundef.cc:501:execute$1503
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1504
  end
  cell $anyseq $auto$setundef.cc:501:execute$1505
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1506
  end
  cell $anyseq $auto$setundef.cc:501:execute$1507
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1508
  end
  cell $anyseq $auto$setundef.cc:501:execute$1509
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1510
  end
  cell $anyseq $auto$setundef.cc:501:execute$1511
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1512
  end
  cell $anyseq $auto$setundef.cc:501:execute$1513
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1514
  end
  cell $anyseq $auto$setundef.cc:501:execute$1515
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1516
  end
  cell $anyseq $auto$setundef.cc:501:execute$1517
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1518
  end
  cell $anyseq $auto$setundef.cc:501:execute$1519
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1520
  end
  cell $anyseq $auto$setundef.cc:501:execute$1521
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1522
  end
  cell $anyseq $auto$setundef.cc:501:execute$1523
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1524
  end
  cell $anyseq $auto$setundef.cc:501:execute$1525
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1526
  end
  cell $anyseq $auto$setundef.cc:501:execute$1527
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1528
  end
  cell $anyseq $auto$setundef.cc:501:execute$1529
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1530
  end
  cell $anyseq $auto$setundef.cc:501:execute$1531
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1532
  end
  cell $anyseq $auto$setundef.cc:501:execute$1533
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2870:Anyseq$1534
  end
  cell $anyseq $auto$setundef.cc:501:execute$1535
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2870:Anyseq$1536
  end
  cell $anyseq $auto$setundef.cc:501:execute$1537
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:2870:Anyseq$1538
  end
  cell $anyseq $auto$setundef.cc:501:execute$1539
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2870:Anyseq$1540
  end
  attribute \src "fifo_async.v:549.28-550.23"
  cell $cover $cover$fifo_async.v:549$600
    connect \A $auto$rtlil.cc:2277:Mux$1368
    connect \EN \f_past_valid_wr
  end
  attribute \src "fifo_async.v:552.28-553.23"
  cell $cover $cover$fifo_async.v:552$601
    connect \A $auto$rtlil.cc:2277:Mux$1358
    connect \EN \f_past_valid_rd
  end
  attribute \src "fifo_async.v:556.29-557.50"
  cell $cover $cover$fifo_async.v:556$602
    connect \A $formal$fifo_async.v:556$85_CHECK
    connect \EN $formal$fifo_async.v:556$85_EN
  end
  attribute \src "fifo_async.v:560.29-561.27"
  cell $cover $cover$fifo_async.v:560$603
    connect \A $0$formal$fifo_async.v:560$86_CHECK[0:0]$530
    connect \EN $0$formal$fifo_async.v:556$85_EN[0:0]$526
  end
  attribute \src "fifo_async.v:564.28-565.46"
  cell $cover $cover$fifo_async.v:564$604
    connect \A $auto$rtlil.cc:2277:Mux$1338
    connect \EN $auto$rtlil.cc:2277:Mux$1348
  end
  attribute \src "fifo_async.v:567.28-568.20"
  cell $cover $cover$fifo_async.v:567$605
    connect \A $auto$rtlil.cc:2277:Mux$1318
    connect \EN \f_past_valid_wr
  end
  attribute \src "fifo_async.v:570.28-571.36"
  cell $cover $cover$fifo_async.v:570$606
    connect \A $auto$rtlil.cc:2277:Mux$1308
    connect \EN \f_past_valid_rd
  end
  attribute \src "fifo_async.v:125.26-125.47"
  cell $eq $eq$fifo_async.v:125$113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rgraynext
    connect \B \rq2_wptr
    connect \Y \rempty_val
  end
  attribute \src "fifo_async.v:170.25-171.65"
  cell $eq $eq$fifo_async.v:170$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wgraynext
    connect \B { $not$fifo_async.v:170$127_Y \wq2_rptr [2:0] }
    connect \Y \wfull_val
  end
  attribute \src "fifo_async.v:231.16-231.51"
  cell $eq $eq$fifo_async.v:231$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wclk
    connect \B \f_wclk_count [4]
    connect \Y $0$formal$fifo_async.v:230$29_CHECK[0:0]$152
  end
  attribute \src "fifo_async.v:232.16-232.51"
  cell $eq $eq$fifo_async.v:232$157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rclk
    connect \B \f_rclk_count [4]
    connect \Y $0$formal$fifo_async.v:231$30_CHECK[0:0]$154
  end
  attribute \src "fifo_async.v:241.20-241.38"
  cell $eq $eq$fifo_async.v:241$621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wrstn
    connect \B \i_rrstn
    connect \Y $0$formal$fifo_async.v:241$31_CHECK[0:0]$619
  end
  attribute \src "fifo_async.v:245.16-245.48"
  cell $eq $eq$fifo_async.v:245$171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:245$166_Y
    connect \B $logic_and$fifo_async.v:245$170_Y
    connect \Y $0$formal$fifo_async.v:244$33_CHECK[0:0]$161
  end
  attribute \src "fifo_async.v:258.20-258.29"
  cell $logic_not $eq$fifo_async.v:258$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rbin
    connect \Y $eq$fifo_async.v:258$206_Y
  end
  attribute \src "fifo_async.v:267.24-267.31"
  cell $eq $eq$fifo_async.v:267$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:192:execute$1315
    connect \B \i_wr
    connect \Y $eq$fifo_async.v:267$233_Y
  end
  attribute \src "fifo_async.v:268.24-268.31"
  cell $eq $eq$fifo_async.v:268$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$fifo_async.v:268$9$0
    connect \B \i_wdata
    connect \Y $eq$fifo_async.v:268$234_Y
  end
  attribute \src "fifo_async.v:271.24-271.31"
  cell $eq $eq$fifo_async.v:271$235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:192:execute$1325
    connect \B \o_wfull
    connect \Y $eq$fifo_async.v:271$235_Y
  end
  attribute \src "fifo_async.v:274.24-274.31"
  cell $eq $eq$fifo_async.v:274$243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$fifo_async.v:274$12$0
    connect \B \i_rd
    connect \Y $eq$fifo_async.v:274$243_Y
  end
  attribute \src "fifo_async.v:277.25-277.32"
  cell $eq $eq$fifo_async.v:277$244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$fifo_async.v:277$13$0
    connect \B \o_rdata
    connect \Y $eq$fifo_async.v:277$244_Y
  end
  attribute \src "fifo_async.v:278.25-278.32"
  cell $eq $eq$fifo_async.v:278$246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$fifo_async.v:278$14$0
    connect \B \o_rempty
    connect \Y $eq$fifo_async.v:278$246_Y
  end
  attribute \src "fifo_async.v:288.20-288.29"
  cell $not $eq$fifo_async.v:288$273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wr
    connect \Y $eq$fifo_async.v:288$273_Y
  end
  attribute \src "fifo_async.v:290.20-290.29"
  cell $logic_not $eq$fifo_async.v:290$274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wptr
    connect \Y $eq$fifo_async.v:290$274_Y
  end
  attribute \src "fifo_async.v:291.20-291.29"
  cell $logic_not $eq$fifo_async.v:291$275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wbin
    connect \Y $eq$fifo_async.v:291$275_Y
  end
  attribute \src "fifo_async.v:297.20-297.33"
  cell $logic_not $eq$fifo_async.v:297$278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wq1_rptr
    connect \Y $eq$fifo_async.v:297$278_Y
  end
  attribute \src "fifo_async.v:298.20-298.33"
  cell $logic_not $eq$fifo_async.v:298$279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wq2_rptr
    connect \Y $eq$fifo_async.v:298$279_Y
  end
  attribute \src "fifo_async.v:299.20-299.33"
  cell $logic_not $eq$fifo_async.v:299$280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rq1_wptr
    connect \Y $eq$fifo_async.v:299$280_Y
  end
  attribute \src "fifo_async.v:300.20-300.33"
  cell $logic_not $eq$fifo_async.v:300$281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rq2_wptr
    connect \Y $eq$fifo_async.v:300$281_Y
  end
  attribute \src "fifo_async.v:306.20-306.29"
  cell $not $eq$fifo_async.v:306$302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rd
    connect \Y $eq$fifo_async.v:306$302_Y
  end
  attribute \src "fifo_async.v:308.20-308.29"
  cell $logic_not $eq$fifo_async.v:308$303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rptr
    connect \Y $eq$fifo_async.v:308$303_Y
  end
  attribute \src "fifo_async.v:332.20-332.31"
  cell $logic_not $eq$fifo_async.v:332$625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \f_fill
    connect \Y $0$formal$fifo_async.v:332$61_CHECK[0:0]$623
  end
  attribute \src "fifo_async.v:340.12-340.51"
  cell $eq $eq$fifo_async.v:340$317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \f_fill
    connect \B 5'10000
    connect \Y $eq$fifo_async.v:340$317_Y
  end
  attribute \src "fifo_async.v:355.12-355.23"
  cell $eq $eq$fifo_async.v:355$332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_fill
    connect \B 1'1
    connect \Y $eq$fifo_async.v:355$332_Y
  end
  attribute \src "fifo_async.v:360.16-360.40"
  cell $eq $eq$fifo_async.v:360$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wptr
    connect \B $xor$fifo_async.v:360$340_Y
    connect \Y $0$formal$fifo_async.v:359$68_CHECK[0:0]$337
  end
  attribute \src "fifo_async.v:362.16-362.40"
  cell $eq $eq$fifo_async.v:362$347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rptr
    connect \B $xor$fifo_async.v:362$346_Y
    connect \Y $0$formal$fifo_async.v:361$69_CHECK[0:0]$343
  end
  attribute \src "fifo_async.v:366.18-366.82"
  cell $eq $eq$fifo_async.v:366$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rptr
    connect \B { $not$fifo_async.v:366$351_Y \wptr [2:0] }
    connect \Y $eq$fifo_async.v:366$352_Y
  end
  attribute \src "fifo_async.v:366.17-367.56"
  cell $eq $eq$fifo_async.v:366$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$fifo_async.v:366$352_Y
    connect \B $eq$fifo_async.v:340$317_Y
    connect \Y $0$formal$fifo_async.v:365$70_CHECK[0:0]$349
  end
  attribute \src "fifo_async.v:371.17-371.29"
  cell $eq $eq$fifo_async.v:371$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rptr
    connect \B \wptr
    connect \Y $eq$fifo_async.v:371$358_Y
  end
  attribute \src "fifo_async.v:371.16-371.47"
  cell $eq $eq$fifo_async.v:371$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$fifo_async.v:371$358_Y
    connect \B $0$formal$fifo_async.v:332$61_CHECK[0:0]$623
    connect \Y $0$formal$fifo_async.v:370$71_CHECK[0:0]$356
  end
  attribute \src "fifo_async.v:397.16-397.60"
  cell $eq $eq$fifo_async.v:397$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rq1_wptr
    connect \B $xor$fifo_async.v:397$369_Y
    connect \Y $0$formal$fifo_async.v:396$72_CHECK[0:0]$366
  end
  attribute \src "fifo_async.v:399.16-399.60"
  cell $eq $eq$fifo_async.v:399$376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rq2_wptr
    connect \B $xor$fifo_async.v:399$375_Y
    connect \Y $0$formal$fifo_async.v:398$73_CHECK[0:0]$372
  end
  attribute \src "fifo_async.v:401.16-401.60"
  cell $eq $eq$fifo_async.v:401$382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wq1_rptr
    connect \B $xor$fifo_async.v:401$381_Y
    connect \Y $0$formal$fifo_async.v:400$74_CHECK[0:0]$378
  end
  attribute \src "fifo_async.v:403.16-403.60"
  cell $eq $eq$fifo_async.v:403$388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wq2_rptr
    connect \B $xor$fifo_async.v:403$387_Y
    connect \Y $0$formal$fifo_async.v:402$75_CHECK[0:0]$384
  end
  attribute \src "fifo_async.v:416.12-416.84"
  cell $eq $eq$fifo_async.v:416$403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wptr
    connect \B { $not$fifo_async.v:170$127_Y \wq2_rptr [2:0] }
    connect \Y $eq$fifo_async.v:416$403_Y
  end
  attribute \src "fifo_async.v:420.12-420.28"
  cell $eq $eq$fifo_async.v:420$407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rptr
    connect \B \rq2_wptr
    connect \Y $eq$fifo_async.v:420$407_Y
  end
  attribute \src "fifo_async.v:476.32-476.66"
  cell $eq $eq$fifo_async.v:476$438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $memrd$\mem$fifo_async.v:476$437_DATA
    connect \B \f_const_first
    connect \Y $eq$fifo_async.v:476$438_Y
  end
  attribute \src "fifo_async.v:482.32-482.70"
  cell $eq $eq$fifo_async.v:482$442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $memrd$\mem$fifo_async.v:482$441_DATA
    connect \B \f_const_next
    connect \Y $eq$fifo_async.v:482$442_Y
  end
  attribute \src "fifo_async.v:498.56-498.76"
  cell $eq $eq$fifo_async.v:498$454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \f_const_addr
    connect \B \rbin
    connect \Y $eq$fifo_async.v:498$454_Y
  end
  attribute \src "fifo_async.v:499.41-499.65"
  cell $eq $eq$fifo_async.v:499$458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \o_rdata
    connect \B \f_const_first
    connect \Y $eq$fifo_async.v:499$458_Y
  end
  attribute \src "fifo_async.v:504.36-504.61"
  cell $eq $eq$fifo_async.v:504$464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \f_const_next_addr
    connect \B \rbin
    connect \Y $eq$fifo_async.v:504$464_Y
  end
  attribute \src "fifo_async.v:508.37-508.62"
  cell $eq $eq$fifo_async.v:508$470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rbin
    connect \B \f_const_next_addr
    connect \Y $eq$fifo_async.v:508$470_Y
  end
  attribute \src "fifo_async.v:509.27-509.50"
  cell $eq $eq$fifo_async.v:509$472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \o_rdata
    connect \B \f_const_next
    connect \Y $eq$fifo_async.v:509$472_Y
  end
  attribute \src "fifo_async.v:457.35-457.55"
  cell $ge $ge$fifo_async.v:457$422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \f_const_addr
    connect \B \rbin
    connect \Y $ge$fifo_async.v:457$422_Y
  end
  attribute \src "fifo_async.v:467.36-467.61"
  cell $ge $ge$fifo_async.v:467$434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \f_const_next_addr
    connect \B \rbin
    connect \Y $ge$fifo_async.v:467$434_Y
  end
  attribute \src "fifo_async.v:453.13-453.24"
  cell $gt $gt$fifo_async.v:453$413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wbin
    connect \B \rbin
    connect \Y $gt$fifo_async.v:453$413_Y
  end
  attribute \src "fifo_async.v:453.30-453.49"
  cell $gt $gt$fifo_async.v:453$414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbin
    connect \B \f_const_addr
    connect \Y $gt$fifo_async.v:453$414_Y
  end
  attribute \module_not_derived 1
  attribute \src "fifo_async.v:0.0-0.0"
  cell $initstate $initstate$32
    connect \Y $0$formal$fifo_async.v:241$31_EN[0:0]$620
  end
  attribute \src "fifo_async.v:336.16-336.53"
  cell $le $le$fifo_async.v:336$313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \f_fill
    connect \B 5'10000
    connect \Y $0$formal$fifo_async.v:335$63_CHECK[0:0]$311
  end
  attribute \src "fifo_async.v:409.16-409.59"
  cell $le $le$fifo_async.v:409$394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \f_w2r_fill
    connect \B 5'10000
    connect \Y $0$formal$fifo_async.v:408$76_CHECK[0:0]$392
  end
  attribute \src "fifo_async.v:411.16-411.59"
  cell $le $le$fifo_async.v:411$398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \f_r2w_fill
    connect \B 5'10000
    connect \Y $0$formal$fifo_async.v:410$77_CHECK[0:0]$396
  end
  attribute \src "fifo_async.v:453.55-453.75"
  cell $le $le$fifo_async.v:453$416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \rbin
    connect \B \f_const_addr
    connect \Y $le$fifo_async.v:453$416_Y
  end
  attribute \src "fifo_async.v:463.60-463.85"
  cell $le $le$fifo_async.v:463$428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rbin
    connect \B \f_const_next_addr
    connect \Y $le$fifo_async.v:463$428_Y
  end
  attribute \src "fifo_async.v:109.56-109.75"
  cell $logic_and $logic_and$fifo_async.v:109$105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rd
    connect \B $logic_not$fifo_async.v:109$104_Y
    connect \Y $logic_and$fifo_async.v:109$105_Y
  end
  attribute \src "fifo_async.v:154.55-154.75"
  cell $logic_and $logic_and$fifo_async.v:154$119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wr
    connect \B $logic_not$fifo_async.v:154$118_Y
    connect \Y $logic_and$fifo_async.v:154$119_Y
  end
  attribute \src "fifo_async.v:205.20-205.60"
  cell $logic_and $logic_and$fifo_async.v:205$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_async.v:205$136_Y
    connect \B $logic_not$fifo_async.v:205$137_Y
    connect \Y $logic_and$fifo_async.v:205$138_Y
  end
  attribute \src "fifo_async.v:245.16-245.21"
  cell $logic_and $logic_and$fifo_async.v:245$166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$fifo_async.v:0$163_Y }
    connect \B $logic_not$fifo_async.v:0$165_Y
    connect \Y $logic_and$fifo_async.v:245$166_Y
  end
  attribute \src "fifo_async.v:245.34-245.39"
  cell $logic_and $logic_and$fifo_async.v:245$170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$fifo_async.v:0$167_Y }
    connect \B $logic_not$fifo_async.v:0$169_Y
    connect \Y $logic_and$fifo_async.v:245$170_Y
  end
  attribute \src "fifo_async.v:249.13-249.18"
  cell $logic_and $logic_and$fifo_async.v:249$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_async.v:0$178_Y
    connect \B { 31'0000000000000000000000000000000 \i_wclk }
    connect \Y $logic_and$fifo_async.v:249$180_Y
  end
  attribute \src "fifo_async.v:250.21-250.26"
  cell $logic_and $logic_and$fifo_async.v:250$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_async.v:0$183_Y
    connect \B { 31'0000000000000000000000000000000 \i_wrstn }
    connect \Y $logic_and$fifo_async.v:250$185_Y
  end
  attribute \src "fifo_async.v:253.13-253.18"
  cell $logic_and $logic_and$fifo_async.v:253$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_async.v:0$193_Y
    connect \B { 31'0000000000000000000000000000000 \i_rclk }
    connect \Y $logic_and$fifo_async.v:253$195_Y
  end
  attribute \src "fifo_async.v:254.21-254.26"
  cell $logic_and $logic_and$fifo_async.v:254$200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_async.v:0$198_Y
    connect \B { 31'0000000000000000000000000000000 \i_rrstn }
    connect \Y $logic_and$fifo_async.v:254$200_Y
  end
  attribute \src "fifo_async.v:453.12-453.50"
  cell $logic_and $logic_and$fifo_async.v:453$415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$fifo_async.v:453$413_Y
    connect \B $gt$fifo_async.v:453$414_Y
    connect \Y $logic_and$fifo_async.v:453$415_Y
  end
  attribute \src "fifo_async.v:453.12-453.76"
  cell $logic_and $logic_and$fifo_async.v:453$417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:453$415_Y
    connect \B $le$fifo_async.v:453$416_Y
    connect \Y $logic_and$fifo_async.v:453$417_Y
  end
  attribute \src "fifo_async.v:455.18-455.56"
  cell $logic_and $logic_and$fifo_async.v:455$420
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$fifo_async.v:455$418_Y
    connect \B $lt$fifo_async.v:455$419_Y
    connect \Y $logic_and$fifo_async.v:455$420_Y
  end
  attribute \src "fifo_async.v:457.17-457.56"
  cell $logic_and $logic_and$fifo_async.v:457$423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$fifo_async.v:455$418_Y
    connect \B $ge$fifo_async.v:457$422_Y
    connect \Y $logic_and$fifo_async.v:457$423_Y
  end
  attribute \src "fifo_async.v:463.12-463.55"
  cell $logic_and $logic_and$fifo_async.v:463$427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$fifo_async.v:463$425_Y
    connect \B $lt$fifo_async.v:463$426_Y
    connect \Y $logic_and$fifo_async.v:463$427_Y
  end
  attribute \src "fifo_async.v:463.12-463.86"
  cell $logic_and $logic_and$fifo_async.v:463$429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:463$427_Y
    connect \B $le$fifo_async.v:463$428_Y
    connect \Y $logic_and$fifo_async.v:463$429_Y
  end
  attribute \src "fifo_async.v:465.18-465.61"
  cell $logic_and $logic_and$fifo_async.v:465$432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$fifo_async.v:455$418_Y
    connect \B $lt$fifo_async.v:463$426_Y
    connect \Y $logic_and$fifo_async.v:465$432_Y
  end
  attribute \src "fifo_async.v:467.18-467.62"
  cell $logic_and $logic_and$fifo_async.v:467$435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$fifo_async.v:455$418_Y
    connect \B $ge$fifo_async.v:467$434_Y
    connect \Y $logic_and$fifo_async.v:467$435_Y
  end
  attribute \src "fifo_async.v:476.13-476.67"
  cell $logic_and $logic_and$fifo_async.v:476$439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_addr_valid
    connect \B $eq$fifo_async.v:476$438_Y
    connect \Y $logic_and$fifo_async.v:476$439_Y
  end
  attribute \src "fifo_async.v:482.13-482.71"
  cell $logic_and $logic_and$fifo_async.v:482$443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_next_valid
    connect \B $eq$fifo_async.v:482$442_Y
    connect \Y $logic_and$fifo_async.v:482$443_Y
  end
  attribute \src "fifo_async.v:487.27-487.62"
  cell $logic_and $logic_and$fifo_async.v:487$445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_first_in_fifo
    connect \B \f_second_in_fifo
    connect \Y \f_both_in_fifo
  end
  attribute \src "fifo_async.v:494.34-495.81"
  cell $logic_and $logic_and$fifo_async.v:494$451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_both_in_fifo
    connect \B $logic_or$fifo_async.v:495$450_Y
    connect \Y \f_wait_for_first_read
  end
  attribute \src "fifo_async.v:498.25-498.51"
  cell $logic_and $logic_and$fifo_async.v:498$453
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_both_in_fifo
    connect \B \i_rd
    connect \Y $logic_and$fifo_async.v:498$453_Y
  end
  attribute \src "fifo_async.v:498.25-498.77"
  cell $logic_and $logic_and$fifo_async.v:498$455
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:498$453_Y
    connect \B $eq$fifo_async.v:498$454_Y
    connect \Y $logic_and$fifo_async.v:498$455_Y
  end
  attribute \src "fifo_async.v:498.25-499.36"
  cell $logic_and $logic_and$fifo_async.v:498$457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:498$455_Y
    connect \B $logic_not$fifo_async.v:109$104_Y
    connect \Y $logic_and$fifo_async.v:498$457_Y
  end
  attribute \src "fifo_async.v:498.25-499.66"
  cell $logic_and $logic_and$fifo_async.v:498$459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:498$457_Y
    connect \B $eq$fifo_async.v:499$458_Y
    connect \Y \f_read_first
  end
  attribute \src "fifo_async.v:502.35-503.56"
  cell $logic_and $logic_and$fifo_async.v:502$463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_second_in_fifo
    connect \B $logic_or$fifo_async.v:503$462_Y
    connect \Y $logic_and$fifo_async.v:502$463_Y
  end
  attribute \src "fifo_async.v:502.35-504.62"
  cell $logic_and $logic_and$fifo_async.v:502$465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:502$463_Y
    connect \B $eq$fifo_async.v:504$464_Y
    connect \Y \f_wait_for_second_read
  end
  attribute \src "fifo_async.v:507.26-507.59"
  cell $logic_and $logic_and$fifo_async.v:507$468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_second_in_fifo
    connect \B $logic_not$fifo_async.v:109$104_Y
    connect \Y $logic_and$fifo_async.v:507$468_Y
  end
  attribute \src "fifo_async.v:507.26-508.32"
  cell $logic_and $logic_and$fifo_async.v:507$469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:507$468_Y
    connect \B \i_rd
    connect \Y $logic_and$fifo_async.v:507$469_Y
  end
  attribute \src "fifo_async.v:507.26-508.63"
  cell $logic_and $logic_and$fifo_async.v:507$471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:507$469_Y
    connect \B $eq$fifo_async.v:508$470_Y
    connect \Y $logic_and$fifo_async.v:507$471_Y
  end
  attribute \src "fifo_async.v:507.26-509.51"
  cell $logic_and $logic_and$fifo_async.v:507$473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:507$471_Y
    connect \B $eq$fifo_async.v:509$472_Y
    connect \Y \f_read_second
  end
  attribute \src "fifo_async.v:514.12-514.39"
  cell $logic_and $logic_and$fifo_async.v:514$489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid_gbl
    connect \B \i_wrstn
    connect \Y $logic_and$fifo_async.v:514$489_Y
  end
  attribute \src "fifo_async.v:517.17-517.66"
  cell $logic_and $logic_and$fifo_async.v:517$491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_async.v:517$490_Y
    connect \B $past$fifo_async.v:517$16$0
    connect \Y $logic_and$fifo_async.v:517$491_Y
  end
  attribute \src "fifo_async.v:524.25-524.58"
  cell $logic_and $logic_and$fifo_async.v:524$496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:253$195_Y
    connect \B \f_read_first
    connect \Y $logic_and$fifo_async.v:524$496_Y
  end
  attribute \src "fifo_async.v:531.26-531.60"
  cell $logic_and $logic_and$fifo_async.v:531$503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_async.v:531$502_Y
    connect \B \f_read_first
    connect \Y $logic_and$fifo_async.v:531$503_Y
  end
  attribute \src "fifo_async.v:534.26-534.88"
  cell $logic_and $logic_and$fifo_async.v:534$509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:253$195_Y
    connect \B $logic_or$fifo_async.v:534$508_Y
    connect \Y $logic_and$fifo_async.v:534$509_Y
  end
  attribute \src "fifo_async.v:540.27-540.61"
  cell $logic_and $logic_and$fifo_async.v:540$515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:253$195_Y
    connect \B \f_read_second
    connect \Y $logic_and$fifo_async.v:540$515_Y
  end
  attribute \src "fifo_async.v:557.19-557.49"
  cell $logic_and $logic_and$fifo_async.v:557$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_rempty
    connect \B $logic_not$fifo_async.v:557$527_Y
    connect \Y $logic_and$fifo_async.v:557$528_Y
  end
  attribute \src "fifo_async.v:565.19-565.45"
  cell $logic_and $logic_and$fifo_async.v:565$537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2277:Mux$1328
    connect \B $logic_not$fifo_async.v:154$118_Y
    connect \Y $logic_and$fifo_async.v:565$537_Y
  end
  attribute \src "fifo_async.v:571.15-571.35"
  cell $logic_and $logic_and$fifo_async.v:571$544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_rempty
    connect \B \i_rd
    connect \Y $0$formal$fifo_async.v:570$89_CHECK[0:0]$542
  end
  attribute \src "fifo_async.v:0.0-0.0"
  cell $logic_not $logic_not$fifo_async.v:0$165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \i_wrstn }
    connect \Y $logic_not$fifo_async.v:0$165_Y
  end
  attribute \src "fifo_async.v:0.0-0.0"
  cell $logic_not $logic_not$fifo_async.v:0$169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \i_rrstn }
    connect \Y $logic_not$fifo_async.v:0$169_Y
  end
  attribute \src "fifo_async.v:0.0-0.0"
  cell $logic_not $logic_not$fifo_async.v:0$178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $auto$clk2fflogic.cc:168:execute$1111 }
    connect \Y $logic_not$fifo_async.v:0$178_Y
  end
  attribute \src "fifo_async.v:0.0-0.0"
  cell $logic_not $logic_not$fifo_async.v:0$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$fifo_async.v:0$163_Y }
    connect \Y $logic_not$fifo_async.v:0$183_Y
  end
  attribute \src "fifo_async.v:0.0-0.0"
  cell $logic_not $logic_not$fifo_async.v:0$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $auto$clk2fflogic.cc:168:execute$1216 }
    connect \Y $logic_not$fifo_async.v:0$193_Y
  end
  attribute \src "fifo_async.v:0.0-0.0"
  cell $logic_not $logic_not$fifo_async.v:0$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$fifo_async.v:0$167_Y }
    connect \Y $logic_not$fifo_async.v:0$198_Y
  end
  attribute \src "fifo_async.v:109.65-109.74"
  cell $logic_not $logic_not$fifo_async.v:109$104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_rempty
    connect \Y $logic_not$fifo_async.v:109$104_Y
  end
  attribute \src "fifo_async.v:154.66-154.74"
  cell $logic_not $logic_not$fifo_async.v:154$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_wfull
    connect \Y $logic_not$fifo_async.v:154$118_Y
  end
  attribute \src "fifo_async.v:205.21-205.37"
  cell $logic_not $logic_not$fifo_async.v:205$136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid_wr
    connect \Y $logic_not$fifo_async.v:205$136_Y
  end
  attribute \src "fifo_async.v:205.43-205.59"
  cell $logic_not $logic_not$fifo_async.v:205$137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid_rd
    connect \Y $logic_not$fifo_async.v:205$137_Y
  end
  attribute \src "fifo_async.v:250.20-250.35"
  cell $logic_not $logic_not$fifo_async.v:250$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:250$185_Y
    connect \Y $logic_not$fifo_async.v:250$186_Y
  end
  attribute \src "fifo_async.v:254.20-254.35"
  cell $logic_not $logic_not$fifo_async.v:254$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:254$200_Y
    connect \Y $logic_not$fifo_async.v:254$201_Y
  end
  attribute \src "fifo_async.v:271.43-271.51"
  cell $logic_not $logic_not$fifo_async.v:271$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wrstn
    connect \Y $logic_not$fifo_async.v:271$236_Y
  end
  attribute \src "fifo_async.v:278.46-278.54"
  cell $logic_not $logic_not$fifo_async.v:278$247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rrstn
    connect \Y $logic_not$fifo_async.v:278$247_Y
  end
  attribute \src "fifo_async.v:346.36-346.41"
  cell $logic_not $logic_not$fifo_async.v:346$322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_wr
    connect \Y $logic_not$fifo_async.v:346$322_Y
  end
  attribute \src "fifo_async.v:356.37-356.42"
  cell $logic_not $logic_not$fifo_async.v:356$333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_rd
    connect \Y $logic_not$fifo_async.v:356$333_Y
  end
  attribute \src "fifo_async.v:517.18-517.38"
  cell $logic_not $logic_not$fifo_async.v:517$490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$fifo_async.v:517$15$0
    connect \Y $logic_not$fifo_async.v:517$490_Y
  end
  attribute \src "fifo_async.v:531.27-531.41"
  cell $logic_not $logic_not$fifo_async.v:531$502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:253$195_Y
    connect \Y $logic_not$fifo_async.v:531$502_Y
  end
  attribute \src "fifo_async.v:557.32-557.48"
  cell $logic_not $logic_not$fifo_async.v:557$527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$fifo_async.v:278$14$0
    connect \Y $logic_not$fifo_async.v:557$527_Y
  end
  attribute \src "fifo_async.v:271.24-271.52"
  cell $logic_or $logic_or$fifo_async.v:271$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$fifo_async.v:271$235_Y
    connect \B $logic_not$fifo_async.v:271$236_Y
    connect \Y $logic_or$fifo_async.v:271$237_Y
  end
  attribute \src "fifo_async.v:277.24-277.54"
  cell $logic_or $logic_or$fifo_async.v:277$245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$fifo_async.v:277$244_Y
    connect \B \o_rempty
    connect \Y $logic_or$fifo_async.v:277$245_Y
  end
  attribute \src "fifo_async.v:278.24-278.55"
  cell $logic_or $logic_or$fifo_async.v:278$248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$fifo_async.v:278$246_Y
    connect \B $logic_not$fifo_async.v:278$247_Y
    connect \Y $logic_or$fifo_async.v:278$248_Y
  end
  attribute \src "fifo_async.v:287.12-287.42"
  cell $logic_or $logic_or$fifo_async.v:287$272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_async.v:205$136_Y
    connect \B $logic_not$fifo_async.v:271$236_Y
    connect \Y $logic_or$fifo_async.v:287$272_Y
  end
  attribute \src "fifo_async.v:305.12-305.42"
  cell $logic_or $logic_or$fifo_async.v:305$301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_async.v:205$137_Y
    connect \B $logic_not$fifo_async.v:278$247_Y
    connect \Y $logic_or$fifo_async.v:305$301_Y
  end
  attribute \src "fifo_async.v:346.20-346.42"
  cell $logic_or $logic_or$fifo_async.v:346$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wfull_val
    connect \B $logic_not$fifo_async.v:346$322_Y
    connect \Y $logic_or$fifo_async.v:346$323_Y
  end
  attribute \src "fifo_async.v:346.20-346.55"
  cell $logic_or $logic_or$fifo_async.v:346$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$fifo_async.v:346$323_Y
    connect \B \o_wfull
    connect \Y $logic_or$fifo_async.v:346$324_Y
  end
  attribute \src "fifo_async.v:356.20-356.43"
  cell $logic_or $logic_or$fifo_async.v:356$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rempty_val
    connect \B $logic_not$fifo_async.v:356$333_Y
    connect \Y $logic_or$fifo_async.v:356$334_Y
  end
  attribute \src "fifo_async.v:356.20-356.57"
  cell $logic_or $logic_or$fifo_async.v:356$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$fifo_async.v:356$334_Y
    connect \B \o_rempty
    connect \Y $logic_or$fifo_async.v:356$335_Y
  end
  attribute \src "fifo_async.v:495.35-495.66"
  cell $logic_or $logic_or$fifo_async.v:495$449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_async.v:356$333_Y
    connect \B $ne$fifo_async.v:495$448_Y
    connect \Y $logic_or$fifo_async.v:495$449_Y
  end
  attribute \src "fifo_async.v:495.35-495.80"
  cell $logic_or $logic_or$fifo_async.v:495$450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$fifo_async.v:495$449_Y
    connect \B \o_rempty
    connect \Y $logic_or$fifo_async.v:495$450_Y
  end
  attribute \src "fifo_async.v:503.36-503.55"
  cell $logic_or $logic_or$fifo_async.v:503$462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_async.v:356$333_Y
    connect \B \o_rempty
    connect \Y $logic_or$fifo_async.v:503$462_Y
  end
  attribute \src "fifo_async.v:521.24-524.59"
  cell $logic_or $logic_or$fifo_async.v:521$497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_wait_for_first_read
    connect \B $logic_and$fifo_async.v:524$496_Y
    connect \Y $logic_or$fifo_async.v:521$497_Y
  end
  attribute \src "fifo_async.v:531.25-534.89"
  cell $logic_or $logic_or$fifo_async.v:531$510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_async.v:531$503_Y
    connect \B $logic_and$fifo_async.v:534$509_Y
    connect \Y $logic_or$fifo_async.v:531$510_Y
  end
  attribute \src "fifo_async.v:534.44-534.87"
  cell $logic_or $logic_or$fifo_async.v:534$508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_read_second
    connect \B \f_wait_for_second_read
    connect \Y $logic_or$fifo_async.v:534$508_Y
  end
  attribute \src "fifo_async.v:539.26-540.62"
  cell $logic_or $logic_or$fifo_async.v:539$516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_wait_for_second_read
    connect \B $logic_and$fifo_async.v:540$515_Y
    connect \Y $logic_or$fifo_async.v:539$516_Y
  end
  attribute \src "fifo_async.v:455.19-455.30"
  cell $lt $lt$fifo_async.v:455$418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wbin
    connect \B \rbin
    connect \Y $lt$fifo_async.v:455$418_Y
  end
  attribute \src "fifo_async.v:455.36-455.55"
  cell $lt $lt$fifo_async.v:455$419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \f_const_addr
    connect \B \wbin
    connect \Y $lt$fifo_async.v:455$419_Y
  end
  attribute \src "fifo_async.v:463.13-463.24"
  cell $lt $lt$fifo_async.v:463$425
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \rbin
    connect \B \wbin
    connect \Y $lt$fifo_async.v:463$425_Y
  end
  attribute \src "fifo_async.v:463.30-463.54"
  cell $lt $lt$fifo_async.v:463$426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \f_const_next_addr
    connect \B \wbin
    connect \Y $lt$fifo_async.v:463$426_Y
  end
  attribute \src "fifo_async.v:218.16-218.32"
  cell $reduce_bool $ne$fifo_async.v:218$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \f_wclk_step
    connect \Y $0$formal$fifo_async.v:217$27_CHECK[0:0]$142
  end
  attribute \src "fifo_async.v:219.16-219.32"
  cell $reduce_bool $ne$fifo_async.v:219$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \f_rclk_step
    connect \Y $0$formal$fifo_async.v:218$28_CHECK[0:0]$144
  end
  attribute \src "fifo_async.v:495.45-495.65"
  cell $ne $ne$fifo_async.v:495$448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \f_const_addr
    connect \B \rbin
    connect \Y $ne$fifo_async.v:495$448_Y
  end
  attribute \src "fifo_async.v:170.39-170.73"
  cell $not $not$fifo_async.v:170$127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \wq2_rptr [4:3]
    connect \Y $not$fifo_async.v:170$127_Y
  end
  attribute \src "fifo_async.v:366.28-366.58"
  cell $not $not$fifo_async.v:366$351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \wptr [4:3]
    connect \Y $not$fifo_async.v:366$351_Y
  end
  attribute \src "fifo_async.v:335.5-336.55"
  cell $ff $procdff$1000
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \f_past_valid_gbl
  end
  attribute \src "fifo_async.v:304.5-317.8"
  cell $ff $procdff$1001
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:305$53_CHECK[0:0]$283
    connect \Q $formal$fifo_async.v:305$53_CHECK
  end
  attribute \src "fifo_async.v:304.5-317.8"
  cell $ff $procdff$1002
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:305$53_EN[0:0]$284
    connect \Q $formal$fifo_async.v:306$54_EN
  end
  attribute \src "fifo_async.v:304.5-317.8"
  cell $ff $procdff$1003
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:306$54_CHECK[0:0]$285
    connect \Q $formal$fifo_async.v:306$54_CHECK
  end
  attribute \src "fifo_async.v:304.5-317.8"
  cell $ff $procdff$1005
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:308$55_CHECK[0:0]$287
    connect \Q $formal$fifo_async.v:308$55_CHECK
  end
  attribute \src "fifo_async.v:304.5-317.8"
  cell $ff $procdff$1007
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:309$56_CHECK[0:0]$289
    connect \Q $formal$fifo_async.v:309$56_CHECK
  end
  attribute \src "fifo_async.v:304.5-317.8"
  cell $ff $procdff$1009
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:310$57_CHECK[0:0]$291
    connect \Q $formal$fifo_async.v:310$57_CHECK
  end
  attribute \src "fifo_async.v:304.5-317.8"
  cell $ff $procdff$1011
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:312$58_CHECK[0:0]$293
    connect \Q $formal$fifo_async.v:312$58_CHECK
  end
  attribute \src "fifo_async.v:304.5-317.8"
  cell $ff $procdff$1013
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:313$59_CHECK[0:0]$295
    connect \Q $formal$fifo_async.v:313$59_CHECK
  end
  attribute \src "fifo_async.v:304.5-317.8"
  cell $ff $procdff$1015
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:314$60_CHECK[0:0]$297
    connect \Q $formal$fifo_async.v:314$60_CHECK
  end
  attribute \src "fifo_async.v:286.5-302.8"
  cell $ff $procdff$1017
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:287$43_CHECK[0:0]$250
    connect \Q $formal$fifo_async.v:287$43_CHECK
  end
  attribute \src "fifo_async.v:286.5-302.8"
  cell $ff $procdff$1018
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:287$43_EN[0:0]$251
    connect \Q $formal$fifo_async.v:288$44_EN
  end
  attribute \src "fifo_async.v:286.5-302.8"
  cell $ff $procdff$1019
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:288$44_CHECK[0:0]$252
    connect \Q $formal$fifo_async.v:288$44_CHECK
  end
  attribute \src "fifo_async.v:286.5-302.8"
  cell $ff $procdff$1021
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:290$45_CHECK[0:0]$254
    connect \Q $formal$fifo_async.v:290$45_CHECK
  end
  attribute \src "fifo_async.v:286.5-302.8"
  cell $ff $procdff$1023
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:291$46_CHECK[0:0]$256
    connect \Q $formal$fifo_async.v:291$46_CHECK
  end
  attribute \src "fifo_async.v:286.5-302.8"
  cell $ff $procdff$1025
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:292$47_CHECK[0:0]$258
    connect \Q $formal$fifo_async.v:292$47_CHECK
  end
  attribute \src "fifo_async.v:286.5-302.8"
  cell $ff $procdff$1027
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:294$48_CHECK[0:0]$260
    connect \Q $formal$fifo_async.v:294$48_CHECK
  end
  attribute \src "fifo_async.v:286.5-302.8"
  cell $ff $procdff$1029
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:295$49_CHECK[0:0]$262
    connect \Q $formal$fifo_async.v:295$49_CHECK
  end
  attribute \src "fifo_async.v:286.5-302.8"
  cell $ff $procdff$1031
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:297$50_CHECK[0:0]$264
    connect \Q $formal$fifo_async.v:297$50_CHECK
  end
  attribute \src "fifo_async.v:286.5-302.8"
  cell $ff $procdff$1033
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:298$51_CHECK[0:0]$266
    connect \Q $formal$fifo_async.v:298$51_CHECK
  end
  attribute \src "fifo_async.v:286.5-302.8"
  cell $ff $procdff$1035
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:299$52_CHECK[0:0]$268
    connect \Q $formal$fifo_async.v:299$52_CHECK
  end
  attribute \src "fifo_async.v:264.5-281.8"
  cell $ff $procdff$1039
    parameter \WIDTH 2
    connect \D \i_wdata
    connect \Q $past$fifo_async.v:268$9$0
  end
  attribute \src "fifo_async.v:264.5-281.8"
  cell $ff $procdff$1042
    parameter \WIDTH 1
    connect \D \i_rd
    connect \Q $past$fifo_async.v:274$12$0
  end
  attribute \src "fifo_async.v:264.5-281.8"
  cell $ff $procdff$1043
    parameter \WIDTH 2
    connect \D \o_rdata
    connect \Q $past$fifo_async.v:277$13$0
  end
  attribute \src "fifo_async.v:264.5-281.8"
  cell $ff $procdff$1044
    parameter \WIDTH 1
    connect \D \o_rempty
    connect \Q $past$fifo_async.v:278$14$0
  end
  attribute \src "fifo_async.v:264.5-281.8"
  cell $ff $procdff$1045
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:266$37_CHECK[0:0]$216
    connect \Q $formal$fifo_async.v:266$37_CHECK
  end
  attribute \src "fifo_async.v:264.5-281.8"
  cell $ff $procdff$1046
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:266$37_EN[0:0]$217
    connect \Q $formal$fifo_async.v:268$39_EN
  end
  attribute \src "fifo_async.v:264.5-281.8"
  cell $ff $procdff$1047
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:267$38_CHECK[0:0]$218
    connect \Q $formal$fifo_async.v:267$38_CHECK
  end
  attribute \src "fifo_async.v:264.5-281.8"
  cell $ff $procdff$1049
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:268$39_CHECK[0:0]$220
    connect \Q $formal$fifo_async.v:268$39_CHECK
  end
  attribute \src "fifo_async.v:264.5-281.8"
  cell $ff $procdff$1051
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:273$40_CHECK[0:0]$222
    connect \Q $formal$fifo_async.v:273$40_CHECK
  end
  attribute \src "fifo_async.v:264.5-281.8"
  cell $ff $procdff$1052
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:273$40_EN[0:0]$223
    connect \Q $formal$fifo_async.v:277$42_EN
  end
  attribute \src "fifo_async.v:264.5-281.8"
  cell $ff $procdff$1053
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:274$41_CHECK[0:0]$224
    connect \Q $formal$fifo_async.v:274$41_CHECK
  end
  attribute \src "fifo_async.v:264.5-281.8"
  cell $ff $procdff$1055
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:277$42_CHECK[0:0]$226
    connect \Q $formal$fifo_async.v:277$42_CHECK
  end
  attribute \src "fifo_async.v:256.5-258.31"
  cell $ff $procdff$1057
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:257$36_CHECK[0:0]$203
    connect \Q $formal$fifo_async.v:257$36_CHECK
  end
  attribute \src "fifo_async.v:256.5-258.31"
  cell $ff $procdff$1058
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:257$36_EN[0:0]$204
    connect \Q $formal$fifo_async.v:257$36_EN
  end
  attribute \src "fifo_async.v:252.5-254.37"
  cell $ff $procdff$1061
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:253$35_CHECK[0:0]$190
    connect \Q $formal$fifo_async.v:253$35_CHECK
  end
  attribute \src "fifo_async.v:252.5-254.37"
  cell $ff $procdff$1062
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:253$35_EN[0:0]$191
    connect \Q $formal$fifo_async.v:253$35_EN
  end
  attribute \src "fifo_async.v:248.5-250.37"
  cell $ff $procdff$1065
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:249$34_CHECK[0:0]$175
    connect \Q $formal$fifo_async.v:249$34_CHECK
  end
  attribute \src "fifo_async.v:248.5-250.37"
  cell $ff $procdff$1066
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:249$34_EN[0:0]$176
    connect \Q $formal$fifo_async.v:249$34_EN
  end
  attribute \src "fifo_async.v:244.5-245.50"
  cell $ff $procdff$1069
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:244$33_CHECK[0:0]$161
    connect \Q $formal$fifo_async.v:244$33_CHECK
  end
  attribute \src "fifo_async.v:224.5-227.8"
  cell $ff $procdff$1071
    parameter \WIDTH 5
    connect \D $0\f_wclk_count[4:0]
    connect \Q \f_wclk_count
  end
  attribute \src "fifo_async.v:224.5-227.8"
  cell $ff $procdff$1072
    parameter \WIDTH 5
    connect \D $0\f_rclk_count[4:0]
    connect \Q \f_rclk_count
  end
  attribute \src "fifo_async.v:555.5-557.51"
  cell $ff $procdff$967
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:556$85_CHECK[0:0]$525
    connect \Q $formal$fifo_async.v:556$85_CHECK
  end
  attribute \src "fifo_async.v:555.5-557.51"
  cell $ff $procdff$968
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:556$85_EN[0:0]$526
    connect \Q $formal$fifo_async.v:556$85_EN
  end
  attribute \src "fifo_async.v:513.5-544.8"
  cell $ff $procdff$973
    parameter \WIDTH 1
    connect \D \f_read_first
    connect \Q $past$fifo_async.v:517$15$0
  end
  attribute \src "fifo_async.v:513.5-544.8"
  cell $ff $procdff$974
    parameter \WIDTH 1
    connect \D \f_both_in_fifo
    connect \Q $past$fifo_async.v:517$16$0
  end
  attribute \src "fifo_async.v:513.5-544.8"
  cell $ff $procdff$979
    parameter \WIDTH 1
    connect \D \f_wait_for_second_read
    connect \Q $past$fifo_async.v:538$21$0
  end
  attribute \src "fifo_async.v:513.5-544.8"
  cell $ff $procdff$981
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:517$80_CHECK[0:0]$483
    connect \Q $formal$fifo_async.v:517$80_CHECK
  end
  attribute \src "fifo_async.v:513.5-544.8"
  cell $ff $procdff$982
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:517$80_EN[0:0]$484
    connect \Q $formal$fifo_async.v:517$80_EN
  end
  attribute \src "fifo_async.v:513.5-544.8"
  cell $ff $procdff$983
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:528$81_CHECK[0:0]$485
    connect \Q $formal$fifo_async.v:528$81_CHECK
  end
  attribute \src "fifo_async.v:513.5-544.8"
  cell $ff $procdff$984
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:528$81_EN[0:0]$486
    connect \Q $formal$fifo_async.v:528$81_EN
  end
  attribute \src "fifo_async.v:513.5-544.8"
  cell $ff $procdff$985
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:538$82_CHECK[0:0]$487
    connect \Q $formal$fifo_async.v:538$82_CHECK
  end
  attribute \src "fifo_async.v:513.5-544.8"
  cell $ff $procdff$986
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:538$82_EN[0:0]$488
    connect \Q $formal$fifo_async.v:538$82_EN
  end
  attribute \src "fifo_async.v:354.5-356.59"
  cell $ff $procdff$991
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:355$67_CHECK[0:0]$330
    connect \Q $formal$fifo_async.v:355$67_CHECK
  end
  attribute \src "fifo_async.v:354.5-356.59"
  cell $ff $procdff$992
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:355$67_EN[0:0]$331
    connect \Q $formal$fifo_async.v:355$67_EN
  end
  attribute \src "fifo_async.v:349.5-351.30"
  cell $ff $procdff$993
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:350$66_CHECK[0:0]$326
    connect \Q $formal$fifo_async.v:350$66_CHECK
  end
  attribute \src "fifo_async.v:349.5-351.30"
  cell $ff $procdff$994
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:350$66_EN[0:0]$327
    connect \Q $formal$fifo_async.v:350$66_EN
  end
  attribute \src "fifo_async.v:344.5-346.57"
  cell $ff $procdff$995
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:345$65_CHECK[0:0]$319
    connect \Q $formal$fifo_async.v:345$65_CHECK
  end
  attribute \src "fifo_async.v:344.5-346.57"
  cell $ff $procdff$996
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:340$64_EN[0:0]$316
    connect \Q $formal$fifo_async.v:340$64_EN
  end
  attribute \src "fifo_async.v:339.5-341.29"
  cell $ff $procdff$997
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:340$64_CHECK[0:0]$315
    connect \Q $formal$fifo_async.v:340$64_CHECK
  end
  attribute \src "fifo_async.v:335.5-336.55"
  cell $ff $procdff$999
    parameter \WIDTH 1
    connect \D $0$formal$fifo_async.v:335$63_CHECK[0:0]$311
    connect \Q $formal$fifo_async.v:335$63_CHECK
  end
  attribute \src "fifo_async.v:564.12-564.27|fifo_async.v:564.9-565.47"
  cell $mux $procmux$712
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid_wr
    connect \Y $0$formal$fifo_async.v:564$87_EN[0:0]$535
  end
  attribute \src "fifo_async.v:564.12-564.27|fifo_async.v:564.9-565.47"
  cell $mux $procmux$714
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1438
    connect \B $logic_and$fifo_async.v:565$537_Y
    connect \S \f_past_valid_wr
    connect \Y $0$formal$fifo_async.v:564$87_CHECK[0:0]$534
  end
  attribute \src "fifo_async.v:560.12-560.28|fifo_async.v:560.9-561.28"
  cell $mux $procmux$716
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_async.v:556$85_EN[0:0]$526
  end
  attribute \src "fifo_async.v:560.12-560.28|fifo_async.v:560.9-561.28"
  cell $mux $procmux$718
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1440
    connect \B \o_wfull
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_async.v:560$86_CHECK[0:0]$530
  end
  attribute \src "fifo_async.v:556.12-556.28|fifo_async.v:556.9-557.51"
  cell $mux $procmux$722
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1442
    connect \B $logic_and$fifo_async.v:557$528_Y
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_async.v:556$85_CHECK[0:0]$525
  end
  attribute \src "fifo_async.v:517.17-517.66|fifo_async.v:517.13-525.26"
  cell $mux $procmux$724
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$fifo_async.v:517$491_Y
    connect \Y $procmux$724_Y
  end
  attribute \src "fifo_async.v:514.12-514.39|fifo_async.v:514.9-543.12"
  cell $mux $procmux$726
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$724_Y
    connect \S $logic_and$fifo_async.v:514$489_Y
    connect \Y $0$formal$fifo_async.v:517$80_EN[0:0]$484
  end
  attribute \src "fifo_async.v:517.17-517.66|fifo_async.v:517.13-525.26"
  cell $mux $procmux$728
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1444
    connect \B $logic_or$fifo_async.v:521$497_Y
    connect \S $logic_and$fifo_async.v:517$491_Y
    connect \Y $procmux$728_Y
  end
  attribute \src "fifo_async.v:514.12-514.39|fifo_async.v:514.9-543.12"
  cell $mux $procmux$730
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1446
    connect \B $procmux$728_Y
    connect \S $logic_and$fifo_async.v:514$489_Y
    connect \Y $0$formal$fifo_async.v:517$80_CHECK[0:0]$483
  end
  attribute \src "fifo_async.v:528.16-528.35|fifo_async.v:528.13-535.25"
  cell $mux $procmux$732
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $past$fifo_async.v:517$15$0
    connect \Y $procmux$732_Y
  end
  attribute \src "fifo_async.v:514.12-514.39|fifo_async.v:514.9-543.12"
  cell $mux $procmux$734
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$732_Y
    connect \S $logic_and$fifo_async.v:514$489_Y
    connect \Y $0$formal$fifo_async.v:528$81_EN[0:0]$486
  end
  attribute \src "fifo_async.v:528.16-528.35|fifo_async.v:528.13-535.25"
  cell $mux $procmux$736
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1448
    connect \B $logic_or$fifo_async.v:531$510_Y
    connect \S $past$fifo_async.v:517$15$0
    connect \Y $procmux$736_Y
  end
  attribute \src "fifo_async.v:514.12-514.39|fifo_async.v:514.9-543.12"
  cell $mux $procmux$738
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1450
    connect \B $procmux$736_Y
    connect \S $logic_and$fifo_async.v:514$489_Y
    connect \Y $0$formal$fifo_async.v:528$81_CHECK[0:0]$485
  end
  attribute \src "fifo_async.v:538.16-538.45|fifo_async.v:538.13-540.64"
  cell $mux $procmux$740
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $past$fifo_async.v:538$21$0
    connect \Y $procmux$740_Y
  end
  attribute \src "fifo_async.v:514.12-514.39|fifo_async.v:514.9-543.12"
  cell $mux $procmux$742
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$740_Y
    connect \S $logic_and$fifo_async.v:514$489_Y
    connect \Y $0$formal$fifo_async.v:538$82_EN[0:0]$488
  end
  attribute \src "fifo_async.v:538.16-538.45|fifo_async.v:538.13-540.64"
  cell $mux $procmux$744
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1452
    connect \B $logic_or$fifo_async.v:539$516_Y
    connect \S $past$fifo_async.v:538$21$0
    connect \Y $procmux$744_Y
  end
  attribute \src "fifo_async.v:514.12-514.39|fifo_async.v:514.9-543.12"
  cell $mux $procmux$746
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1454
    connect \B $procmux$744_Y
    connect \S $logic_and$fifo_async.v:514$489_Y
    connect \Y $0$formal$fifo_async.v:538$82_CHECK[0:0]$487
  end
  attribute \full_case 1
  attribute \src "fifo_async.v:482.13-482.71|fifo_async.v:482.9-483.34"
  cell $mux $procmux$749
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$fifo_async.v:482$443_Y
    connect \Y \f_second_in_fifo
  end
  attribute \full_case 1
  attribute \src "fifo_async.v:476.13-476.67|fifo_async.v:476.9-477.33"
  cell $mux $procmux$752
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$fifo_async.v:476$439_Y
    connect \Y \f_first_in_fifo
  end
  attribute \full_case 1
  attribute \src "fifo_async.v:467.18-467.62|fifo_async.v:467.14-468.30"
  cell $mux $procmux$755
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$fifo_async.v:467$435_Y
    connect \Y $3\f_next_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "fifo_async.v:465.18-465.61|fifo_async.v:465.14-468.30"
  cell $mux $procmux$764
    parameter \WIDTH 1
    connect \A $3\f_next_valid[0:0]
    connect \B 1'1
    connect \S $logic_and$fifo_async.v:465$432_Y
    connect \Y $2\f_next_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "fifo_async.v:463.12-463.86|fifo_async.v:463.9-468.30"
  cell $mux $procmux$770
    parameter \WIDTH 1
    connect \A $2\f_next_valid[0:0]
    connect \B 1'1
    connect \S $logic_and$fifo_async.v:463$429_Y
    connect \Y \f_next_valid
  end
  attribute \full_case 1
  attribute \src "fifo_async.v:457.17-457.56|fifo_async.v:457.14-458.30"
  cell $mux $procmux$773
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$fifo_async.v:457$423_Y
    connect \Y $3\f_addr_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "fifo_async.v:455.18-455.56|fifo_async.v:455.14-458.30"
  cell $mux $procmux$782
    parameter \WIDTH 1
    connect \A $3\f_addr_valid[0:0]
    connect \B 1'1
    connect \S $logic_and$fifo_async.v:455$420_Y
    connect \Y $2\f_addr_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "fifo_async.v:453.12-453.76|fifo_async.v:453.9-458.30"
  cell $mux $procmux$788
    parameter \WIDTH 1
    connect \A $2\f_addr_valid[0:0]
    connect \B 1'1
    connect \S $logic_and$fifo_async.v:453$417_Y
    connect \Y \f_addr_valid
  end
  attribute \src "fifo_async.v:420.12-420.28|fifo_async.v:420.9-421.30"
  cell $mux $procmux$790
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$fifo_async.v:420$407_Y
    connect \Y $0$formal$fifo_async.v:420$79_EN[0:0]$406
  end
  attribute \src "fifo_async.v:420.12-420.28|fifo_async.v:420.9-421.30"
  cell $mux $procmux$792
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1456
    connect \B \o_rempty
    connect \S $eq$fifo_async.v:420$407_Y
    connect \Y $0$formal$fifo_async.v:420$79_CHECK[0:0]$405
  end
  attribute \src "fifo_async.v:416.12-416.84|fifo_async.v:416.9-417.29"
  cell $mux $procmux$794
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$fifo_async.v:416$403_Y
    connect \Y $0$formal$fifo_async.v:416$78_EN[0:0]$401
  end
  attribute \src "fifo_async.v:416.12-416.84|fifo_async.v:416.9-417.29"
  cell $mux $procmux$796
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1458
    connect \B \o_wfull
    connect \S $eq$fifo_async.v:416$403_Y
    connect \Y $0$formal$fifo_async.v:416$78_CHECK[0:0]$400
  end
  attribute \src "fifo_async.v:355.12-355.23|fifo_async.v:355.9-356.59"
  cell $mux $procmux$798
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$fifo_async.v:355$332_Y
    connect \Y $0$formal$fifo_async.v:355$67_EN[0:0]$331
  end
  attribute \src "fifo_async.v:355.12-355.23|fifo_async.v:355.9-356.59"
  cell $mux $procmux$800
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1460
    connect \B $logic_or$fifo_async.v:356$335_Y
    connect \S $eq$fifo_async.v:355$332_Y
    connect \Y $0$formal$fifo_async.v:355$67_CHECK[0:0]$330
  end
  attribute \src "fifo_async.v:350.12-350.23|fifo_async.v:350.9-351.30"
  cell $mux $procmux$802
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $0$formal$fifo_async.v:332$61_CHECK[0:0]$623
    connect \Y $0$formal$fifo_async.v:350$66_EN[0:0]$327
  end
  attribute \src "fifo_async.v:350.12-350.23|fifo_async.v:350.9-351.30"
  cell $mux $procmux$804
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1462
    connect \B \o_rempty
    connect \S $0$formal$fifo_async.v:332$61_CHECK[0:0]$623
    connect \Y $0$formal$fifo_async.v:350$66_CHECK[0:0]$326
  end
  attribute \src "fifo_async.v:345.12-345.49|fifo_async.v:345.9-346.57"
  cell $mux $procmux$806
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$fifo_async.v:340$317_Y
    connect \Y $0$formal$fifo_async.v:340$64_EN[0:0]$316
  end
  attribute \src "fifo_async.v:345.12-345.49|fifo_async.v:345.9-346.57"
  cell $mux $procmux$808
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1464
    connect \B $logic_or$fifo_async.v:346$324_Y
    connect \S $eq$fifo_async.v:340$317_Y
    connect \Y $0$formal$fifo_async.v:345$65_CHECK[0:0]$319
  end
  attribute \src "fifo_async.v:340.12-340.51|fifo_async.v:340.9-341.29"
  cell $mux $procmux$812
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1466
    connect \B \o_wfull
    connect \S $eq$fifo_async.v:340$317_Y
    connect \Y $0$formal$fifo_async.v:340$64_CHECK[0:0]$315
  end
  attribute \src "fifo_async.v:305.12-305.42|fifo_async.v:305.9-316.12"
  cell $mux $procmux$814
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$fifo_async.v:305$301_Y
    connect \Y $0$formal$fifo_async.v:305$53_EN[0:0]$284
  end
  attribute \src "fifo_async.v:305.12-305.42|fifo_async.v:305.9-316.12"
  cell $mux $procmux$816
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1468
    connect \B $eq$fifo_async.v:306$302_Y
    connect \S $logic_or$fifo_async.v:305$301_Y
    connect \Y $0$formal$fifo_async.v:305$53_CHECK[0:0]$283
  end
  attribute \src "fifo_async.v:305.12-305.42|fifo_async.v:305.9-316.12"
  cell $mux $procmux$820
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1470
    connect \B $eq$fifo_async.v:308$303_Y
    connect \S $logic_or$fifo_async.v:305$301_Y
    connect \Y $0$formal$fifo_async.v:306$54_CHECK[0:0]$285
  end
  attribute \src "fifo_async.v:305.12-305.42|fifo_async.v:305.9-316.12"
  cell $mux $procmux$824
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1472
    connect \B $eq$fifo_async.v:258$206_Y
    connect \S $logic_or$fifo_async.v:305$301_Y
    connect \Y $0$formal$fifo_async.v:308$55_CHECK[0:0]$287
  end
  attribute \src "fifo_async.v:305.12-305.42|fifo_async.v:305.9-316.12"
  cell $mux $procmux$828
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1474
    connect \B \o_rempty
    connect \S $logic_or$fifo_async.v:305$301_Y
    connect \Y $0$formal$fifo_async.v:309$56_CHECK[0:0]$289
  end
  attribute \src "fifo_async.v:305.12-305.42|fifo_async.v:305.9-316.12"
  cell $mux $procmux$832
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1476
    connect \B $eq$fifo_async.v:297$278_Y
    connect \S $logic_or$fifo_async.v:305$301_Y
    connect \Y $0$formal$fifo_async.v:310$57_CHECK[0:0]$291
  end
  attribute \src "fifo_async.v:305.12-305.42|fifo_async.v:305.9-316.12"
  cell $mux $procmux$836
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1478
    connect \B $eq$fifo_async.v:298$279_Y
    connect \S $logic_or$fifo_async.v:305$301_Y
    connect \Y $0$formal$fifo_async.v:312$58_CHECK[0:0]$293
  end
  attribute \src "fifo_async.v:305.12-305.42|fifo_async.v:305.9-316.12"
  cell $mux $procmux$840
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1480
    connect \B $eq$fifo_async.v:299$280_Y
    connect \S $logic_or$fifo_async.v:305$301_Y
    connect \Y $0$formal$fifo_async.v:313$59_CHECK[0:0]$295
  end
  attribute \src "fifo_async.v:305.12-305.42|fifo_async.v:305.9-316.12"
  cell $mux $procmux$844
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1482
    connect \B $eq$fifo_async.v:300$281_Y
    connect \S $logic_or$fifo_async.v:305$301_Y
    connect \Y $0$formal$fifo_async.v:314$60_CHECK[0:0]$297
  end
  attribute \src "fifo_async.v:287.12-287.42|fifo_async.v:287.9-301.12"
  cell $mux $procmux$846
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$fifo_async.v:287$272_Y
    connect \Y $0$formal$fifo_async.v:287$43_EN[0:0]$251
  end
  attribute \src "fifo_async.v:287.12-287.42|fifo_async.v:287.9-301.12"
  cell $mux $procmux$848
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1484
    connect \B $eq$fifo_async.v:288$273_Y
    connect \S $logic_or$fifo_async.v:287$272_Y
    connect \Y $0$formal$fifo_async.v:287$43_CHECK[0:0]$250
  end
  attribute \src "fifo_async.v:287.12-287.42|fifo_async.v:287.9-301.12"
  cell $mux $procmux$852
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1486
    connect \B $eq$fifo_async.v:290$274_Y
    connect \S $logic_or$fifo_async.v:287$272_Y
    connect \Y $0$formal$fifo_async.v:288$44_CHECK[0:0]$252
  end
  attribute \src "fifo_async.v:287.12-287.42|fifo_async.v:287.9-301.12"
  cell $mux $procmux$856
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1488
    connect \B $eq$fifo_async.v:291$275_Y
    connect \S $logic_or$fifo_async.v:287$272_Y
    connect \Y $0$formal$fifo_async.v:290$45_CHECK[0:0]$254
  end
  attribute \src "fifo_async.v:287.12-287.42|fifo_async.v:287.9-301.12"
  cell $mux $procmux$860
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1490
    connect \B $logic_not$fifo_async.v:154$118_Y
    connect \S $logic_or$fifo_async.v:287$272_Y
    connect \Y $0$formal$fifo_async.v:291$46_CHECK[0:0]$256
  end
  attribute \src "fifo_async.v:287.12-287.42|fifo_async.v:287.9-301.12"
  cell $mux $procmux$864
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1492
    connect \B $eq$fifo_async.v:258$206_Y
    connect \S $logic_or$fifo_async.v:287$272_Y
    connect \Y $0$formal$fifo_async.v:292$47_CHECK[0:0]$258
  end
  attribute \src "fifo_async.v:287.12-287.42|fifo_async.v:287.9-301.12"
  cell $mux $procmux$868
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1494
    connect \B \o_rempty
    connect \S $logic_or$fifo_async.v:287$272_Y
    connect \Y $0$formal$fifo_async.v:294$48_CHECK[0:0]$260
  end
  attribute \src "fifo_async.v:287.12-287.42|fifo_async.v:287.9-301.12"
  cell $mux $procmux$872
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1496
    connect \B $eq$fifo_async.v:297$278_Y
    connect \S $logic_or$fifo_async.v:287$272_Y
    connect \Y $0$formal$fifo_async.v:295$49_CHECK[0:0]$262
  end
  attribute \src "fifo_async.v:287.12-287.42|fifo_async.v:287.9-301.12"
  cell $mux $procmux$876
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1498
    connect \B $eq$fifo_async.v:298$279_Y
    connect \S $logic_or$fifo_async.v:287$272_Y
    connect \Y $0$formal$fifo_async.v:297$50_CHECK[0:0]$264
  end
  attribute \src "fifo_async.v:287.12-287.42|fifo_async.v:287.9-301.12"
  cell $mux $procmux$880
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1500
    connect \B $eq$fifo_async.v:299$280_Y
    connect \S $logic_or$fifo_async.v:287$272_Y
    connect \Y $0$formal$fifo_async.v:298$51_CHECK[0:0]$266
  end
  attribute \src "fifo_async.v:287.12-287.42|fifo_async.v:287.9-301.12"
  cell $mux $procmux$884
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1502
    connect \B $eq$fifo_async.v:300$281_Y
    connect \S $logic_or$fifo_async.v:287$272_Y
    connect \Y $0$formal$fifo_async.v:299$52_CHECK[0:0]$268
  end
  attribute \src "fifo_async.v:266.16-266.30|fifo_async.v:266.13-272.16"
  cell $mux $procmux$886
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$fifo_async.v:249$180_Y
    connect \Y $0$formal$fifo_async.v:249$34_EN[0:0]$176
  end
  attribute \src "fifo_async.v:265.12-265.28|fifo_async.v:265.9-280.12"
  cell $mux $procmux$888
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $0$formal$fifo_async.v:249$34_EN[0:0]$176
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_async.v:266$37_EN[0:0]$217
  end
  attribute \src "fifo_async.v:266.16-266.30|fifo_async.v:266.13-272.16"
  cell $mux $procmux$890
    parameter \WIDTH 1
    connect \A $eq$fifo_async.v:267$233_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$1504
    connect \S $logic_and$fifo_async.v:249$180_Y
    connect \Y $procmux$890_Y
  end
  attribute \src "fifo_async.v:265.12-265.28|fifo_async.v:265.9-280.12"
  cell $mux $procmux$892
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1506
    connect \B $procmux$890_Y
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_async.v:266$37_CHECK[0:0]$216
  end
  attribute \src "fifo_async.v:266.16-266.30|fifo_async.v:266.13-272.16"
  cell $mux $procmux$898
    parameter \WIDTH 1
    connect \A $eq$fifo_async.v:268$234_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$1508
    connect \S $logic_and$fifo_async.v:249$180_Y
    connect \Y $procmux$898_Y
  end
  attribute \src "fifo_async.v:265.12-265.28|fifo_async.v:265.9-280.12"
  cell $mux $procmux$900
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1510
    connect \B $procmux$898_Y
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_async.v:267$38_CHECK[0:0]$218
  end
  attribute \src "fifo_async.v:266.16-266.30|fifo_async.v:266.13-272.16"
  cell $mux $procmux$906
    parameter \WIDTH 1
    connect \A $logic_or$fifo_async.v:271$237_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$1512
    connect \S $logic_and$fifo_async.v:249$180_Y
    connect \Y $procmux$906_Y
  end
  attribute \src "fifo_async.v:265.12-265.28|fifo_async.v:265.9-280.12"
  cell $mux $procmux$908
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1514
    connect \B $procmux$906_Y
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_async.v:268$39_CHECK[0:0]$220
  end
  attribute \src "fifo_async.v:273.16-273.30|fifo_async.v:273.13-279.16"
  cell $mux $procmux$910
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$fifo_async.v:253$195_Y
    connect \Y $0$formal$fifo_async.v:253$35_EN[0:0]$191
  end
  attribute \src "fifo_async.v:265.12-265.28|fifo_async.v:265.9-280.12"
  cell $mux $procmux$912
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $0$formal$fifo_async.v:253$35_EN[0:0]$191
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_async.v:273$40_EN[0:0]$223
  end
  attribute \src "fifo_async.v:273.16-273.30|fifo_async.v:273.13-279.16"
  cell $mux $procmux$914
    parameter \WIDTH 1
    connect \A $eq$fifo_async.v:274$243_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$1516
    connect \S $logic_and$fifo_async.v:253$195_Y
    connect \Y $procmux$914_Y
  end
  attribute \src "fifo_async.v:265.12-265.28|fifo_async.v:265.9-280.12"
  cell $mux $procmux$916
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1518
    connect \B $procmux$914_Y
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_async.v:273$40_CHECK[0:0]$222
  end
  attribute \src "fifo_async.v:273.16-273.30|fifo_async.v:273.13-279.16"
  cell $mux $procmux$922
    parameter \WIDTH 1
    connect \A $logic_or$fifo_async.v:277$245_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$1520
    connect \S $logic_and$fifo_async.v:253$195_Y
    connect \Y $procmux$922_Y
  end
  attribute \src "fifo_async.v:265.12-265.28|fifo_async.v:265.9-280.12"
  cell $mux $procmux$924
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1522
    connect \B $procmux$922_Y
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_async.v:274$41_CHECK[0:0]$224
  end
  attribute \src "fifo_async.v:273.16-273.30|fifo_async.v:273.13-279.16"
  cell $mux $procmux$930
    parameter \WIDTH 1
    connect \A $logic_or$fifo_async.v:278$248_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$1524
    connect \S $logic_and$fifo_async.v:253$195_Y
    connect \Y $procmux$930_Y
  end
  attribute \src "fifo_async.v:265.12-265.28|fifo_async.v:265.9-280.12"
  cell $mux $procmux$932
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2870:Anyseq$1526
    connect \B $procmux$930_Y
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_async.v:277$42_CHECK[0:0]$226
  end
  attribute \src "fifo_async.v:257.12-257.20|fifo_async.v:257.9-258.31"
  cell $mux $procmux$934
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \i_wrstn
    connect \Y $0$formal$fifo_async.v:257$36_EN[0:0]$204
  end
  attribute \src "fifo_async.v:257.12-257.20|fifo_async.v:257.9-258.31"
  cell $mux $procmux$936
    parameter \WIDTH 1
    connect \A $eq$fifo_async.v:258$206_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$1528
    connect \S \i_wrstn
    connect \Y $0$formal$fifo_async.v:257$36_CHECK[0:0]$203
  end
  attribute \src "fifo_async.v:253.12-253.26|fifo_async.v:253.9-254.37"
  cell $mux $procmux$940
    parameter \WIDTH 1
    connect \A $logic_not$fifo_async.v:254$201_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$1530
    connect \S $logic_and$fifo_async.v:253$195_Y
    connect \Y $0$formal$fifo_async.v:253$35_CHECK[0:0]$190
  end
  attribute \src "fifo_async.v:249.12-249.26|fifo_async.v:249.9-250.37"
  cell $mux $procmux$944
    parameter \WIDTH 1
    connect \A $logic_not$fifo_async.v:250$186_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$1532
    connect \S $logic_and$fifo_async.v:249$180_Y
    connect \Y $0$formal$fifo_async.v:249$34_CHECK[0:0]$175
  end
  attribute \src "fifo_async.v:204.12-204.29|fifo_async.v:204.9-205.62"
  cell $mux $procmux$946
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_async.v:204$26_EN[0:0]$134
  end
  attribute \src "fifo_async.v:204.12-204.29|fifo_async.v:204.9-205.62"
  cell $mux $procmux$948
    parameter \WIDTH 1
    connect \A $logic_and$fifo_async.v:205$138_Y
    connect \B $auto$rtlil.cc:2870:Anyseq$1534
    connect \S \f_past_valid_gbl
    connect \Y $0$formal$fifo_async.v:204$26_CHECK[0:0]$133
  end
  attribute \full_case 1
  attribute \src "fifo_async.v:81.12-81.32|fifo_async.v:81.9-81.56"
  cell $mux $procmux$951
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$fifo_async.v:154$119_Y
    connect \Y $0$memwr$\mem$fifo_async.v:81$25_EN[1:0]$94 [1]
  end
  attribute \full_case 1
  attribute \src "fifo_async.v:81.12-81.32|fifo_async.v:81.9-81.56"
  cell $mux $procmux$954
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2870:Anyseq$1536
    connect \B \i_wdata
    connect \S $logic_and$fifo_async.v:154$119_Y
    connect \Y $0$memwr$\mem$fifo_async.v:81$25_DATA[1:0]$93
  end
  attribute \full_case 1
  attribute \src "fifo_async.v:81.12-81.32|fifo_async.v:81.9-81.56"
  cell $mux $procmux$957
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:2870:Anyseq$1538
    connect \B \wbin [3:0]
    connect \S $logic_and$fifo_async.v:154$119_Y
    connect \Y $0$memwr$\mem$fifo_async.v:81$25_ADDR[3:0]$92
  end
  attribute \src "fifo_async.v:329.22-329.33"
  cell $sub $sub$fifo_async.v:329$309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \wbin
    connect \B \rbin
    connect \Y \f_fill
  end
  attribute \src "fifo_async.v:405.25-405.42"
  cell $sub $sub$fifo_async.v:405$389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \wbin
    connect \B \f_w2r_rbin
    connect \Y \f_w2r_fill
  end
  attribute \src "fifo_async.v:406.25-406.42"
  cell $sub $sub$fifo_async.v:406$390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \f_r2w_wbin
    connect \B \rbin
    connect \Y \f_r2w_fill
  end
  attribute \src "fifo_async.v:117.24-117.50"
  cell $xor $xor$fifo_async.v:117$110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \rbinnext [4:1]
    connect \B \rbinnext
    connect \Y \rgraynext
  end
  attribute \src "fifo_async.v:162.24-162.50"
  cell $xor $xor$fifo_async.v:162$124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \wbinnext [4:1]
    connect \B \wbinnext
    connect \Y \wgraynext
  end
  attribute \src "fifo_async.v:360.25-360.39"
  cell $xor $xor$fifo_async.v:360$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \wbin [4:1]
    connect \B \wbin
    connect \Y $xor$fifo_async.v:360$340_Y
  end
  attribute \src "fifo_async.v:362.25-362.39"
  cell $xor $xor$fifo_async.v:362$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \rbin [4:1]
    connect \B \rbin
    connect \Y $xor$fifo_async.v:362$346_Y
  end
  attribute \src "fifo_async.v:397.29-397.59"
  cell $xor $xor$fifo_async.v:397$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \f_r1w_wbin [4:1]
    connect \B \f_r1w_wbin
    connect \Y $xor$fifo_async.v:397$369_Y
  end
  attribute \src "fifo_async.v:399.29-399.59"
  cell $xor $xor$fifo_async.v:399$375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \f_r2w_wbin [4:1]
    connect \B \f_r2w_wbin
    connect \Y $xor$fifo_async.v:399$375_Y
  end
  attribute \src "fifo_async.v:401.29-401.59"
  cell $xor $xor$fifo_async.v:401$381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \f_w1r_rbin [4:1]
    connect \B \f_w1r_rbin
    connect \Y $xor$fifo_async.v:401$381_Y
  end
  attribute \src "fifo_async.v:403.29-403.59"
  cell $xor $xor$fifo_async.v:403$387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \f_w2r_rbin [4:1]
    connect \B \f_w2r_rbin
    connect \Y $xor$fifo_async.v:403$387_Y
  end
  attribute \src "fifo_async.v:48.26-48.29"
  cell $mem \mem
    parameter \ABITS 4
    parameter \INIT 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    parameter \MEMID "\\mem"
    parameter \OFFSET 0
    parameter \RD_CLK_ENABLE 3'000
    parameter \RD_CLK_POLARITY 3'000
    parameter \RD_PORTS 3
    parameter \RD_TRANSPARENT 3'000
    parameter \SIZE 16
    parameter \WIDTH 2
    parameter \WR_CLK_ENABLE 1'0
    parameter \WR_CLK_POLARITY 1'0
    parameter \WR_PORTS 1
    connect \RD_ADDR { \f_const_addr \f_const_next_addr [3:0] \rbin [3:0] }
    connect \RD_CLK $auto$rtlil.cc:2870:Anyseq$1540
    connect \RD_DATA { $memrd$\mem$fifo_async.v:476$437_DATA $memrd$\mem$fifo_async.v:482$441_DATA \o_rdata }
    connect \RD_EN 3'111
    connect \WR_ADDR $auto$clk2fflogic.cc:127:execute$1103
    connect \WR_CLK 1'0
    connect \WR_DATA $auto$clk2fflogic.cc:130:execute$1105
    connect \WR_EN $auto$rtlil.cc:2277:Mux$1108
  end
  connect $0$memwr$\mem$fifo_async.v:81$25_EN[1:0]$94 [0] $0$memwr$\mem$fifo_async.v:81$25_EN[1:0]$94 [1]
  connect \raddr \rbin [3:0]
  connect \waddr \wbin [3:0]
end
