From e0a31b0f6865369fac4d847f5ae584a5febb1c2a Mon Sep 17 00:00:00 2001
From: Ranjani Vaidyanathan <ra5478@freescale.com>
Date: Wed, 16 Oct 2013 16:54:21 -0500
Subject: [PATCH 0313/1072] ENGR00284023 [iMX6DL/iMX6SL]Align VDDARM and
 VDDSOC voltages to latest datasheet

git://git.freescale.com/imx/linux-2.6-imx.git imx_3.10.17_1.0.0_beta
commit 07a70e6b0a41cfaa9195af8272b1047a6068dfa9

Add 25mV PMIC tolerence to the voltages.

Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
Signed-off-by: Hongbo Zhong <hongbo.zhong@windriver.com>
---
 arch/arm/boot/dts/imx6dl.dtsi |    2 +-
 arch/arm/boot/dts/imx6sl.dtsi |   12 ++++++------
 2 files changed, 7 insertions(+), 7 deletions(-)

diff --git a/arch/arm/boot/dts/imx6dl.dtsi b/arch/arm/boot/dts/imx6dl.dtsi
index fe4b1a3..b51ba6c 100644
--- a/arch/arm/boot/dts/imx6dl.dtsi
+++ b/arch/arm/boot/dts/imx6dl.dtsi
@@ -23,7 +23,7 @@
 			next-level-cache = <&L2>;
 			operating-points = <
 				/* kHz    uV */
-				996000  1250000
+				996000  1275000
 				792000  1175000
 				396000  1075000
 			>;
diff --git a/arch/arm/boot/dts/imx6sl.dtsi b/arch/arm/boot/dts/imx6sl.dtsi
index ed78f03..39cd91a 100644
--- a/arch/arm/boot/dts/imx6sl.dtsi
+++ b/arch/arm/boot/dts/imx6sl.dtsi
@@ -36,15 +36,15 @@
 			next-level-cache = <&L2>;
 			operating-points = <
 				/* kHz   uV */
-				996000  1250000
-				792000  1150000
-				396000  950000
+				996000  1275000
+				792000  1175000
+				396000  975000
 			>;
 			fsl,soc-operating-points = <
 				/* ARM kHz      SOC-PU uV */
-				996000            1200000
-				792000            1150000
-				396000            1150000
+				996000            1225000
+				792000            1175000
+				396000            1175000
 			>;
 			clock-latency = <61036>; /* two CLK32 periods */
 			clocks = <&clks IMX6SL_CLK_ARM>, <&clks IMX6SL_CLK_PLL2_PFD2>,
-- 
1.7.5.4

