Performance counter,Mnemonic,Median,199,455
LOAD_BLOCK.STA,r0203:u,835,829,861
LOAD_BLOCK.STD,r0403:u,82,262183,262181
LOAD_BLOCK.OVERLAP_STORE,r0803:u,66,196664,196673
LOAD_BLOCK.UNTIL_RETIRE,r1003:u,45,46,41
LOAD_BLOCK.L1D,r2003:u,1000,999,1005
SB_DRAIN_CYCLES,r0104:u,119,131,122
STORE_BLOCK.ORDER,r0204:u,478,495,493
STORE_BLOCK.SNOOP,r0804:u,0,0,0
SEGMENT_REG_LOADS,r0006:u,1075,1082,1080
SSE_PRE_EXEC.NTA,r0007:u,0,0,0
SSE_PRE_EXEC.L1,r0107:u,0,0,0
SSE_PRE_EXEC.L2,r0207:u,0,0,0
SSE_PRE_EXEC.STORES,r0307:u,0,0,0
DTLB_MISSES.ANY,r0108:u,603,596,610
DTLB_MISSES.MISS_LD,r0208:u,540,543,545
DTLB_MISSES.L0_MISS_LD,r0408:u,1926,1921,1923
DTLB_MISSES.MISS_ST,r0808:u,63,63,64
MEMORY_DISAMBIGUATION.RESET,r0109:u,8,7,8
MEMORY_DISAMBIGUATION.SUCCESS,r0209:u,2218,2168,2352
PAGE_WALKS.COUNT,r010c:u,746,743,766
PAGE_WALKS.CYCLES,r020c:u,8090,8179,8696
FP_COMP_OPS_EXE,r0010:u,410,410,411
FP_ASSIST,r0011:u,0,0,0
MUL,r0012:u,131,132,130
DIV,r0013:u,95,94,95
CYCLES_DIV_BUSY,r0014:u,1047,1042,1044
IDLE_DURING_DIV,r0018:u,142,138,144
DELAYED_BYPASS.FP,r0019:u,1074,1084,1091
DELAYED_BYPASS.SIMD,r0119:u,11,11,11
DELAYED_BYPASS.LOAD,r0219:u,240,237,236
L2_ADS.CORE,r4021:u,5975,6054,5936
L2_DBUS_BUSY_RD.CORE,r4023:u,12499,12725,12593
L2_LINES_IN.CORE,r4024:u,60,49,40
L2_LINES_IN.CORE.PREFETCH,r5024:u,199,178,135
L2_M_LINES_IN.CORE,r4025:u,685,689,687
L2_LINES_OUT.CORE,r4026:u,59,40,31
L2_LINES_OUT.CORE.PREFETCH,r5026:u,191,170,737
L2_M_LINES_OUT.CORE,r4027:u,18,19,74
L2_M_LINES_OUT.CORE.PREFETCH,r5027:u,56,42,70
L2_IFETCH.CORE.ALL,r4f28:u,2125,2113,2120
L2_LD.CORE.ALL,r4f29:u,1842,1844,1859
L2_LD.CORE.PREFETCH.ALL,r5f29:u,3932,3914,3979
L2_ST.CORE.ALL,r4f2a:u,243,250,255
L2_LOCK.CORE.ALL,r4f2b:u,0,0,0
L2_RQSTS.CORE.ALL,r4f2e:u,4210,4254,4250
L2_RQSTS.CORE.PREFETCH.ALL,r5f2e:u,3932,3913,3956
L2_RQSTS.SELF.DEMAND.I_STATE,r412e:u,64,130,31
L2_RQSTS.SELF.DEMAND.MESI,r4f2e:u,4208,4267,4244
L2_REJECT_BUSQ.CORE.ALL,r4f30:u,60,161,138
L2_REJECT_BUSQ.CORE.PREFETCH.ALL,r5f30:u,85,217,168
L2_NO_REQ.CORE,r4032:u,741127,1470439,1469583
EIST_TRANS,r003a:u,0,0,0
THERMAL_TRIP,rc03b:u,0,0,0
CPU_CLK_UNHALTED.CORE_P,cycles:u,789638,1518735,1507817
CPU_CLK_UNHALTED.BUS,r013c:u,263202,502507,506601
CPU_CLK_UNHALTED.NO_OTHER,r023c:u,243648,476594,387694
L1D_CACHE_LD.ALL,r0f40:u,619262,1135552,1141658
L1D_CACHE_ST.ALL,r0f41:u,273991,273991,273991
L1D_CACHE_LOCK.ALL,r0f42:u,0,0,0
L1D_CACHE_LOCK_DURATION,r1042:u,0,0,0
L1D_ALL_REF,r0143:u,893250,1416489,1417396
L1D_ALL_CACHE_REF,r0243:u,893250,1416489,1417396
L1D_REPL,r0f45:u,2082,2085,2081
L1D_M_REPL,r0046:u,259,268,268
L1D_M_EVICT,r0047:u,691,692,708
L1D_PEND_MISS,r0048:u,17054,18503,14451
L1D_SPLIT.LOADS,r0149:u,2,3,3
L1D_SPLIT.STORES,r0249:u,0,0,0
SSE_PRE_MISS.NTA,r004b:u,0,0,0
SSE_PRE_MISS.L1,r014b:u,0,0,0
SSE_PRE_MISS.L2,r024b:u,0,0,0
LOAD_HIT_PRE,r004c:u,0,0,0
L1D_PREFETCH.REQUESTS,r104e:u,700,694,697
L1I_READS,r0080:u,677667,1426860,1423937
L1I_MISSES,r0081:u,957,964,993
ITLB.SMALL_MISS,r0282:u,79,79,81
ITLB.LARGE_MISS,r1082:u,0,0,0
ITLB.FLUSH,r4082:u,0,0,0
ITLB.MISSES,r1282:u,79,79,79
INST_QUEUE.FULL,r0283:u,288009,1008662,1014078
CYCLES_L1I_MEM_STALLED,r0086:u,110713,109681,112936
ILD_STALL,r0087:u,10,10,9
BR_INST_EXEC,r0088:u,84490,84497,84507
BR_MISSP_EXEC,r0089:u,1394,1411,1414
BR_BAC_MISSP_EXEC,r008a:u,979,986,983
BR_CND_EXEC,r008b:u,82346,82377,82352
BR_CND_MISSP_EXEC,r008c:u,1295,1309,1307
BR_IND_EXEC,r008d:u,220,220,219
BR_IND_MISSP_EXEC,r008e:u,50,49,51
BR_RET_EXEC,r008f:u,724,722,721
BR_RET_MISSP_EXEC,r0090:u,49,49,47
BR_RET_BAC_MISSP_EXEC,r0091:u,170,169,168
BR_CALL_EXEC,r0092:u,803,803,800
BR_CALL_MISSP_EXEC,r0093:u,23,23,23
BR_IND_CALL_EXEC,r0094:u,31,31,31
BR_TKN_BUBBLE_1,r0097:u,1409,1442,1390
BR_TKN_BUBBLE_2,r0098:u,2151,2131,2196
RS_UOPS_DISPATCHED,r00a0:u,1631893,1631752,1632549
RS_UOPS_DISPATCHED.PORT0,r01a1:u,166811,123458,111059
RS_UOPS_DISPATCHED.PORT1,r02a1:u,166961,119259,118240
RS_UOPS_DISPATCHED.PORT2,r04a1:u,557620,557659,557602
RS_UOPS_DISPATCHED.PORT3,r08a1:u,276827,276830,276856
RS_UOPS_DISPATCHED.PORT4,r10a1:u,276694,276702,276674
RS_UOPS_DISPATCHED.PORT5,r20a1:u,186698,280501,295518
MACRO_INSTS.DECODED,r01aa:u,1122161,1121488,1122715
MACRO_INSTS.CISC_DECODED,r08aa:u,262,261,269
ESP.SYNCH,r01ab:u,1175,1172,1173
ESP.ADDITIONS,r02ab:u,7319,7277,7297
SIMD_UOPS_EXEC,r00b0:u,40,40,40
SIMD_SAT_UOP_EXEC,r00b1:u,0,0,0
SIMD_UOP_TYPE_EXEC.MUL,r01b3:u,0,0,0
SIMD_UOP_TYPE_EXEC.SHIFT,r02b3:u,0,0,0
SIMD_UOP_TYPE_EXEC.PACK,r04b3:u,0,0,0
SIMD_UOP_TYPE_EXEC.UNPACK,r08b3:u,0,0,0
SIMD_UOP_TYPE_EXEC.LOGICAL,r10b3:u,32,34,35
SIMD_UOP_TYPE_EXEC.ARITHMETIC,r20b3:u,0,0,0
INST_RETIRED.ANY_P,r00c0:u,1073022,1073023,1073022
INST_RETIRED.LOADS,r01c0:u,547210,547211,547210
INST_RETIRED.STORES,r02c0:u,271560,271560,271560
INST_RETIRED.OTHER,r04c0:u,319998,319998,319998
X87_OPS_RETIRED.FXCH,r01c1:u,0,0,0
X87_OPS_RETIRED.ANY,rfec1:u,180,180,180
UOPS_RETIRED.LD_IND_BR,r01c2:u,138307,138307,138307
UOPS_RETIRED.STD_STA,r02c2:u,273791,273791,273791
UOPS_RETIRED.MACRO_FUSION,r04c2:u,0,0,0
UOPS_RETIRED.FUSED,r07c2:u,412098,412098,412098
UOPS_RETIRED.NON_FUSED,r08c2:u,779032,778968,779293
UOPS_RETIRED.ANY,r0fc2:u,1191130,1191066,1191391
MACHINE_NUKES.SMC,r01c3:u,0,0,0
MACHINE_NUKES.MEM_ORDER,r04c3:u,7,7,7
BR_INST_RETIRED.ANY,r00c4:u,83542,83543,83542
BR_INST_RETIRED.PRED_NOT_TAKEN,r01c4:u,9293,9283,9293
BR_INST_RETIRED.MISPRED_NOT_TAKEN,r02c4:u,625,625,620
BR_INST_RETIRED.PRED_TAKEN,r04c4:u,72992,72990,72994
BR_INST_RETIRED.MISPRED_TAKEN,r08c4:u,634,635,629
BR_INST_RETIRED.TAKEN,r0cc4:u,73626,73626,73626
BR_INST_RETIRED.MISPRED,r00c5:u,1257,1242,1253
CYCLES_INT_MASKED,r01c6:u,7257,7261,7306
CYCLES_INT_PENDING_AND_MASKED,r02c6:u,0,0,0
SIMD_INST_RETIRED.PACKED_SINGLE,r01c7:u,0,0,0
SIMD_INST_RETIRED.SCALAR_SINGLE,r02c7:u,0,0,0
SIMD_INST_RETIRED.PACKED_DOUBLE,r04c7:u,0,0,0
SIMD_INST_RETIRED.SCALAR_DOUBLE,r08c7:u,7,7,7
SIMD_INST_RETIRED.VECTOR,r10c7:u,31,31,31
SIMD_INST_RETIRED.ANY,r1fc7:u,31,31,31
HW_INT_RCV,r00c8:u,0,1,1
ITLB_MISS_RETIRED,r00c9:u,118,118,118
SIMD_COMP_INST_RETIRED.PACKED_SINGLE,r01ca:u,0,0,0
SIMD_COMP_INST_RETIRED.SCALAR_SINGLE,r02ca:u,0,0,0
SIMD_COMP_INST_RETIRED.PACKED_DOUBLE,r04ca:u,0,0,0
SIMD_COMP_INST_RETIRED.SCALAR_DOUBLE,r08ca:u,0,0,0
MEM_LOAD_RETIRED.L1D_MISS,r01cb:u,3342,3408,3319
MEM_LOAD_RETIRED.L1D_LINE_MISS,r02cb:u,821,830,837
MEM_LOAD_RETIRED.L2_MISS,r04cb:u,61,98,117
MEM_LOAD_RETIRED.L2_LINE_MISS,r08cb:u,24,11,40
MEM_LOAD_RETIRED.DTLB_MISS,r10cb:u,119,119,120
FP_MMX_TRANS_TO_MMX,r01cc:u,0,0,0
FP_MMX_TRANS_TO_FP,r02cc:u,0,0,0
SIMD_ASSIST,r00cd:u,0,0,0
SIMD_INSTR_RETIRED,r00ce:u,0,0,0
SIMD_SAT_INSTR_RETIRED,r00cf:u,0,0,0
RAT_STALLS.ROB_READ_PORT,r01d2:u,8141,8470,8013
RAT_STALLS.PARTIAL_CYCLES,r02d2:u,1142,1149,1145
RAT_STALLS.FLAGS,r04d2:u,0,0,0
RAT_STALLS.FPSW,r08d2:u,0,0,0
RAT_STALLS.ANY,r0fd2:u,9238,9103,9015
SEG_RENAME_STALLS.ES,r01d4:u,0,0,0
SEG_RENAME_STALLS.DS,r02d4:u,0,0,0
SEG_RENAME_STALLS.FS,r04d4:u,0,0,0
SEG_RENAME_STALLS.GS,r08d4:u,0,0,0
SEG_RENAME_STALLS.ANY,r0fd4:u,0,0,0
SEG_REG_RENAMES.ES,r01d5:u,0,0,0
SEG_REG_RENAMES.DS,r02d5:u,0,0,0
SEG_REG_RENAMES.FS,r04d5:u,0,0,0
SEG_REG_RENAMES.GS,r08d5:u,0,0,0
SEG_REG_RENAMES.ANY,r0fd5:u,0,0,0
RESOURCE_STALLS.ROB_FULL,r01dc:u,1349,618,1740
RESOURCE_STALLS.RS_FULL,r02dc:u,332598,327169,288752
RESOURCE_STALLS.LD_ST,r04dc:u,24169,772794,772805
RESOURCE_STALLS.FPCW,r08dc:u,0,0,0
RESOURCE_STALLS.BR_MISS_CLEAR,r10dc:u,3661,5654,4935
RESOURCE_STALLS.ANY,r1fdc:u,349372,1100135,1081604
BR_INST_DECODED,r00e0:u,94115,93887,94161
BOGUS_BR,r00e4:u,1,3,2
BACLEARS,r00e6:u,1332,1324,1367
PREF_RQSTS_UP,r00f0:u,5311,49314,7609
PREF_RQSTS_DN,r00f8:u,284,443,1690
