# Day 6 - Binary to Gray Converter

## ðŸ“˜ Description
Implements a **Binary to Gray code** converter using Verilog logic operations.

## ðŸ”§ Tools & Language
- Verilog HDL
- Simulated using ModelSim

## ðŸ§® Logic
G[n-1] = B[n-1]
G[i] = B[i+1] ^ B[i] (for i from n-2 to 0)


## ðŸ’¬ Notes
Gray code ensures only one bit changes at a time, reducing the chance of errors.

