<interfaceDefinition version='1.1' language='vhdl' kind='component' name='ptdelay'>
  <useClause path='ieee.std_logic_1164.all' />
    <macroList>

      <macro name='width' type='integer' initializer='32' />
      <macro name='latency' type='integer' initializer='10' />

    </macroList>
    <portList>

      <port name='clk' direction='in' type='std_logic' />
      <port name='d' direction='in' type='std_logic_vector (width - 1 downto 0)' />
      <port name='q' direction='out' type='std_logic_vector (width - 1 downto 0)' />

    </portList>
</interfaceDefinition>
