# A-MIPS-processor-that-is-compiler-friendly
The MIPS processor features a pipelined structure, supports serial communication, and can utilize the SRAM resources on  the FPGA development board. It implements 56 instructions, supports delay slots, and can run successfully on an FPGA  development board with a clock frequency of 80MHz.
<img width="300" alt="image" src="https://github.com/IteratorandIterator/A-MIPS-processor-that-is-compiler-friendly/assets/98395922/219b2c1c-24e2-4d12-adc5-535354d260d1">
<img width="257" alt="image" src="https://github.com/IteratorandIterator/A-MIPS-processor-that-is-compiler-friendly/assets/98395922/04cf06e4-864e-48ab-8890-d9bd229b02bb">

TEST RESULTS:
<img width="257" alt="image" src="https://github.com/IteratorandIterator/A-MIPS-processor-that-is-compiler-friendly/assets/98395922/96219e66-08f7-446c-8b58-c43eb90e683e">
<img width="281" alt="image" src="https://github.com/IteratorandIterator/A-MIPS-processor-that-is-compiler-friendly/assets/98395922/2a508881-ccde-4165-b1c1-0d9db9b9b1bf">
