#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 18 09:47:52 2019
# Process ID: 14300
# Current directory: D:/VerilogCode/Project_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1952 D:\VerilogCode\Project_Final\Project_Final.xpr
# Log file: D:/VerilogCode/Project_Final/vivado.log
# Journal file: D:/VerilogCode/Project_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerilogCode/Project_Final/Project_Final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VerilogCode/vivado-library-2016.4-1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VerilogCode/ov2s'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2019.1/vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 768.004 ; gain = 194.074
update_compile_order -fileset sources_1
launch_sdk -workspace D:/VerilogCode/Project_Final/Project_Final.sdk -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/VerilogCode/Project_Final/Project_Final.sdk -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ov2s:OV_Sensor_ML:1.0 - OV_Sensor_ML_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /rgb2dvi_0/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /OV_Sensor_ML_0/CLK_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV_Sensor_ML_0/vid_clk_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
Successfully read diagram <design_1> from BD file <D:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1137.199 ; gain = 9.527
