
26_Interactingwithderivers_uartrxInterrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005344  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  080054e4  080054e4  000154e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055a8  080055a8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080055a8  080055a8  000155a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055b0  080055b0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055b0  080055b0  000155b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080055b4  080055b4  000155b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080055b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b0c  20000074  0800562c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004b80  0800562c  00024b80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018639  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002f2f  00000000  00000000  000386dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012c8  00000000  00000000  0003b610  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001180  00000000  00000000  0003c8d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003bb3  00000000  00000000  0003da58  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ecb9  00000000  00000000  0004160b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00095b49  00000000  00000000  000502c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e5e0d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050c4  00000000  00000000  000e5e88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080054cc 	.word	0x080054cc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080054cc 	.word	0x080054cc

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b972 	b.w	80004dc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	4688      	mov	r8, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14b      	bne.n	80002b6 <__udivmoddi4+0xa6>
 800021e:	428a      	cmp	r2, r1
 8000220:	4615      	mov	r5, r2
 8000222:	d967      	bls.n	80002f4 <__udivmoddi4+0xe4>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0720 	rsb	r7, r2, #32
 800022e:	fa01 f302 	lsl.w	r3, r1, r2
 8000232:	fa20 f707 	lsr.w	r7, r0, r7
 8000236:	4095      	lsls	r5, r2
 8000238:	ea47 0803 	orr.w	r8, r7, r3
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbb8 f7fe 	udiv	r7, r8, lr
 8000248:	fa1f fc85 	uxth.w	ip, r5
 800024c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000250:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000254:	fb07 f10c 	mul.w	r1, r7, ip
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18eb      	adds	r3, r5, r3
 800025e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000262:	f080 811b 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8118 	bls.w	800049c <__udivmoddi4+0x28c>
 800026c:	3f02      	subs	r7, #2
 800026e:	442b      	add	r3, r5
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0fe 	udiv	r0, r3, lr
 8000278:	fb0e 3310 	mls	r3, lr, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fc0c 	mul.w	ip, r0, ip
 8000284:	45a4      	cmp	ip, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	192c      	adds	r4, r5, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295
 800028e:	f080 8107 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000292:	45a4      	cmp	ip, r4
 8000294:	f240 8104 	bls.w	80004a0 <__udivmoddi4+0x290>
 8000298:	3802      	subs	r0, #2
 800029a:	442c      	add	r4, r5
 800029c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a0:	eba4 040c 	sub.w	r4, r4, ip
 80002a4:	2700      	movs	r7, #0
 80002a6:	b11e      	cbz	r6, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c6 4300 	strd	r4, r3, [r6]
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0xbe>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80eb 	beq.w	8000496 <__udivmoddi4+0x286>
 80002c0:	2700      	movs	r7, #0
 80002c2:	e9c6 0100 	strd	r0, r1, [r6]
 80002c6:	4638      	mov	r0, r7
 80002c8:	4639      	mov	r1, r7
 80002ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ce:	fab3 f783 	clz	r7, r3
 80002d2:	2f00      	cmp	r7, #0
 80002d4:	d147      	bne.n	8000366 <__udivmoddi4+0x156>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xd0>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fa 	bhi.w	80004d4 <__udivmoddi4+0x2c4>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb61 0303 	sbc.w	r3, r1, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	4698      	mov	r8, r3
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d0e0      	beq.n	80002b0 <__udivmoddi4+0xa0>
 80002ee:	e9c6 4800 	strd	r4, r8, [r6]
 80002f2:	e7dd      	b.n	80002b0 <__udivmoddi4+0xa0>
 80002f4:	b902      	cbnz	r2, 80002f8 <__udivmoddi4+0xe8>
 80002f6:	deff      	udf	#255	; 0xff
 80002f8:	fab2 f282 	clz	r2, r2
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f040 808f 	bne.w	8000420 <__udivmoddi4+0x210>
 8000302:	1b49      	subs	r1, r1, r5
 8000304:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000308:	fa1f f885 	uxth.w	r8, r5
 800030c:	2701      	movs	r7, #1
 800030e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fb0e 111c 	mls	r1, lr, ip, r1
 8000318:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800031c:	fb08 f10c 	mul.w	r1, r8, ip
 8000320:	4299      	cmp	r1, r3
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x124>
 8000324:	18eb      	adds	r3, r5, r3
 8000326:	f10c 30ff 	add.w	r0, ip, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4299      	cmp	r1, r3
 800032e:	f200 80cd 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 8000332:	4684      	mov	ip, r0
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb1 f0fe 	udiv	r0, r1, lr
 800033c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000344:	fb08 f800 	mul.w	r8, r8, r0
 8000348:	45a0      	cmp	r8, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x14c>
 800034c:	192c      	adds	r4, r5, r4
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x14a>
 8000354:	45a0      	cmp	r8, r4
 8000356:	f200 80b6 	bhi.w	80004c6 <__udivmoddi4+0x2b6>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 0408 	sub.w	r4, r4, r8
 8000360:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000364:	e79f      	b.n	80002a6 <__udivmoddi4+0x96>
 8000366:	f1c7 0c20 	rsb	ip, r7, #32
 800036a:	40bb      	lsls	r3, r7
 800036c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000370:	ea4e 0e03 	orr.w	lr, lr, r3
 8000374:	fa01 f407 	lsl.w	r4, r1, r7
 8000378:	fa20 f50c 	lsr.w	r5, r0, ip
 800037c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000380:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000384:	4325      	orrs	r5, r4
 8000386:	fbb3 f9f8 	udiv	r9, r3, r8
 800038a:	0c2c      	lsrs	r4, r5, #16
 800038c:	fb08 3319 	mls	r3, r8, r9, r3
 8000390:	fa1f fa8e 	uxth.w	sl, lr
 8000394:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000398:	fb09 f40a 	mul.w	r4, r9, sl
 800039c:	429c      	cmp	r4, r3
 800039e:	fa02 f207 	lsl.w	r2, r2, r7
 80003a2:	fa00 f107 	lsl.w	r1, r0, r7
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1e 0303 	adds.w	r3, lr, r3
 80003ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80003b0:	f080 8087 	bcs.w	80004c2 <__udivmoddi4+0x2b2>
 80003b4:	429c      	cmp	r4, r3
 80003b6:	f240 8084 	bls.w	80004c2 <__udivmoddi4+0x2b2>
 80003ba:	f1a9 0902 	sub.w	r9, r9, #2
 80003be:	4473      	add	r3, lr
 80003c0:	1b1b      	subs	r3, r3, r4
 80003c2:	b2ad      	uxth	r5, r5
 80003c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c8:	fb08 3310 	mls	r3, r8, r0, r3
 80003cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003d4:	45a2      	cmp	sl, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1e 0404 	adds.w	r4, lr, r4
 80003dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e0:	d26b      	bcs.n	80004ba <__udivmoddi4+0x2aa>
 80003e2:	45a2      	cmp	sl, r4
 80003e4:	d969      	bls.n	80004ba <__udivmoddi4+0x2aa>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4474      	add	r4, lr
 80003ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003ee:	fba0 8902 	umull	r8, r9, r0, r2
 80003f2:	eba4 040a 	sub.w	r4, r4, sl
 80003f6:	454c      	cmp	r4, r9
 80003f8:	46c2      	mov	sl, r8
 80003fa:	464b      	mov	r3, r9
 80003fc:	d354      	bcc.n	80004a8 <__udivmoddi4+0x298>
 80003fe:	d051      	beq.n	80004a4 <__udivmoddi4+0x294>
 8000400:	2e00      	cmp	r6, #0
 8000402:	d069      	beq.n	80004d8 <__udivmoddi4+0x2c8>
 8000404:	ebb1 050a 	subs.w	r5, r1, sl
 8000408:	eb64 0403 	sbc.w	r4, r4, r3
 800040c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000410:	40fd      	lsrs	r5, r7
 8000412:	40fc      	lsrs	r4, r7
 8000414:	ea4c 0505 	orr.w	r5, ip, r5
 8000418:	e9c6 5400 	strd	r5, r4, [r6]
 800041c:	2700      	movs	r7, #0
 800041e:	e747      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f703 	lsr.w	r7, r0, r3
 8000428:	4095      	lsls	r5, r2
 800042a:	fa01 f002 	lsl.w	r0, r1, r2
 800042e:	fa21 f303 	lsr.w	r3, r1, r3
 8000432:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000436:	4338      	orrs	r0, r7
 8000438:	0c01      	lsrs	r1, r0, #16
 800043a:	fbb3 f7fe 	udiv	r7, r3, lr
 800043e:	fa1f f885 	uxth.w	r8, r5
 8000442:	fb0e 3317 	mls	r3, lr, r7, r3
 8000446:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044a:	fb07 f308 	mul.w	r3, r7, r8
 800044e:	428b      	cmp	r3, r1
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x256>
 8000456:	1869      	adds	r1, r5, r1
 8000458:	f107 3cff 	add.w	ip, r7, #4294967295
 800045c:	d22f      	bcs.n	80004be <__udivmoddi4+0x2ae>
 800045e:	428b      	cmp	r3, r1
 8000460:	d92d      	bls.n	80004be <__udivmoddi4+0x2ae>
 8000462:	3f02      	subs	r7, #2
 8000464:	4429      	add	r1, r5
 8000466:	1acb      	subs	r3, r1, r3
 8000468:	b281      	uxth	r1, r0
 800046a:	fbb3 f0fe 	udiv	r0, r3, lr
 800046e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb00 f308 	mul.w	r3, r0, r8
 800047a:	428b      	cmp	r3, r1
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x27e>
 800047e:	1869      	adds	r1, r5, r1
 8000480:	f100 3cff 	add.w	ip, r0, #4294967295
 8000484:	d217      	bcs.n	80004b6 <__udivmoddi4+0x2a6>
 8000486:	428b      	cmp	r3, r1
 8000488:	d915      	bls.n	80004b6 <__udivmoddi4+0x2a6>
 800048a:	3802      	subs	r0, #2
 800048c:	4429      	add	r1, r5
 800048e:	1ac9      	subs	r1, r1, r3
 8000490:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000494:	e73b      	b.n	800030e <__udivmoddi4+0xfe>
 8000496:	4637      	mov	r7, r6
 8000498:	4630      	mov	r0, r6
 800049a:	e709      	b.n	80002b0 <__udivmoddi4+0xa0>
 800049c:	4607      	mov	r7, r0
 800049e:	e6e7      	b.n	8000270 <__udivmoddi4+0x60>
 80004a0:	4618      	mov	r0, r3
 80004a2:	e6fb      	b.n	800029c <__udivmoddi4+0x8c>
 80004a4:	4541      	cmp	r1, r8
 80004a6:	d2ab      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004ac:	eb69 020e 	sbc.w	r2, r9, lr
 80004b0:	3801      	subs	r0, #1
 80004b2:	4613      	mov	r3, r2
 80004b4:	e7a4      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b6:	4660      	mov	r0, ip
 80004b8:	e7e9      	b.n	800048e <__udivmoddi4+0x27e>
 80004ba:	4618      	mov	r0, r3
 80004bc:	e795      	b.n	80003ea <__udivmoddi4+0x1da>
 80004be:	4667      	mov	r7, ip
 80004c0:	e7d1      	b.n	8000466 <__udivmoddi4+0x256>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e77c      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c6:	3802      	subs	r0, #2
 80004c8:	442c      	add	r4, r5
 80004ca:	e747      	b.n	800035c <__udivmoddi4+0x14c>
 80004cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d0:	442b      	add	r3, r5
 80004d2:	e72f      	b.n	8000334 <__udivmoddi4+0x124>
 80004d4:	4638      	mov	r0, r7
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xda>
 80004d8:	4637      	mov	r7, r6
 80004da:	e6e9      	b.n	80002b0 <__udivmoddi4+0xa0>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004e0:	b480      	push	{r7}
 80004e2:	b083      	sub	sp, #12
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	4603      	mov	r3, r0
 80004e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	db0b      	blt.n	800050a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004f2:	79fb      	ldrb	r3, [r7, #7]
 80004f4:	f003 021f 	and.w	r2, r3, #31
 80004f8:	4907      	ldr	r1, [pc, #28]	; (8000518 <__NVIC_EnableIRQ+0x38>)
 80004fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004fe:	095b      	lsrs	r3, r3, #5
 8000500:	2001      	movs	r0, #1
 8000502:	fa00 f202 	lsl.w	r2, r0, r2
 8000506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800050a:	bf00      	nop
 800050c:	370c      	adds	r7, #12
 800050e:	46bd      	mov	sp, r7
 8000510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop
 8000518:	e000e100 	.word	0xe000e100

0800051c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800051c:	b480      	push	{r7}
 800051e:	b083      	sub	sp, #12
 8000520:	af00      	add	r7, sp, #0
 8000522:	4603      	mov	r3, r0
 8000524:	6039      	str	r1, [r7, #0]
 8000526:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800052c:	2b00      	cmp	r3, #0
 800052e:	db0a      	blt.n	8000546 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	b2da      	uxtb	r2, r3
 8000534:	490c      	ldr	r1, [pc, #48]	; (8000568 <__NVIC_SetPriority+0x4c>)
 8000536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800053a:	0112      	lsls	r2, r2, #4
 800053c:	b2d2      	uxtb	r2, r2
 800053e:	440b      	add	r3, r1
 8000540:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000544:	e00a      	b.n	800055c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	b2da      	uxtb	r2, r3
 800054a:	4908      	ldr	r1, [pc, #32]	; (800056c <__NVIC_SetPriority+0x50>)
 800054c:	79fb      	ldrb	r3, [r7, #7]
 800054e:	f003 030f 	and.w	r3, r3, #15
 8000552:	3b04      	subs	r3, #4
 8000554:	0112      	lsls	r2, r2, #4
 8000556:	b2d2      	uxtb	r2, r2
 8000558:	440b      	add	r3, r1
 800055a:	761a      	strb	r2, [r3, #24]
}
 800055c:	bf00      	nop
 800055e:	370c      	adds	r7, #12
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr
 8000568:	e000e100 	.word	0xe000e100
 800056c:	e000ed00 	.word	0xe000ed00

08000570 <main>:
static SemaphoreHandle_t rxDone=NULL;


BaseType_t status1,status2;
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af02      	add	r7, sp, #8
  HAL_Init();
 8000576:	f000 fadf 	bl	8000b38 <HAL_Init>
  SystemClock_Config();
 800057a:	f000 f8f5 	bl	8000768 <SystemClock_Config>
  MX_GPIO_Init();
 800057e:	f000 f953 	bl	8000828 <MX_GPIO_Init>
  rxDone=xSemaphoreCreateBinary();
 8000582:	2203      	movs	r2, #3
 8000584:	2100      	movs	r1, #0
 8000586:	2001      	movs	r0, #1
 8000588:	f002 f995 	bl	80028b6 <xQueueGenericCreate>
 800058c:	4602      	mov	r2, r0
 800058e:	4b0c      	ldr	r3, [pc, #48]	; (80005c0 <main+0x50>)
 8000590:	601a      	str	r2, [r3, #0]


  xTaskCreate(HandlerTask, "UART print task", STACK_SIZE, NULL, tskIDLE_PRIORITY+3, NULL);
 8000592:	2380      	movs	r3, #128	; 0x80
 8000594:	b29a      	uxth	r2, r3
 8000596:	2300      	movs	r3, #0
 8000598:	9301      	str	r3, [sp, #4]
 800059a:	2303      	movs	r3, #3
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	2300      	movs	r3, #0
 80005a0:	4908      	ldr	r1, [pc, #32]	; (80005c4 <main+0x54>)
 80005a2:	4809      	ldr	r0, [pc, #36]	; (80005c8 <main+0x58>)
 80005a4:	f002 ffc4 	bl	8003530 <xTaskCreate>

  uart2_BytesReceived=xQueueCreate(10,sizeof(char));
 80005a8:	2200      	movs	r2, #0
 80005aa:	2101      	movs	r1, #1
 80005ac:	200a      	movs	r0, #10
 80005ae:	f002 f982 	bl	80028b6 <xQueueGenericCreate>
 80005b2:	4602      	mov	r2, r0
 80005b4:	4b05      	ldr	r3, [pc, #20]	; (80005cc <main+0x5c>)
 80005b6:	601a      	str	r2, [r3, #0]
  vTaskStartScheduler();
 80005b8:	f003 f916 	bl	80037e8 <vTaskStartScheduler>

  while (1)
 80005bc:	e7fe      	b.n	80005bc <main+0x4c>
 80005be:	bf00      	nop
 80005c0:	200000a4 	.word	0x200000a4
 80005c4:	080054e4 	.word	0x080054e4
 80005c8:	08000641 	.word	0x08000641
 80005cc:	200000a0 	.word	0x200000a0

080005d0 <start_rx_interrupt>:
}



uint32_t start_rx_interrupt(uint8_t * Buffer, uint_fast16_t len)
	{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	6039      	str	r1, [r7, #0]

	if(!rxInProgress&& (NULL!=Buffer)){
 80005da:	4b14      	ldr	r3, [pc, #80]	; (800062c <start_rx_interrupt+0x5c>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d11e      	bne.n	8000620 <start_rx_interrupt+0x50>
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d01b      	beq.n	8000620 <start_rx_interrupt+0x50>
	rxInProgress=1;
 80005e8:	4b10      	ldr	r3, [pc, #64]	; (800062c <start_rx_interrupt+0x5c>)
 80005ea:	2201      	movs	r2, #1
 80005ec:	601a      	str	r2, [r3, #0]
	rxLen=len;
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	b29a      	uxth	r2, r3
 80005f2:	4b0f      	ldr	r3, [pc, #60]	; (8000630 <start_rx_interrupt+0x60>)
 80005f4:	801a      	strh	r2, [r3, #0]
	rxBuff=Buffer;
 80005f6:	4a0f      	ldr	r2, [pc, #60]	; (8000634 <start_rx_interrupt+0x64>)
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	6013      	str	r3, [r2, #0]
	rxItr=0;
 80005fc:	4b0e      	ldr	r3, [pc, #56]	; (8000638 <start_rx_interrupt+0x68>)
 80005fe:	2200      	movs	r2, #0
 8000600:	801a      	strh	r2, [r3, #0]
	USART2->CR1|=USART_CR1_RXNEIE;
 8000602:	4b0e      	ldr	r3, [pc, #56]	; (800063c <start_rx_interrupt+0x6c>)
 8000604:	68db      	ldr	r3, [r3, #12]
 8000606:	4a0d      	ldr	r2, [pc, #52]	; (800063c <start_rx_interrupt+0x6c>)
 8000608:	f043 0320 	orr.w	r3, r3, #32
 800060c:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriority(USART2_IRQn,6);
 800060e:	2106      	movs	r1, #6
 8000610:	2026      	movs	r0, #38	; 0x26
 8000612:	f7ff ff83 	bl	800051c <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 8000616:	2026      	movs	r0, #38	; 0x26
 8000618:	f7ff ff62 	bl	80004e0 <__NVIC_EnableIRQ>
	return 0;
 800061c:	2300      	movs	r3, #0
 800061e:	e001      	b.n	8000624 <start_rx_interrupt+0x54>
	}
return -1;
 8000620:	f04f 33ff 	mov.w	r3, #4294967295
	}
 8000624:	4618      	mov	r0, r3
 8000626:	3708      	adds	r7, #8
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	20000090 	.word	0x20000090
 8000630:	20000094 	.word	0x20000094
 8000634:	20000098 	.word	0x20000098
 8000638:	2000009c 	.word	0x2000009c
 800063c:	40004400 	.word	0x40004400

08000640 <HandlerTask>:

uint8_t rxData[EXPECTED_LENGTH];
char rxCode[50]={0};
void HandlerTask(void *pvParameters)
	{
 8000640:	b590      	push	{r4, r7, lr}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]


	for (int i=0;i<sizeof(rxData);i++)
 8000648:	2300      	movs	r3, #0
 800064a:	60fb      	str	r3, [r7, #12]
 800064c:	e007      	b.n	800065e <HandlerTask+0x1e>
		{
		rxData[i]=0;
 800064e:	4a1a      	ldr	r2, [pc, #104]	; (80006b8 <HandlerTask+0x78>)
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	4413      	add	r3, r2
 8000654:	2200      	movs	r2, #0
 8000656:	701a      	strb	r2, [r3, #0]
	for (int i=0;i<sizeof(rxData);i++)
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	3301      	adds	r3, #1
 800065c:	60fb      	str	r3, [r7, #12]
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	2b04      	cmp	r3, #4
 8000662:	d9f4      	bls.n	800064e <HandlerTask+0xe>
		}

	const TickType_t timeout = pdMS_TO_TICKS(8000);
 8000664:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8000668:	60bb      	str	r3, [r7, #8]

	USART2_UART_RX_Init();
 800066a:	f000 fa17 	bl	8000a9c <USART2_UART_RX_Init>


	while(1)
		{
		start_rx_interrupt(rxData,EXPECTED_LENGTH);
 800066e:	2105      	movs	r1, #5
 8000670:	4811      	ldr	r0, [pc, #68]	; (80006b8 <HandlerTask+0x78>)
 8000672:	f7ff ffad 	bl	80005d0 <start_rx_interrupt>
		if(xSemaphoreTake(rxDone,timeout)==pdPASS)
 8000676:	4b11      	ldr	r3, [pc, #68]	; (80006bc <HandlerTask+0x7c>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	68b9      	ldr	r1, [r7, #8]
 800067c:	4618      	mov	r0, r3
 800067e:	f002 fc71 	bl	8002f64 <xQueueSemaphoreTake>
 8000682:	4603      	mov	r3, r0
 8000684:	2b01      	cmp	r3, #1
 8000686:	d110      	bne.n	80006aa <HandlerTask+0x6a>
			{
				if(EXPECTED_LENGTH==rxItr)
 8000688:	4b0d      	ldr	r3, [pc, #52]	; (80006c0 <HandlerTask+0x80>)
 800068a:	881b      	ldrh	r3, [r3, #0]
 800068c:	2b05      	cmp	r3, #5
 800068e:	d105      	bne.n	800069c <HandlerTask+0x5c>
					{
					sprintf(rxCode,"received");
 8000690:	4b0c      	ldr	r3, [pc, #48]	; (80006c4 <HandlerTask+0x84>)
 8000692:	4a0d      	ldr	r2, [pc, #52]	; (80006c8 <HandlerTask+0x88>)
 8000694:	ca07      	ldmia	r2, {r0, r1, r2}
 8000696:	c303      	stmia	r3!, {r0, r1}
 8000698:	701a      	strb	r2, [r3, #0]
 800069a:	e7e8      	b.n	800066e <HandlerTask+0x2e>
					}
				else
					{
					sprintf(rxCode,"Length mismatch");
 800069c:	4a09      	ldr	r2, [pc, #36]	; (80006c4 <HandlerTask+0x84>)
 800069e:	4b0b      	ldr	r3, [pc, #44]	; (80006cc <HandlerTask+0x8c>)
 80006a0:	4614      	mov	r4, r2
 80006a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80006a8:	e7e1      	b.n	800066e <HandlerTask+0x2e>
					}
			}
		else {
	sprintf(rxCode,"Timeout" );
 80006aa:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <HandlerTask+0x84>)
 80006ac:	4a08      	ldr	r2, [pc, #32]	; (80006d0 <HandlerTask+0x90>)
 80006ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006b2:	e883 0003 	stmia.w	r3, {r0, r1}
		start_rx_interrupt(rxData,EXPECTED_LENGTH);
 80006b6:	e7da      	b.n	800066e <HandlerTask+0x2e>
 80006b8:	20004aa4 	.word	0x20004aa4
 80006bc:	200000a4 	.word	0x200000a4
 80006c0:	2000009c 	.word	0x2000009c
 80006c4:	200000a8 	.word	0x200000a8
 80006c8:	080054f4 	.word	0x080054f4
 80006cc:	08005500 	.word	0x08005500
 80006d0:	08005510 	.word	0x08005510

080006d4 <USART2_IRQHandler>:


		}
	}
void USART2_IRQHandler(void)
	{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken=pdFALSE;
 80006da:	2300      	movs	r3, #0
 80006dc:	603b      	str	r3, [r7, #0]
		if(USART2->SR & USART_SR_RXNE)
 80006de:	4b1b      	ldr	r3, [pc, #108]	; (800074c <USART2_IRQHandler+0x78>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	f003 0320 	and.w	r3, r3, #32
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d021      	beq.n	800072e <USART2_IRQHandler+0x5a>
			{
			uint8_t tempVal=(uint8_t)USART2->DR;
 80006ea:	4b18      	ldr	r3, [pc, #96]	; (800074c <USART2_IRQHandler+0x78>)
 80006ec:	685b      	ldr	r3, [r3, #4]
 80006ee:	71fb      	strb	r3, [r7, #7]
			if(rxInProgress)
 80006f0:	4b17      	ldr	r3, [pc, #92]	; (8000750 <USART2_IRQHandler+0x7c>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d01a      	beq.n	800072e <USART2_IRQHandler+0x5a>
				{
					rxBuff[rxItr++]=tempVal;
 80006f8:	4b16      	ldr	r3, [pc, #88]	; (8000754 <USART2_IRQHandler+0x80>)
 80006fa:	681a      	ldr	r2, [r3, #0]
 80006fc:	4b16      	ldr	r3, [pc, #88]	; (8000758 <USART2_IRQHandler+0x84>)
 80006fe:	881b      	ldrh	r3, [r3, #0]
 8000700:	1c59      	adds	r1, r3, #1
 8000702:	b288      	uxth	r0, r1
 8000704:	4914      	ldr	r1, [pc, #80]	; (8000758 <USART2_IRQHandler+0x84>)
 8000706:	8008      	strh	r0, [r1, #0]
 8000708:	4413      	add	r3, r2
 800070a:	79fa      	ldrb	r2, [r7, #7]
 800070c:	701a      	strb	r2, [r3, #0]
					if(rxLen==rxItr)
 800070e:	4b13      	ldr	r3, [pc, #76]	; (800075c <USART2_IRQHandler+0x88>)
 8000710:	881a      	ldrh	r2, [r3, #0]
 8000712:	4b11      	ldr	r3, [pc, #68]	; (8000758 <USART2_IRQHandler+0x84>)
 8000714:	881b      	ldrh	r3, [r3, #0]
 8000716:	429a      	cmp	r2, r3
 8000718:	d109      	bne.n	800072e <USART2_IRQHandler+0x5a>
						{
						rxInProgress=0;
 800071a:	4b0d      	ldr	r3, [pc, #52]	; (8000750 <USART2_IRQHandler+0x7c>)
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
						xSemaphoreGiveFromISR(rxDone,&xHigherPriorityTaskWoken);
 8000720:	4b0f      	ldr	r3, [pc, #60]	; (8000760 <USART2_IRQHandler+0x8c>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	463a      	mov	r2, r7
 8000726:	4611      	mov	r1, r2
 8000728:	4618      	mov	r0, r3
 800072a:	f002 fab5 	bl	8002c98 <xQueueGiveFromISR>
						}
				}
			}
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800072e:	683b      	ldr	r3, [r7, #0]
 8000730:	2b00      	cmp	r3, #0
 8000732:	d007      	beq.n	8000744 <USART2_IRQHandler+0x70>
 8000734:	4b0b      	ldr	r3, [pc, #44]	; (8000764 <USART2_IRQHandler+0x90>)
 8000736:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	f3bf 8f4f 	dsb	sy
 8000740:	f3bf 8f6f 	isb	sy
	}
 8000744:	bf00      	nop
 8000746:	3708      	adds	r7, #8
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	40004400 	.word	0x40004400
 8000750:	20000090 	.word	0x20000090
 8000754:	20000098 	.word	0x20000098
 8000758:	2000009c 	.word	0x2000009c
 800075c:	20000094 	.word	0x20000094
 8000760:	200000a4 	.word	0x200000a4
 8000764:	e000ed04 	.word	0xe000ed04

08000768 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b094      	sub	sp, #80	; 0x50
 800076c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076e:	f107 0320 	add.w	r3, r7, #32
 8000772:	2230      	movs	r2, #48	; 0x30
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f004 fde7 	bl	800534a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800077c:	f107 030c 	add.w	r3, r7, #12
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]
 8000786:	609a      	str	r2, [r3, #8]
 8000788:	60da      	str	r2, [r3, #12]
 800078a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800078c:	2300      	movs	r3, #0
 800078e:	60bb      	str	r3, [r7, #8]
 8000790:	4b23      	ldr	r3, [pc, #140]	; (8000820 <SystemClock_Config+0xb8>)
 8000792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000794:	4a22      	ldr	r2, [pc, #136]	; (8000820 <SystemClock_Config+0xb8>)
 8000796:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800079a:	6413      	str	r3, [r2, #64]	; 0x40
 800079c:	4b20      	ldr	r3, [pc, #128]	; (8000820 <SystemClock_Config+0xb8>)
 800079e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007a4:	60bb      	str	r3, [r7, #8]
 80007a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80007a8:	2300      	movs	r3, #0
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	4b1d      	ldr	r3, [pc, #116]	; (8000824 <SystemClock_Config+0xbc>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007b4:	4a1b      	ldr	r2, [pc, #108]	; (8000824 <SystemClock_Config+0xbc>)
 80007b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80007ba:	6013      	str	r3, [r2, #0]
 80007bc:	4b19      	ldr	r3, [pc, #100]	; (8000824 <SystemClock_Config+0xbc>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007c4:	607b      	str	r3, [r7, #4]
 80007c6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007c8:	2302      	movs	r3, #2
 80007ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007cc:	2301      	movs	r3, #1
 80007ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007d0:	2310      	movs	r3, #16
 80007d2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007d4:	2300      	movs	r3, #0
 80007d6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d8:	f107 0320 	add.w	r3, r7, #32
 80007dc:	4618      	mov	r0, r3
 80007de:	f000 fc51 	bl	8001084 <HAL_RCC_OscConfig>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <SystemClock_Config+0x84>
  {
    Error_Handler();
 80007e8:	f000 f84a 	bl	8000880 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ec:	230f      	movs	r3, #15
 80007ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007f0:	2300      	movs	r3, #0
 80007f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f4:	2300      	movs	r3, #0
 80007f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007f8:	2300      	movs	r3, #0
 80007fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007fc:	2300      	movs	r3, #0
 80007fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000800:	f107 030c 	add.w	r3, r7, #12
 8000804:	2100      	movs	r1, #0
 8000806:	4618      	mov	r0, r3
 8000808:	f000 feac 	bl	8001564 <HAL_RCC_ClockConfig>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000812:	f000 f835 	bl	8000880 <Error_Handler>
  }
}
 8000816:	bf00      	nop
 8000818:	3750      	adds	r7, #80	; 0x50
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40023800 	.word	0x40023800
 8000824:	40007000 	.word	0x40007000

08000828 <MX_GPIO_Init>:



static void MX_GPIO_Init(void)
{
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800082e:	2300      	movs	r3, #0
 8000830:	607b      	str	r3, [r7, #4]
 8000832:	4b09      	ldr	r3, [pc, #36]	; (8000858 <MX_GPIO_Init+0x30>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	4a08      	ldr	r2, [pc, #32]	; (8000858 <MX_GPIO_Init+0x30>)
 8000838:	f043 0301 	orr.w	r3, r3, #1
 800083c:	6313      	str	r3, [r2, #48]	; 0x30
 800083e:	4b06      	ldr	r3, [pc, #24]	; (8000858 <MX_GPIO_Init+0x30>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	f003 0301 	and.w	r3, r3, #1
 8000846:	607b      	str	r3, [r7, #4]
 8000848:	687b      	ldr	r3, [r7, #4]

}
 800084a:	bf00      	nop
 800084c:	370c      	adds	r7, #12
 800084e:	46bd      	mov	sp, r7
 8000850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	40023800 	.word	0x40023800

0800085c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1) {
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a04      	ldr	r2, [pc, #16]	; (800087c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d101      	bne.n	8000872 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800086e:	f000 f985 	bl	8000b7c <HAL_IncTick>
  }
}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40010000 	.word	0x40010000

08000880 <Error_Handler>:

void Error_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0

}
 8000884:	bf00      	nop
 8000886:	46bd      	mov	sp, r7
 8000888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088c:	4770      	bx	lr
	...

08000890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	4b12      	ldr	r3, [pc, #72]	; (80008e4 <HAL_MspInit+0x54>)
 800089c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800089e:	4a11      	ldr	r2, [pc, #68]	; (80008e4 <HAL_MspInit+0x54>)
 80008a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008a4:	6453      	str	r3, [r2, #68]	; 0x44
 80008a6:	4b0f      	ldr	r3, [pc, #60]	; (80008e4 <HAL_MspInit+0x54>)
 80008a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	603b      	str	r3, [r7, #0]
 80008b6:	4b0b      	ldr	r3, [pc, #44]	; (80008e4 <HAL_MspInit+0x54>)
 80008b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ba:	4a0a      	ldr	r2, [pc, #40]	; (80008e4 <HAL_MspInit+0x54>)
 80008bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008c0:	6413      	str	r3, [r2, #64]	; 0x40
 80008c2:	4b08      	ldr	r3, [pc, #32]	; (80008e4 <HAL_MspInit+0x54>)
 80008c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ca:	603b      	str	r3, [r7, #0]
 80008cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	210f      	movs	r1, #15
 80008d2:	f06f 0001 	mvn.w	r0, #1
 80008d6:	f000 fa29 	bl	8000d2c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008da:	bf00      	nop
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40023800 	.word	0x40023800

080008e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b08a      	sub	sp, #40	; 0x28
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a19      	ldr	r2, [pc, #100]	; (800096c <HAL_UART_MspInit+0x84>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d12b      	bne.n	8000962 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	613b      	str	r3, [r7, #16]
 800090e:	4b18      	ldr	r3, [pc, #96]	; (8000970 <HAL_UART_MspInit+0x88>)
 8000910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000912:	4a17      	ldr	r2, [pc, #92]	; (8000970 <HAL_UART_MspInit+0x88>)
 8000914:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000918:	6413      	str	r3, [r2, #64]	; 0x40
 800091a:	4b15      	ldr	r3, [pc, #84]	; (8000970 <HAL_UART_MspInit+0x88>)
 800091c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000922:	613b      	str	r3, [r7, #16]
 8000924:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	60fb      	str	r3, [r7, #12]
 800092a:	4b11      	ldr	r3, [pc, #68]	; (8000970 <HAL_UART_MspInit+0x88>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	4a10      	ldr	r2, [pc, #64]	; (8000970 <HAL_UART_MspInit+0x88>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6313      	str	r3, [r2, #48]	; 0x30
 8000936:	4b0e      	ldr	r3, [pc, #56]	; (8000970 <HAL_UART_MspInit+0x88>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	60fb      	str	r3, [r7, #12]
 8000940:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000942:	230c      	movs	r3, #12
 8000944:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000946:	2302      	movs	r3, #2
 8000948:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800094e:	2303      	movs	r3, #3
 8000950:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000952:	2307      	movs	r3, #7
 8000954:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000956:	f107 0314 	add.w	r3, r7, #20
 800095a:	4619      	mov	r1, r3
 800095c:	4805      	ldr	r0, [pc, #20]	; (8000974 <HAL_UART_MspInit+0x8c>)
 800095e:	f000 fa0f 	bl	8000d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000962:	bf00      	nop
 8000964:	3728      	adds	r7, #40	; 0x28
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40004400 	.word	0x40004400
 8000970:	40023800 	.word	0x40023800
 8000974:	40020000 	.word	0x40020000

08000978 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b08c      	sub	sp, #48	; 0x30
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000980:	2300      	movs	r3, #0
 8000982:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000984:	2300      	movs	r3, #0
 8000986:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8000988:	2200      	movs	r2, #0
 800098a:	6879      	ldr	r1, [r7, #4]
 800098c:	2019      	movs	r0, #25
 800098e:	f000 f9cd 	bl	8000d2c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 8000992:	2019      	movs	r0, #25
 8000994:	f000 f9e6 	bl	8000d64 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000998:	2300      	movs	r3, #0
 800099a:	60fb      	str	r3, [r7, #12]
 800099c:	4b1e      	ldr	r3, [pc, #120]	; (8000a18 <HAL_InitTick+0xa0>)
 800099e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009a0:	4a1d      	ldr	r2, [pc, #116]	; (8000a18 <HAL_InitTick+0xa0>)
 80009a2:	f043 0301 	orr.w	r3, r3, #1
 80009a6:	6453      	str	r3, [r2, #68]	; 0x44
 80009a8:	4b1b      	ldr	r3, [pc, #108]	; (8000a18 <HAL_InitTick+0xa0>)
 80009aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ac:	f003 0301 	and.w	r3, r3, #1
 80009b0:	60fb      	str	r3, [r7, #12]
 80009b2:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009b4:	f107 0210 	add.w	r2, r7, #16
 80009b8:	f107 0314 	add.w	r3, r7, #20
 80009bc:	4611      	mov	r1, r2
 80009be:	4618      	mov	r0, r3
 80009c0:	f000 ff9c 	bl	80018fc <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80009c4:	f000 ff86 	bl	80018d4 <HAL_RCC_GetPCLK2Freq>
 80009c8:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80009ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009cc:	4a13      	ldr	r2, [pc, #76]	; (8000a1c <HAL_InitTick+0xa4>)
 80009ce:	fba2 2303 	umull	r2, r3, r2, r3
 80009d2:	0c9b      	lsrs	r3, r3, #18
 80009d4:	3b01      	subs	r3, #1
 80009d6:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80009d8:	4b11      	ldr	r3, [pc, #68]	; (8000a20 <HAL_InitTick+0xa8>)
 80009da:	4a12      	ldr	r2, [pc, #72]	; (8000a24 <HAL_InitTick+0xac>)
 80009dc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 80009de:	4b10      	ldr	r3, [pc, #64]	; (8000a20 <HAL_InitTick+0xa8>)
 80009e0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009e4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80009e6:	4a0e      	ldr	r2, [pc, #56]	; (8000a20 <HAL_InitTick+0xa8>)
 80009e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009ea:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80009ec:	4b0c      	ldr	r3, [pc, #48]	; (8000a20 <HAL_InitTick+0xa8>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009f2:	4b0b      	ldr	r3, [pc, #44]	; (8000a20 <HAL_InitTick+0xa8>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80009f8:	4809      	ldr	r0, [pc, #36]	; (8000a20 <HAL_InitTick+0xa8>)
 80009fa:	f000 ffb1 	bl	8001960 <HAL_TIM_Base_Init>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d104      	bne.n	8000a0e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000a04:	4806      	ldr	r0, [pc, #24]	; (8000a20 <HAL_InitTick+0xa8>)
 8000a06:	f000 ffe0 	bl	80019ca <HAL_TIM_Base_Start_IT>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	e000      	b.n	8000a10 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000a0e:	2301      	movs	r3, #1
}
 8000a10:	4618      	mov	r0, r3
 8000a12:	3730      	adds	r7, #48	; 0x30
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	40023800 	.word	0x40023800
 8000a1c:	431bde83 	.word	0x431bde83
 8000a20:	20004abc 	.word	0x20004abc
 8000a24:	40010000 	.word	0x40010000

08000a28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000a2c:	bf00      	nop
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr

08000a36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a36:	b480      	push	{r7}
 8000a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a3a:	e7fe      	b.n	8000a3a <HardFault_Handler+0x4>

08000a3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a40:	e7fe      	b.n	8000a40 <MemManage_Handler+0x4>

08000a42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a42:	b480      	push	{r7}
 8000a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a46:	e7fe      	b.n	8000a46 <BusFault_Handler+0x4>

08000a48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a4c:	e7fe      	b.n	8000a4c <UsageFault_Handler+0x4>

08000a4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a52:	bf00      	nop
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr

08000a5c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a60:	4802      	ldr	r0, [pc, #8]	; (8000a6c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000a62:	f000 ffd6 	bl	8001a12 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20004abc 	.word	0x20004abc

08000a70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a74:	4b08      	ldr	r3, [pc, #32]	; (8000a98 <SystemInit+0x28>)
 8000a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a7a:	4a07      	ldr	r2, [pc, #28]	; (8000a98 <SystemInit+0x28>)
 8000a7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a84:	4b04      	ldr	r3, [pc, #16]	; (8000a98 <SystemInit+0x28>)
 8000a86:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a8a:	609a      	str	r2, [r3, #8]
#endif
}
 8000a8c:	bf00      	nop
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	e000ed00 	.word	0xe000ed00

08000a9c <USART2_UART_RX_Init>:
  {
  }

}
void USART2_UART_RX_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000aa0:	4b0e      	ldr	r3, [pc, #56]	; (8000adc <USART2_UART_RX_Init+0x40>)
 8000aa2:	4a0f      	ldr	r2, [pc, #60]	; (8000ae0 <USART2_UART_RX_Init+0x44>)
 8000aa4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000aa6:	4b0d      	ldr	r3, [pc, #52]	; (8000adc <USART2_UART_RX_Init+0x40>)
 8000aa8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000aac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000aae:	4b0b      	ldr	r3, [pc, #44]	; (8000adc <USART2_UART_RX_Init+0x40>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ab4:	4b09      	ldr	r3, [pc, #36]	; (8000adc <USART2_UART_RX_Init+0x40>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000aba:	4b08      	ldr	r3, [pc, #32]	; (8000adc <USART2_UART_RX_Init+0x40>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8000ac0:	4b06      	ldr	r3, [pc, #24]	; (8000adc <USART2_UART_RX_Init+0x40>)
 8000ac2:	2204      	movs	r2, #4
 8000ac4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ac6:	4b05      	ldr	r3, [pc, #20]	; (8000adc <USART2_UART_RX_Init+0x40>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000acc:	4b03      	ldr	r3, [pc, #12]	; (8000adc <USART2_UART_RX_Init+0x40>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ad2:	4802      	ldr	r0, [pc, #8]	; (8000adc <USART2_UART_RX_Init+0x40>)
 8000ad4:	f001 f962 	bl	8001d9c <HAL_UART_Init>
  {
  }

}
 8000ad8:	bf00      	nop
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	20004afc 	.word	0x20004afc
 8000ae0:	40004400 	.word	0x40004400

08000ae4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ae4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b1c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000ae8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000aea:	e003      	b.n	8000af4 <LoopCopyDataInit>

08000aec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000aec:	4b0c      	ldr	r3, [pc, #48]	; (8000b20 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000aee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000af0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000af2:	3104      	adds	r1, #4

08000af4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000af4:	480b      	ldr	r0, [pc, #44]	; (8000b24 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000af6:	4b0c      	ldr	r3, [pc, #48]	; (8000b28 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000af8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000afa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000afc:	d3f6      	bcc.n	8000aec <CopyDataInit>
  ldr  r2, =_sbss
 8000afe:	4a0b      	ldr	r2, [pc, #44]	; (8000b2c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000b00:	e002      	b.n	8000b08 <LoopFillZerobss>

08000b02 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000b02:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000b04:	f842 3b04 	str.w	r3, [r2], #4

08000b08 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000b08:	4b09      	ldr	r3, [pc, #36]	; (8000b30 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000b0a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000b0c:	d3f9      	bcc.n	8000b02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b0e:	f7ff ffaf 	bl	8000a70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b12:	f004 fbeb 	bl	80052ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b16:	f7ff fd2b 	bl	8000570 <main>
  bx  lr    
 8000b1a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b1c:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8000b20:	080055b8 	.word	0x080055b8
  ldr  r0, =_sdata
 8000b24:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000b28:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8000b2c:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8000b30:	20004b80 	.word	0x20004b80

08000b34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b34:	e7fe      	b.n	8000b34 <ADC_IRQHandler>
	...

08000b38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b3c:	4b0e      	ldr	r3, [pc, #56]	; (8000b78 <HAL_Init+0x40>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a0d      	ldr	r2, [pc, #52]	; (8000b78 <HAL_Init+0x40>)
 8000b42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b48:	4b0b      	ldr	r3, [pc, #44]	; (8000b78 <HAL_Init+0x40>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a0a      	ldr	r2, [pc, #40]	; (8000b78 <HAL_Init+0x40>)
 8000b4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b54:	4b08      	ldr	r3, [pc, #32]	; (8000b78 <HAL_Init+0x40>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a07      	ldr	r2, [pc, #28]	; (8000b78 <HAL_Init+0x40>)
 8000b5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b60:	2003      	movs	r0, #3
 8000b62:	f000 f8d8 	bl	8000d16 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b66:	2000      	movs	r0, #0
 8000b68:	f7ff ff06 	bl	8000978 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b6c:	f7ff fe90 	bl	8000890 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b70:	2300      	movs	r3, #0
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	40023c00 	.word	0x40023c00

08000b7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b80:	4b06      	ldr	r3, [pc, #24]	; (8000b9c <HAL_IncTick+0x20>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	461a      	mov	r2, r3
 8000b86:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <HAL_IncTick+0x24>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4413      	add	r3, r2
 8000b8c:	4a04      	ldr	r2, [pc, #16]	; (8000ba0 <HAL_IncTick+0x24>)
 8000b8e:	6013      	str	r3, [r2, #0]
}
 8000b90:	bf00      	nop
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	20000008 	.word	0x20000008
 8000ba0:	20004b3c 	.word	0x20004b3c

08000ba4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ba8:	4b03      	ldr	r3, [pc, #12]	; (8000bb8 <HAL_GetTick+0x14>)
 8000baa:	681b      	ldr	r3, [r3, #0]
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	20004b3c 	.word	0x20004b3c

08000bbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b085      	sub	sp, #20
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	f003 0307 	and.w	r3, r3, #7
 8000bca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bcc:	4b0c      	ldr	r3, [pc, #48]	; (8000c00 <__NVIC_SetPriorityGrouping+0x44>)
 8000bce:	68db      	ldr	r3, [r3, #12]
 8000bd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bd2:	68ba      	ldr	r2, [r7, #8]
 8000bd4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bd8:	4013      	ands	r3, r2
 8000bda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000be4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000be8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bee:	4a04      	ldr	r2, [pc, #16]	; (8000c00 <__NVIC_SetPriorityGrouping+0x44>)
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	60d3      	str	r3, [r2, #12]
}
 8000bf4:	bf00      	nop
 8000bf6:	3714      	adds	r7, #20
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	e000ed00 	.word	0xe000ed00

08000c04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c08:	4b04      	ldr	r3, [pc, #16]	; (8000c1c <__NVIC_GetPriorityGrouping+0x18>)
 8000c0a:	68db      	ldr	r3, [r3, #12]
 8000c0c:	0a1b      	lsrs	r3, r3, #8
 8000c0e:	f003 0307 	and.w	r3, r3, #7
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	e000ed00 	.word	0xe000ed00

08000c20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	db0b      	blt.n	8000c4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	f003 021f 	and.w	r2, r3, #31
 8000c38:	4907      	ldr	r1, [pc, #28]	; (8000c58 <__NVIC_EnableIRQ+0x38>)
 8000c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3e:	095b      	lsrs	r3, r3, #5
 8000c40:	2001      	movs	r0, #1
 8000c42:	fa00 f202 	lsl.w	r2, r0, r2
 8000c46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c4a:	bf00      	nop
 8000c4c:	370c      	adds	r7, #12
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	e000e100 	.word	0xe000e100

08000c5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	6039      	str	r1, [r7, #0]
 8000c66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	db0a      	blt.n	8000c86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	b2da      	uxtb	r2, r3
 8000c74:	490c      	ldr	r1, [pc, #48]	; (8000ca8 <__NVIC_SetPriority+0x4c>)
 8000c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c7a:	0112      	lsls	r2, r2, #4
 8000c7c:	b2d2      	uxtb	r2, r2
 8000c7e:	440b      	add	r3, r1
 8000c80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c84:	e00a      	b.n	8000c9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	b2da      	uxtb	r2, r3
 8000c8a:	4908      	ldr	r1, [pc, #32]	; (8000cac <__NVIC_SetPriority+0x50>)
 8000c8c:	79fb      	ldrb	r3, [r7, #7]
 8000c8e:	f003 030f 	and.w	r3, r3, #15
 8000c92:	3b04      	subs	r3, #4
 8000c94:	0112      	lsls	r2, r2, #4
 8000c96:	b2d2      	uxtb	r2, r2
 8000c98:	440b      	add	r3, r1
 8000c9a:	761a      	strb	r2, [r3, #24]
}
 8000c9c:	bf00      	nop
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	e000e100 	.word	0xe000e100
 8000cac:	e000ed00 	.word	0xe000ed00

08000cb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b089      	sub	sp, #36	; 0x24
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	60f8      	str	r0, [r7, #12]
 8000cb8:	60b9      	str	r1, [r7, #8]
 8000cba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	f003 0307 	and.w	r3, r3, #7
 8000cc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cc4:	69fb      	ldr	r3, [r7, #28]
 8000cc6:	f1c3 0307 	rsb	r3, r3, #7
 8000cca:	2b04      	cmp	r3, #4
 8000ccc:	bf28      	it	cs
 8000cce:	2304      	movcs	r3, #4
 8000cd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cd2:	69fb      	ldr	r3, [r7, #28]
 8000cd4:	3304      	adds	r3, #4
 8000cd6:	2b06      	cmp	r3, #6
 8000cd8:	d902      	bls.n	8000ce0 <NVIC_EncodePriority+0x30>
 8000cda:	69fb      	ldr	r3, [r7, #28]
 8000cdc:	3b03      	subs	r3, #3
 8000cde:	e000      	b.n	8000ce2 <NVIC_EncodePriority+0x32>
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ce8:	69bb      	ldr	r3, [r7, #24]
 8000cea:	fa02 f303 	lsl.w	r3, r2, r3
 8000cee:	43da      	mvns	r2, r3
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	401a      	ands	r2, r3
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cf8:	f04f 31ff 	mov.w	r1, #4294967295
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	fa01 f303 	lsl.w	r3, r1, r3
 8000d02:	43d9      	mvns	r1, r3
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d08:	4313      	orrs	r3, r2
         );
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3724      	adds	r7, #36	; 0x24
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr

08000d16 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b082      	sub	sp, #8
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f7ff ff4c 	bl	8000bbc <__NVIC_SetPriorityGrouping>
}
 8000d24:	bf00      	nop
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	60b9      	str	r1, [r7, #8]
 8000d36:	607a      	str	r2, [r7, #4]
 8000d38:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d3e:	f7ff ff61 	bl	8000c04 <__NVIC_GetPriorityGrouping>
 8000d42:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	68b9      	ldr	r1, [r7, #8]
 8000d48:	6978      	ldr	r0, [r7, #20]
 8000d4a:	f7ff ffb1 	bl	8000cb0 <NVIC_EncodePriority>
 8000d4e:	4602      	mov	r2, r0
 8000d50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d54:	4611      	mov	r1, r2
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff ff80 	bl	8000c5c <__NVIC_SetPriority>
}
 8000d5c:	bf00      	nop
 8000d5e:	3718      	adds	r7, #24
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d72:	4618      	mov	r0, r3
 8000d74:	f7ff ff54 	bl	8000c20 <__NVIC_EnableIRQ>
}
 8000d78:	bf00      	nop
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b089      	sub	sp, #36	; 0x24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d92:	2300      	movs	r3, #0
 8000d94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d96:	2300      	movs	r3, #0
 8000d98:	61fb      	str	r3, [r7, #28]
 8000d9a:	e159      	b.n	8001050 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	69fb      	ldr	r3, [r7, #28]
 8000da0:	fa02 f303 	lsl.w	r3, r2, r3
 8000da4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	697a      	ldr	r2, [r7, #20]
 8000dac:	4013      	ands	r3, r2
 8000dae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000db0:	693a      	ldr	r2, [r7, #16]
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	f040 8148 	bne.w	800104a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d00b      	beq.n	8000dda <HAL_GPIO_Init+0x5a>
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	2b02      	cmp	r3, #2
 8000dc8:	d007      	beq.n	8000dda <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dce:	2b11      	cmp	r3, #17
 8000dd0:	d003      	beq.n	8000dda <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	2b12      	cmp	r3, #18
 8000dd8:	d130      	bne.n	8000e3c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000de0:	69fb      	ldr	r3, [r7, #28]
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	2203      	movs	r2, #3
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	43db      	mvns	r3, r3
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	4013      	ands	r3, r2
 8000df0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	68da      	ldr	r2, [r3, #12]
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfe:	69ba      	ldr	r2, [r7, #24]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e10:	2201      	movs	r2, #1
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	fa02 f303 	lsl.w	r3, r2, r3
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	69ba      	ldr	r2, [r7, #24]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	091b      	lsrs	r3, r3, #4
 8000e26:	f003 0201 	and.w	r2, r3, #1
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	69ba      	ldr	r2, [r7, #24]
 8000e32:	4313      	orrs	r3, r2
 8000e34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	69ba      	ldr	r2, [r7, #24]
 8000e3a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	2203      	movs	r2, #3
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	69ba      	ldr	r2, [r7, #24]
 8000e50:	4013      	ands	r3, r2
 8000e52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	689a      	ldr	r2, [r3, #8]
 8000e58:	69fb      	ldr	r3, [r7, #28]
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	4313      	orrs	r3, r2
 8000e64:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	69ba      	ldr	r2, [r7, #24]
 8000e6a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d003      	beq.n	8000e7c <HAL_GPIO_Init+0xfc>
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	2b12      	cmp	r3, #18
 8000e7a:	d123      	bne.n	8000ec4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e7c:	69fb      	ldr	r3, [r7, #28]
 8000e7e:	08da      	lsrs	r2, r3, #3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3208      	adds	r2, #8
 8000e84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	f003 0307 	and.w	r3, r3, #7
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	220f      	movs	r2, #15
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	69ba      	ldr	r2, [r7, #24]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	691a      	ldr	r2, [r3, #16]
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	69ba      	ldr	r2, [r7, #24]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	08da      	lsrs	r2, r3, #3
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	3208      	adds	r2, #8
 8000ebe:	69b9      	ldr	r1, [r7, #24]
 8000ec0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	005b      	lsls	r3, r3, #1
 8000ece:	2203      	movs	r2, #3
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	43db      	mvns	r3, r3
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	4013      	ands	r3, r2
 8000eda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f003 0203 	and.w	r2, r3, #3
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	69ba      	ldr	r2, [r7, #24]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	f000 80a2 	beq.w	800104a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	4b56      	ldr	r3, [pc, #344]	; (8001064 <HAL_GPIO_Init+0x2e4>)
 8000f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f0e:	4a55      	ldr	r2, [pc, #340]	; (8001064 <HAL_GPIO_Init+0x2e4>)
 8000f10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f14:	6453      	str	r3, [r2, #68]	; 0x44
 8000f16:	4b53      	ldr	r3, [pc, #332]	; (8001064 <HAL_GPIO_Init+0x2e4>)
 8000f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f22:	4a51      	ldr	r2, [pc, #324]	; (8001068 <HAL_GPIO_Init+0x2e8>)
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	089b      	lsrs	r3, r3, #2
 8000f28:	3302      	adds	r3, #2
 8000f2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	f003 0303 	and.w	r3, r3, #3
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	220f      	movs	r2, #15
 8000f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3e:	43db      	mvns	r3, r3
 8000f40:	69ba      	ldr	r2, [r7, #24]
 8000f42:	4013      	ands	r3, r2
 8000f44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a48      	ldr	r2, [pc, #288]	; (800106c <HAL_GPIO_Init+0x2ec>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d019      	beq.n	8000f82 <HAL_GPIO_Init+0x202>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a47      	ldr	r2, [pc, #284]	; (8001070 <HAL_GPIO_Init+0x2f0>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d013      	beq.n	8000f7e <HAL_GPIO_Init+0x1fe>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4a46      	ldr	r2, [pc, #280]	; (8001074 <HAL_GPIO_Init+0x2f4>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d00d      	beq.n	8000f7a <HAL_GPIO_Init+0x1fa>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a45      	ldr	r2, [pc, #276]	; (8001078 <HAL_GPIO_Init+0x2f8>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d007      	beq.n	8000f76 <HAL_GPIO_Init+0x1f6>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a44      	ldr	r2, [pc, #272]	; (800107c <HAL_GPIO_Init+0x2fc>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d101      	bne.n	8000f72 <HAL_GPIO_Init+0x1f2>
 8000f6e:	2304      	movs	r3, #4
 8000f70:	e008      	b.n	8000f84 <HAL_GPIO_Init+0x204>
 8000f72:	2307      	movs	r3, #7
 8000f74:	e006      	b.n	8000f84 <HAL_GPIO_Init+0x204>
 8000f76:	2303      	movs	r3, #3
 8000f78:	e004      	b.n	8000f84 <HAL_GPIO_Init+0x204>
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	e002      	b.n	8000f84 <HAL_GPIO_Init+0x204>
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e000      	b.n	8000f84 <HAL_GPIO_Init+0x204>
 8000f82:	2300      	movs	r3, #0
 8000f84:	69fa      	ldr	r2, [r7, #28]
 8000f86:	f002 0203 	and.w	r2, r2, #3
 8000f8a:	0092      	lsls	r2, r2, #2
 8000f8c:	4093      	lsls	r3, r2
 8000f8e:	69ba      	ldr	r2, [r7, #24]
 8000f90:	4313      	orrs	r3, r2
 8000f92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f94:	4934      	ldr	r1, [pc, #208]	; (8001068 <HAL_GPIO_Init+0x2e8>)
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	089b      	lsrs	r3, r3, #2
 8000f9a:	3302      	adds	r3, #2
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fa2:	4b37      	ldr	r3, [pc, #220]	; (8001080 <HAL_GPIO_Init+0x300>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	43db      	mvns	r3, r3
 8000fac:	69ba      	ldr	r2, [r7, #24]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d003      	beq.n	8000fc6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000fc6:	4a2e      	ldr	r2, [pc, #184]	; (8001080 <HAL_GPIO_Init+0x300>)
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000fcc:	4b2c      	ldr	r3, [pc, #176]	; (8001080 <HAL_GPIO_Init+0x300>)
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d003      	beq.n	8000ff0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000ff0:	4a23      	ldr	r2, [pc, #140]	; (8001080 <HAL_GPIO_Init+0x300>)
 8000ff2:	69bb      	ldr	r3, [r7, #24]
 8000ff4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ff6:	4b22      	ldr	r3, [pc, #136]	; (8001080 <HAL_GPIO_Init+0x300>)
 8000ff8:	689b      	ldr	r3, [r3, #8]
 8000ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	43db      	mvns	r3, r3
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	4013      	ands	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d003      	beq.n	800101a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001012:	69ba      	ldr	r2, [r7, #24]
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	4313      	orrs	r3, r2
 8001018:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800101a:	4a19      	ldr	r2, [pc, #100]	; (8001080 <HAL_GPIO_Init+0x300>)
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001020:	4b17      	ldr	r3, [pc, #92]	; (8001080 <HAL_GPIO_Init+0x300>)
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	43db      	mvns	r3, r3
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	4013      	ands	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001038:	2b00      	cmp	r3, #0
 800103a:	d003      	beq.n	8001044 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	4313      	orrs	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001044:	4a0e      	ldr	r2, [pc, #56]	; (8001080 <HAL_GPIO_Init+0x300>)
 8001046:	69bb      	ldr	r3, [r7, #24]
 8001048:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	3301      	adds	r3, #1
 800104e:	61fb      	str	r3, [r7, #28]
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	2b0f      	cmp	r3, #15
 8001054:	f67f aea2 	bls.w	8000d9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001058:	bf00      	nop
 800105a:	3724      	adds	r7, #36	; 0x24
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	40023800 	.word	0x40023800
 8001068:	40013800 	.word	0x40013800
 800106c:	40020000 	.word	0x40020000
 8001070:	40020400 	.word	0x40020400
 8001074:	40020800 	.word	0x40020800
 8001078:	40020c00 	.word	0x40020c00
 800107c:	40021000 	.word	0x40021000
 8001080:	40013c00 	.word	0x40013c00

08001084 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d101      	bne.n	8001096 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001092:	2301      	movs	r3, #1
 8001094:	e25b      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d075      	beq.n	800118e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010a2:	4ba3      	ldr	r3, [pc, #652]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	f003 030c 	and.w	r3, r3, #12
 80010aa:	2b04      	cmp	r3, #4
 80010ac:	d00c      	beq.n	80010c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010ae:	4ba0      	ldr	r3, [pc, #640]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010b6:	2b08      	cmp	r3, #8
 80010b8:	d112      	bne.n	80010e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010ba:	4b9d      	ldr	r3, [pc, #628]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80010c6:	d10b      	bne.n	80010e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010c8:	4b99      	ldr	r3, [pc, #612]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d05b      	beq.n	800118c <HAL_RCC_OscConfig+0x108>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d157      	bne.n	800118c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010dc:	2301      	movs	r3, #1
 80010de:	e236      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010e8:	d106      	bne.n	80010f8 <HAL_RCC_OscConfig+0x74>
 80010ea:	4b91      	ldr	r3, [pc, #580]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a90      	ldr	r2, [pc, #576]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80010f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010f4:	6013      	str	r3, [r2, #0]
 80010f6:	e01d      	b.n	8001134 <HAL_RCC_OscConfig+0xb0>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001100:	d10c      	bne.n	800111c <HAL_RCC_OscConfig+0x98>
 8001102:	4b8b      	ldr	r3, [pc, #556]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a8a      	ldr	r2, [pc, #552]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001108:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800110c:	6013      	str	r3, [r2, #0]
 800110e:	4b88      	ldr	r3, [pc, #544]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a87      	ldr	r2, [pc, #540]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001114:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001118:	6013      	str	r3, [r2, #0]
 800111a:	e00b      	b.n	8001134 <HAL_RCC_OscConfig+0xb0>
 800111c:	4b84      	ldr	r3, [pc, #528]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a83      	ldr	r2, [pc, #524]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001122:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001126:	6013      	str	r3, [r2, #0]
 8001128:	4b81      	ldr	r3, [pc, #516]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a80      	ldr	r2, [pc, #512]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 800112e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001132:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d013      	beq.n	8001164 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800113c:	f7ff fd32 	bl	8000ba4 <HAL_GetTick>
 8001140:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001142:	e008      	b.n	8001156 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001144:	f7ff fd2e 	bl	8000ba4 <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	2b64      	cmp	r3, #100	; 0x64
 8001150:	d901      	bls.n	8001156 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001152:	2303      	movs	r3, #3
 8001154:	e1fb      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001156:	4b76      	ldr	r3, [pc, #472]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800115e:	2b00      	cmp	r3, #0
 8001160:	d0f0      	beq.n	8001144 <HAL_RCC_OscConfig+0xc0>
 8001162:	e014      	b.n	800118e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001164:	f7ff fd1e 	bl	8000ba4 <HAL_GetTick>
 8001168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800116a:	e008      	b.n	800117e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800116c:	f7ff fd1a 	bl	8000ba4 <HAL_GetTick>
 8001170:	4602      	mov	r2, r0
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	2b64      	cmp	r3, #100	; 0x64
 8001178:	d901      	bls.n	800117e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800117a:	2303      	movs	r3, #3
 800117c:	e1e7      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800117e:	4b6c      	ldr	r3, [pc, #432]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001186:	2b00      	cmp	r3, #0
 8001188:	d1f0      	bne.n	800116c <HAL_RCC_OscConfig+0xe8>
 800118a:	e000      	b.n	800118e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800118c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 0302 	and.w	r3, r3, #2
 8001196:	2b00      	cmp	r3, #0
 8001198:	d063      	beq.n	8001262 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800119a:	4b65      	ldr	r3, [pc, #404]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	f003 030c 	and.w	r3, r3, #12
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d00b      	beq.n	80011be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011a6:	4b62      	ldr	r3, [pc, #392]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011ae:	2b08      	cmp	r3, #8
 80011b0:	d11c      	bne.n	80011ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011b2:	4b5f      	ldr	r3, [pc, #380]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d116      	bne.n	80011ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011be:	4b5c      	ldr	r3, [pc, #368]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0302 	and.w	r3, r3, #2
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d005      	beq.n	80011d6 <HAL_RCC_OscConfig+0x152>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	68db      	ldr	r3, [r3, #12]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d001      	beq.n	80011d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e1bb      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011d6:	4b56      	ldr	r3, [pc, #344]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	691b      	ldr	r3, [r3, #16]
 80011e2:	00db      	lsls	r3, r3, #3
 80011e4:	4952      	ldr	r1, [pc, #328]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80011e6:	4313      	orrs	r3, r2
 80011e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011ea:	e03a      	b.n	8001262 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	68db      	ldr	r3, [r3, #12]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d020      	beq.n	8001236 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011f4:	4b4f      	ldr	r3, [pc, #316]	; (8001334 <HAL_RCC_OscConfig+0x2b0>)
 80011f6:	2201      	movs	r2, #1
 80011f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011fa:	f7ff fcd3 	bl	8000ba4 <HAL_GetTick>
 80011fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001200:	e008      	b.n	8001214 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001202:	f7ff fccf 	bl	8000ba4 <HAL_GetTick>
 8001206:	4602      	mov	r2, r0
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	2b02      	cmp	r3, #2
 800120e:	d901      	bls.n	8001214 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001210:	2303      	movs	r3, #3
 8001212:	e19c      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001214:	4b46      	ldr	r3, [pc, #280]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 0302 	and.w	r3, r3, #2
 800121c:	2b00      	cmp	r3, #0
 800121e:	d0f0      	beq.n	8001202 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001220:	4b43      	ldr	r3, [pc, #268]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	691b      	ldr	r3, [r3, #16]
 800122c:	00db      	lsls	r3, r3, #3
 800122e:	4940      	ldr	r1, [pc, #256]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001230:	4313      	orrs	r3, r2
 8001232:	600b      	str	r3, [r1, #0]
 8001234:	e015      	b.n	8001262 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001236:	4b3f      	ldr	r3, [pc, #252]	; (8001334 <HAL_RCC_OscConfig+0x2b0>)
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800123c:	f7ff fcb2 	bl	8000ba4 <HAL_GetTick>
 8001240:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001242:	e008      	b.n	8001256 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001244:	f7ff fcae 	bl	8000ba4 <HAL_GetTick>
 8001248:	4602      	mov	r2, r0
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	2b02      	cmp	r3, #2
 8001250:	d901      	bls.n	8001256 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	e17b      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001256:	4b36      	ldr	r3, [pc, #216]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	2b00      	cmp	r3, #0
 8001260:	d1f0      	bne.n	8001244 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0308 	and.w	r3, r3, #8
 800126a:	2b00      	cmp	r3, #0
 800126c:	d030      	beq.n	80012d0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d016      	beq.n	80012a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001276:	4b30      	ldr	r3, [pc, #192]	; (8001338 <HAL_RCC_OscConfig+0x2b4>)
 8001278:	2201      	movs	r2, #1
 800127a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800127c:	f7ff fc92 	bl	8000ba4 <HAL_GetTick>
 8001280:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001282:	e008      	b.n	8001296 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001284:	f7ff fc8e 	bl	8000ba4 <HAL_GetTick>
 8001288:	4602      	mov	r2, r0
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b02      	cmp	r3, #2
 8001290:	d901      	bls.n	8001296 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	e15b      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001296:	4b26      	ldr	r3, [pc, #152]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001298:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800129a:	f003 0302 	and.w	r3, r3, #2
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d0f0      	beq.n	8001284 <HAL_RCC_OscConfig+0x200>
 80012a2:	e015      	b.n	80012d0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012a4:	4b24      	ldr	r3, [pc, #144]	; (8001338 <HAL_RCC_OscConfig+0x2b4>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012aa:	f7ff fc7b 	bl	8000ba4 <HAL_GetTick>
 80012ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012b0:	e008      	b.n	80012c4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012b2:	f7ff fc77 	bl	8000ba4 <HAL_GetTick>
 80012b6:	4602      	mov	r2, r0
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d901      	bls.n	80012c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80012c0:	2303      	movs	r3, #3
 80012c2:	e144      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012c4:	4b1a      	ldr	r3, [pc, #104]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80012c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012c8:	f003 0302 	and.w	r3, r3, #2
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d1f0      	bne.n	80012b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f003 0304 	and.w	r3, r3, #4
 80012d8:	2b00      	cmp	r3, #0
 80012da:	f000 80a0 	beq.w	800141e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012de:	2300      	movs	r3, #0
 80012e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012e2:	4b13      	ldr	r3, [pc, #76]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80012e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d10f      	bne.n	800130e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012ee:	2300      	movs	r3, #0
 80012f0:	60bb      	str	r3, [r7, #8]
 80012f2:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80012f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f6:	4a0e      	ldr	r2, [pc, #56]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 80012f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012fc:	6413      	str	r3, [r2, #64]	; 0x40
 80012fe:	4b0c      	ldr	r3, [pc, #48]	; (8001330 <HAL_RCC_OscConfig+0x2ac>)
 8001300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001306:	60bb      	str	r3, [r7, #8]
 8001308:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800130a:	2301      	movs	r3, #1
 800130c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800130e:	4b0b      	ldr	r3, [pc, #44]	; (800133c <HAL_RCC_OscConfig+0x2b8>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001316:	2b00      	cmp	r3, #0
 8001318:	d121      	bne.n	800135e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800131a:	4b08      	ldr	r3, [pc, #32]	; (800133c <HAL_RCC_OscConfig+0x2b8>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a07      	ldr	r2, [pc, #28]	; (800133c <HAL_RCC_OscConfig+0x2b8>)
 8001320:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001324:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001326:	f7ff fc3d 	bl	8000ba4 <HAL_GetTick>
 800132a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800132c:	e011      	b.n	8001352 <HAL_RCC_OscConfig+0x2ce>
 800132e:	bf00      	nop
 8001330:	40023800 	.word	0x40023800
 8001334:	42470000 	.word	0x42470000
 8001338:	42470e80 	.word	0x42470e80
 800133c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001340:	f7ff fc30 	bl	8000ba4 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e0fd      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001352:	4b81      	ldr	r3, [pc, #516]	; (8001558 <HAL_RCC_OscConfig+0x4d4>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800135a:	2b00      	cmp	r3, #0
 800135c:	d0f0      	beq.n	8001340 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d106      	bne.n	8001374 <HAL_RCC_OscConfig+0x2f0>
 8001366:	4b7d      	ldr	r3, [pc, #500]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 8001368:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800136a:	4a7c      	ldr	r2, [pc, #496]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	6713      	str	r3, [r2, #112]	; 0x70
 8001372:	e01c      	b.n	80013ae <HAL_RCC_OscConfig+0x32a>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	2b05      	cmp	r3, #5
 800137a:	d10c      	bne.n	8001396 <HAL_RCC_OscConfig+0x312>
 800137c:	4b77      	ldr	r3, [pc, #476]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800137e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001380:	4a76      	ldr	r2, [pc, #472]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 8001382:	f043 0304 	orr.w	r3, r3, #4
 8001386:	6713      	str	r3, [r2, #112]	; 0x70
 8001388:	4b74      	ldr	r3, [pc, #464]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800138a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800138c:	4a73      	ldr	r2, [pc, #460]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800138e:	f043 0301 	orr.w	r3, r3, #1
 8001392:	6713      	str	r3, [r2, #112]	; 0x70
 8001394:	e00b      	b.n	80013ae <HAL_RCC_OscConfig+0x32a>
 8001396:	4b71      	ldr	r3, [pc, #452]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 8001398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800139a:	4a70      	ldr	r2, [pc, #448]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800139c:	f023 0301 	bic.w	r3, r3, #1
 80013a0:	6713      	str	r3, [r2, #112]	; 0x70
 80013a2:	4b6e      	ldr	r3, [pc, #440]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 80013a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013a6:	4a6d      	ldr	r2, [pc, #436]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 80013a8:	f023 0304 	bic.w	r3, r3, #4
 80013ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d015      	beq.n	80013e2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013b6:	f7ff fbf5 	bl	8000ba4 <HAL_GetTick>
 80013ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013bc:	e00a      	b.n	80013d4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013be:	f7ff fbf1 	bl	8000ba4 <HAL_GetTick>
 80013c2:	4602      	mov	r2, r0
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	1ad3      	subs	r3, r2, r3
 80013c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d901      	bls.n	80013d4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e0bc      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013d4:	4b61      	ldr	r3, [pc, #388]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 80013d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013d8:	f003 0302 	and.w	r3, r3, #2
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d0ee      	beq.n	80013be <HAL_RCC_OscConfig+0x33a>
 80013e0:	e014      	b.n	800140c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013e2:	f7ff fbdf 	bl	8000ba4 <HAL_GetTick>
 80013e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013e8:	e00a      	b.n	8001400 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013ea:	f7ff fbdb 	bl	8000ba4 <HAL_GetTick>
 80013ee:	4602      	mov	r2, r0
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	1ad3      	subs	r3, r2, r3
 80013f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d901      	bls.n	8001400 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80013fc:	2303      	movs	r3, #3
 80013fe:	e0a6      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001400:	4b56      	ldr	r3, [pc, #344]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 8001402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001404:	f003 0302 	and.w	r3, r3, #2
 8001408:	2b00      	cmp	r3, #0
 800140a:	d1ee      	bne.n	80013ea <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800140c:	7dfb      	ldrb	r3, [r7, #23]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d105      	bne.n	800141e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001412:	4b52      	ldr	r3, [pc, #328]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 8001414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001416:	4a51      	ldr	r2, [pc, #324]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 8001418:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800141c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	2b00      	cmp	r3, #0
 8001424:	f000 8092 	beq.w	800154c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001428:	4b4c      	ldr	r3, [pc, #304]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	f003 030c 	and.w	r3, r3, #12
 8001430:	2b08      	cmp	r3, #8
 8001432:	d05c      	beq.n	80014ee <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	699b      	ldr	r3, [r3, #24]
 8001438:	2b02      	cmp	r3, #2
 800143a:	d141      	bne.n	80014c0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800143c:	4b48      	ldr	r3, [pc, #288]	; (8001560 <HAL_RCC_OscConfig+0x4dc>)
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001442:	f7ff fbaf 	bl	8000ba4 <HAL_GetTick>
 8001446:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001448:	e008      	b.n	800145c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800144a:	f7ff fbab 	bl	8000ba4 <HAL_GetTick>
 800144e:	4602      	mov	r2, r0
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	2b02      	cmp	r3, #2
 8001456:	d901      	bls.n	800145c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001458:	2303      	movs	r3, #3
 800145a:	e078      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800145c:	4b3f      	ldr	r3, [pc, #252]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d1f0      	bne.n	800144a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	69da      	ldr	r2, [r3, #28]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a1b      	ldr	r3, [r3, #32]
 8001470:	431a      	orrs	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001476:	019b      	lsls	r3, r3, #6
 8001478:	431a      	orrs	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800147e:	085b      	lsrs	r3, r3, #1
 8001480:	3b01      	subs	r3, #1
 8001482:	041b      	lsls	r3, r3, #16
 8001484:	431a      	orrs	r2, r3
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800148a:	061b      	lsls	r3, r3, #24
 800148c:	4933      	ldr	r1, [pc, #204]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 800148e:	4313      	orrs	r3, r2
 8001490:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001492:	4b33      	ldr	r3, [pc, #204]	; (8001560 <HAL_RCC_OscConfig+0x4dc>)
 8001494:	2201      	movs	r2, #1
 8001496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001498:	f7ff fb84 	bl	8000ba4 <HAL_GetTick>
 800149c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014a0:	f7ff fb80 	bl	8000ba4 <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e04d      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014b2:	4b2a      	ldr	r3, [pc, #168]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d0f0      	beq.n	80014a0 <HAL_RCC_OscConfig+0x41c>
 80014be:	e045      	b.n	800154c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c0:	4b27      	ldr	r3, [pc, #156]	; (8001560 <HAL_RCC_OscConfig+0x4dc>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c6:	f7ff fb6d 	bl	8000ba4 <HAL_GetTick>
 80014ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014cc:	e008      	b.n	80014e0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014ce:	f7ff fb69 	bl	8000ba4 <HAL_GetTick>
 80014d2:	4602      	mov	r2, r0
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d901      	bls.n	80014e0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80014dc:	2303      	movs	r3, #3
 80014de:	e036      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014e0:	4b1e      	ldr	r3, [pc, #120]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d1f0      	bne.n	80014ce <HAL_RCC_OscConfig+0x44a>
 80014ec:	e02e      	b.n	800154c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d101      	bne.n	80014fa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
 80014f8:	e029      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80014fa:	4b18      	ldr	r3, [pc, #96]	; (800155c <HAL_RCC_OscConfig+0x4d8>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	429a      	cmp	r2, r3
 800150c:	d11c      	bne.n	8001548 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001518:	429a      	cmp	r2, r3
 800151a:	d115      	bne.n	8001548 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800151c:	68fa      	ldr	r2, [r7, #12]
 800151e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001522:	4013      	ands	r3, r2
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001528:	4293      	cmp	r3, r2
 800152a:	d10d      	bne.n	8001548 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001536:	429a      	cmp	r2, r3
 8001538:	d106      	bne.n	8001548 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001544:	429a      	cmp	r2, r3
 8001546:	d001      	beq.n	800154c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001548:	2301      	movs	r3, #1
 800154a:	e000      	b.n	800154e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3718      	adds	r7, #24
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40007000 	.word	0x40007000
 800155c:	40023800 	.word	0x40023800
 8001560:	42470060 	.word	0x42470060

08001564 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d101      	bne.n	8001578 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001574:	2301      	movs	r3, #1
 8001576:	e0cc      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001578:	4b68      	ldr	r3, [pc, #416]	; (800171c <HAL_RCC_ClockConfig+0x1b8>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 030f 	and.w	r3, r3, #15
 8001580:	683a      	ldr	r2, [r7, #0]
 8001582:	429a      	cmp	r2, r3
 8001584:	d90c      	bls.n	80015a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001586:	4b65      	ldr	r3, [pc, #404]	; (800171c <HAL_RCC_ClockConfig+0x1b8>)
 8001588:	683a      	ldr	r2, [r7, #0]
 800158a:	b2d2      	uxtb	r2, r2
 800158c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800158e:	4b63      	ldr	r3, [pc, #396]	; (800171c <HAL_RCC_ClockConfig+0x1b8>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 030f 	and.w	r3, r3, #15
 8001596:	683a      	ldr	r2, [r7, #0]
 8001598:	429a      	cmp	r2, r3
 800159a:	d001      	beq.n	80015a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	e0b8      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 0302 	and.w	r3, r3, #2
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d020      	beq.n	80015ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0304 	and.w	r3, r3, #4
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d005      	beq.n	80015c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015b8:	4b59      	ldr	r3, [pc, #356]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	4a58      	ldr	r2, [pc, #352]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80015c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0308 	and.w	r3, r3, #8
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d005      	beq.n	80015dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015d0:	4b53      	ldr	r3, [pc, #332]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	4a52      	ldr	r2, [pc, #328]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80015da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015dc:	4b50      	ldr	r3, [pc, #320]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	494d      	ldr	r1, [pc, #308]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d044      	beq.n	8001684 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d107      	bne.n	8001612 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001602:	4b47      	ldr	r3, [pc, #284]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800160a:	2b00      	cmp	r3, #0
 800160c:	d119      	bne.n	8001642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e07f      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	2b02      	cmp	r3, #2
 8001618:	d003      	beq.n	8001622 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800161e:	2b03      	cmp	r3, #3
 8001620:	d107      	bne.n	8001632 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001622:	4b3f      	ldr	r3, [pc, #252]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d109      	bne.n	8001642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e06f      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001632:	4b3b      	ldr	r3, [pc, #236]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d101      	bne.n	8001642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	e067      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001642:	4b37      	ldr	r3, [pc, #220]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f023 0203 	bic.w	r2, r3, #3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	4934      	ldr	r1, [pc, #208]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001650:	4313      	orrs	r3, r2
 8001652:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001654:	f7ff faa6 	bl	8000ba4 <HAL_GetTick>
 8001658:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800165a:	e00a      	b.n	8001672 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800165c:	f7ff faa2 	bl	8000ba4 <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	f241 3288 	movw	r2, #5000	; 0x1388
 800166a:	4293      	cmp	r3, r2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e04f      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001672:	4b2b      	ldr	r3, [pc, #172]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	f003 020c 	and.w	r2, r3, #12
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	429a      	cmp	r2, r3
 8001682:	d1eb      	bne.n	800165c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001684:	4b25      	ldr	r3, [pc, #148]	; (800171c <HAL_RCC_ClockConfig+0x1b8>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 030f 	and.w	r3, r3, #15
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	429a      	cmp	r2, r3
 8001690:	d20c      	bcs.n	80016ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001692:	4b22      	ldr	r3, [pc, #136]	; (800171c <HAL_RCC_ClockConfig+0x1b8>)
 8001694:	683a      	ldr	r2, [r7, #0]
 8001696:	b2d2      	uxtb	r2, r2
 8001698:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800169a:	4b20      	ldr	r3, [pc, #128]	; (800171c <HAL_RCC_ClockConfig+0x1b8>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 030f 	and.w	r3, r3, #15
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d001      	beq.n	80016ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	e032      	b.n	8001712 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 0304 	and.w	r3, r3, #4
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d008      	beq.n	80016ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016b8:	4b19      	ldr	r3, [pc, #100]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	4916      	ldr	r1, [pc, #88]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80016c6:	4313      	orrs	r3, r2
 80016c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0308 	and.w	r3, r3, #8
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d009      	beq.n	80016ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016d6:	4b12      	ldr	r3, [pc, #72]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	691b      	ldr	r3, [r3, #16]
 80016e2:	00db      	lsls	r3, r3, #3
 80016e4:	490e      	ldr	r1, [pc, #56]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80016e6:	4313      	orrs	r3, r2
 80016e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016ea:	f000 f821 	bl	8001730 <HAL_RCC_GetSysClockFreq>
 80016ee:	4601      	mov	r1, r0
 80016f0:	4b0b      	ldr	r3, [pc, #44]	; (8001720 <HAL_RCC_ClockConfig+0x1bc>)
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	091b      	lsrs	r3, r3, #4
 80016f6:	f003 030f 	and.w	r3, r3, #15
 80016fa:	4a0a      	ldr	r2, [pc, #40]	; (8001724 <HAL_RCC_ClockConfig+0x1c0>)
 80016fc:	5cd3      	ldrb	r3, [r2, r3]
 80016fe:	fa21 f303 	lsr.w	r3, r1, r3
 8001702:	4a09      	ldr	r2, [pc, #36]	; (8001728 <HAL_RCC_ClockConfig+0x1c4>)
 8001704:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001706:	4b09      	ldr	r3, [pc, #36]	; (800172c <HAL_RCC_ClockConfig+0x1c8>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff f934 	bl	8000978 <HAL_InitTick>

  return HAL_OK;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3710      	adds	r7, #16
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40023c00 	.word	0x40023c00
 8001720:	40023800 	.word	0x40023800
 8001724:	08005530 	.word	0x08005530
 8001728:	20000000 	.word	0x20000000
 800172c:	20000004 	.word	0x20000004

08001730 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001736:	2300      	movs	r3, #0
 8001738:	607b      	str	r3, [r7, #4]
 800173a:	2300      	movs	r3, #0
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	2300      	movs	r3, #0
 8001740:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001742:	2300      	movs	r3, #0
 8001744:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001746:	4b50      	ldr	r3, [pc, #320]	; (8001888 <HAL_RCC_GetSysClockFreq+0x158>)
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	f003 030c 	and.w	r3, r3, #12
 800174e:	2b04      	cmp	r3, #4
 8001750:	d007      	beq.n	8001762 <HAL_RCC_GetSysClockFreq+0x32>
 8001752:	2b08      	cmp	r3, #8
 8001754:	d008      	beq.n	8001768 <HAL_RCC_GetSysClockFreq+0x38>
 8001756:	2b00      	cmp	r3, #0
 8001758:	f040 808d 	bne.w	8001876 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800175c:	4b4b      	ldr	r3, [pc, #300]	; (800188c <HAL_RCC_GetSysClockFreq+0x15c>)
 800175e:	60bb      	str	r3, [r7, #8]
       break;
 8001760:	e08c      	b.n	800187c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001762:	4b4b      	ldr	r3, [pc, #300]	; (8001890 <HAL_RCC_GetSysClockFreq+0x160>)
 8001764:	60bb      	str	r3, [r7, #8]
      break;
 8001766:	e089      	b.n	800187c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001768:	4b47      	ldr	r3, [pc, #284]	; (8001888 <HAL_RCC_GetSysClockFreq+0x158>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001770:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001772:	4b45      	ldr	r3, [pc, #276]	; (8001888 <HAL_RCC_GetSysClockFreq+0x158>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d023      	beq.n	80017c6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800177e:	4b42      	ldr	r3, [pc, #264]	; (8001888 <HAL_RCC_GetSysClockFreq+0x158>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	099b      	lsrs	r3, r3, #6
 8001784:	f04f 0400 	mov.w	r4, #0
 8001788:	f240 11ff 	movw	r1, #511	; 0x1ff
 800178c:	f04f 0200 	mov.w	r2, #0
 8001790:	ea03 0501 	and.w	r5, r3, r1
 8001794:	ea04 0602 	and.w	r6, r4, r2
 8001798:	4a3d      	ldr	r2, [pc, #244]	; (8001890 <HAL_RCC_GetSysClockFreq+0x160>)
 800179a:	fb02 f106 	mul.w	r1, r2, r6
 800179e:	2200      	movs	r2, #0
 80017a0:	fb02 f205 	mul.w	r2, r2, r5
 80017a4:	440a      	add	r2, r1
 80017a6:	493a      	ldr	r1, [pc, #232]	; (8001890 <HAL_RCC_GetSysClockFreq+0x160>)
 80017a8:	fba5 0101 	umull	r0, r1, r5, r1
 80017ac:	1853      	adds	r3, r2, r1
 80017ae:	4619      	mov	r1, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f04f 0400 	mov.w	r4, #0
 80017b6:	461a      	mov	r2, r3
 80017b8:	4623      	mov	r3, r4
 80017ba:	f7fe fd11 	bl	80001e0 <__aeabi_uldivmod>
 80017be:	4603      	mov	r3, r0
 80017c0:	460c      	mov	r4, r1
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	e049      	b.n	800185a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017c6:	4b30      	ldr	r3, [pc, #192]	; (8001888 <HAL_RCC_GetSysClockFreq+0x158>)
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	099b      	lsrs	r3, r3, #6
 80017cc:	f04f 0400 	mov.w	r4, #0
 80017d0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	ea03 0501 	and.w	r5, r3, r1
 80017dc:	ea04 0602 	and.w	r6, r4, r2
 80017e0:	4629      	mov	r1, r5
 80017e2:	4632      	mov	r2, r6
 80017e4:	f04f 0300 	mov.w	r3, #0
 80017e8:	f04f 0400 	mov.w	r4, #0
 80017ec:	0154      	lsls	r4, r2, #5
 80017ee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80017f2:	014b      	lsls	r3, r1, #5
 80017f4:	4619      	mov	r1, r3
 80017f6:	4622      	mov	r2, r4
 80017f8:	1b49      	subs	r1, r1, r5
 80017fa:	eb62 0206 	sbc.w	r2, r2, r6
 80017fe:	f04f 0300 	mov.w	r3, #0
 8001802:	f04f 0400 	mov.w	r4, #0
 8001806:	0194      	lsls	r4, r2, #6
 8001808:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800180c:	018b      	lsls	r3, r1, #6
 800180e:	1a5b      	subs	r3, r3, r1
 8001810:	eb64 0402 	sbc.w	r4, r4, r2
 8001814:	f04f 0100 	mov.w	r1, #0
 8001818:	f04f 0200 	mov.w	r2, #0
 800181c:	00e2      	lsls	r2, r4, #3
 800181e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001822:	00d9      	lsls	r1, r3, #3
 8001824:	460b      	mov	r3, r1
 8001826:	4614      	mov	r4, r2
 8001828:	195b      	adds	r3, r3, r5
 800182a:	eb44 0406 	adc.w	r4, r4, r6
 800182e:	f04f 0100 	mov.w	r1, #0
 8001832:	f04f 0200 	mov.w	r2, #0
 8001836:	02a2      	lsls	r2, r4, #10
 8001838:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800183c:	0299      	lsls	r1, r3, #10
 800183e:	460b      	mov	r3, r1
 8001840:	4614      	mov	r4, r2
 8001842:	4618      	mov	r0, r3
 8001844:	4621      	mov	r1, r4
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f04f 0400 	mov.w	r4, #0
 800184c:	461a      	mov	r2, r3
 800184e:	4623      	mov	r3, r4
 8001850:	f7fe fcc6 	bl	80001e0 <__aeabi_uldivmod>
 8001854:	4603      	mov	r3, r0
 8001856:	460c      	mov	r4, r1
 8001858:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800185a:	4b0b      	ldr	r3, [pc, #44]	; (8001888 <HAL_RCC_GetSysClockFreq+0x158>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	0c1b      	lsrs	r3, r3, #16
 8001860:	f003 0303 	and.w	r3, r3, #3
 8001864:	3301      	adds	r3, #1
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800186a:	68fa      	ldr	r2, [r7, #12]
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001872:	60bb      	str	r3, [r7, #8]
      break;
 8001874:	e002      	b.n	800187c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001876:	4b05      	ldr	r3, [pc, #20]	; (800188c <HAL_RCC_GetSysClockFreq+0x15c>)
 8001878:	60bb      	str	r3, [r7, #8]
      break;
 800187a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800187c:	68bb      	ldr	r3, [r7, #8]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3714      	adds	r7, #20
 8001882:	46bd      	mov	sp, r7
 8001884:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001886:	bf00      	nop
 8001888:	40023800 	.word	0x40023800
 800188c:	00f42400 	.word	0x00f42400
 8001890:	017d7840 	.word	0x017d7840

08001894 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001898:	4b03      	ldr	r3, [pc, #12]	; (80018a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800189a:	681b      	ldr	r3, [r3, #0]
}
 800189c:	4618      	mov	r0, r3
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	20000000 	.word	0x20000000

080018ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80018b0:	f7ff fff0 	bl	8001894 <HAL_RCC_GetHCLKFreq>
 80018b4:	4601      	mov	r1, r0
 80018b6:	4b05      	ldr	r3, [pc, #20]	; (80018cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	0a9b      	lsrs	r3, r3, #10
 80018bc:	f003 0307 	and.w	r3, r3, #7
 80018c0:	4a03      	ldr	r2, [pc, #12]	; (80018d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018c2:	5cd3      	ldrb	r3, [r2, r3]
 80018c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	40023800 	.word	0x40023800
 80018d0:	08005540 	.word	0x08005540

080018d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80018d8:	f7ff ffdc 	bl	8001894 <HAL_RCC_GetHCLKFreq>
 80018dc:	4601      	mov	r1, r0
 80018de:	4b05      	ldr	r3, [pc, #20]	; (80018f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	0b5b      	lsrs	r3, r3, #13
 80018e4:	f003 0307 	and.w	r3, r3, #7
 80018e8:	4a03      	ldr	r2, [pc, #12]	; (80018f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80018ea:	5cd3      	ldrb	r3, [r2, r3]
 80018ec:	fa21 f303 	lsr.w	r3, r1, r3
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40023800 	.word	0x40023800
 80018f8:	08005540 	.word	0x08005540

080018fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	220f      	movs	r2, #15
 800190a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800190c:	4b12      	ldr	r3, [pc, #72]	; (8001958 <HAL_RCC_GetClockConfig+0x5c>)
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f003 0203 	and.w	r2, r3, #3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001918:	4b0f      	ldr	r3, [pc, #60]	; (8001958 <HAL_RCC_GetClockConfig+0x5c>)
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001924:	4b0c      	ldr	r3, [pc, #48]	; (8001958 <HAL_RCC_GetClockConfig+0x5c>)
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001930:	4b09      	ldr	r3, [pc, #36]	; (8001958 <HAL_RCC_GetClockConfig+0x5c>)
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	08db      	lsrs	r3, r3, #3
 8001936:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800193e:	4b07      	ldr	r3, [pc, #28]	; (800195c <HAL_RCC_GetClockConfig+0x60>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 020f 	and.w	r2, r3, #15
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	601a      	str	r2, [r3, #0]
}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	40023800 	.word	0x40023800
 800195c:	40023c00 	.word	0x40023c00

08001960 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d101      	bne.n	8001972 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e01d      	b.n	80019ae <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001978:	b2db      	uxtb	r3, r3
 800197a:	2b00      	cmp	r3, #0
 800197c:	d106      	bne.n	800198c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f000 f815 	bl	80019b6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2202      	movs	r2, #2
 8001990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	3304      	adds	r3, #4
 800199c:	4619      	mov	r1, r3
 800199e:	4610      	mov	r0, r2
 80019a0:	f000 f968 	bl	8001c74 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2201      	movs	r2, #1
 80019a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80019ac:	2300      	movs	r3, #0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80019b6:	b480      	push	{r7}
 80019b8:	b083      	sub	sp, #12
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80019be:	bf00      	nop
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr

080019ca <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80019ca:	b480      	push	{r7}
 80019cc:	b085      	sub	sp, #20
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	68da      	ldr	r2, [r3, #12]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f042 0201 	orr.w	r2, r2, #1
 80019e0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f003 0307 	and.w	r3, r3, #7
 80019ec:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2b06      	cmp	r3, #6
 80019f2:	d007      	beq.n	8001a04 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f042 0201 	orr.w	r2, r2, #1
 8001a02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a04:	2300      	movs	r3, #0
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3714      	adds	r7, #20
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b082      	sub	sp, #8
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	691b      	ldr	r3, [r3, #16]
 8001a20:	f003 0302 	and.w	r3, r3, #2
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d122      	bne.n	8001a6e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	f003 0302 	and.w	r3, r3, #2
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d11b      	bne.n	8001a6e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f06f 0202 	mvn.w	r2, #2
 8001a3e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2201      	movs	r2, #1
 8001a44:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	f003 0303 	and.w	r3, r3, #3
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d003      	beq.n	8001a5c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f000 f8ee 	bl	8001c36 <HAL_TIM_IC_CaptureCallback>
 8001a5a:	e005      	b.n	8001a68 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f000 f8e0 	bl	8001c22 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f000 f8f1 	bl	8001c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	691b      	ldr	r3, [r3, #16]
 8001a74:	f003 0304 	and.w	r3, r3, #4
 8001a78:	2b04      	cmp	r3, #4
 8001a7a:	d122      	bne.n	8001ac2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	f003 0304 	and.w	r3, r3, #4
 8001a86:	2b04      	cmp	r3, #4
 8001a88:	d11b      	bne.n	8001ac2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f06f 0204 	mvn.w	r2, #4
 8001a92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2202      	movs	r2, #2
 8001a98:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d003      	beq.n	8001ab0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f000 f8c4 	bl	8001c36 <HAL_TIM_IC_CaptureCallback>
 8001aae:	e005      	b.n	8001abc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f000 f8b6 	bl	8001c22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f000 f8c7 	bl	8001c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	691b      	ldr	r3, [r3, #16]
 8001ac8:	f003 0308 	and.w	r3, r3, #8
 8001acc:	2b08      	cmp	r3, #8
 8001ace:	d122      	bne.n	8001b16 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	68db      	ldr	r3, [r3, #12]
 8001ad6:	f003 0308 	and.w	r3, r3, #8
 8001ada:	2b08      	cmp	r3, #8
 8001adc:	d11b      	bne.n	8001b16 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f06f 0208 	mvn.w	r2, #8
 8001ae6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2204      	movs	r2, #4
 8001aec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	69db      	ldr	r3, [r3, #28]
 8001af4:	f003 0303 	and.w	r3, r3, #3
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d003      	beq.n	8001b04 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f000 f89a 	bl	8001c36 <HAL_TIM_IC_CaptureCallback>
 8001b02:	e005      	b.n	8001b10 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f000 f88c 	bl	8001c22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f000 f89d 	bl	8001c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2200      	movs	r2, #0
 8001b14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	691b      	ldr	r3, [r3, #16]
 8001b1c:	f003 0310 	and.w	r3, r3, #16
 8001b20:	2b10      	cmp	r3, #16
 8001b22:	d122      	bne.n	8001b6a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	68db      	ldr	r3, [r3, #12]
 8001b2a:	f003 0310 	and.w	r3, r3, #16
 8001b2e:	2b10      	cmp	r3, #16
 8001b30:	d11b      	bne.n	8001b6a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f06f 0210 	mvn.w	r2, #16
 8001b3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2208      	movs	r2, #8
 8001b40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	69db      	ldr	r3, [r3, #28]
 8001b48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d003      	beq.n	8001b58 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f000 f870 	bl	8001c36 <HAL_TIM_IC_CaptureCallback>
 8001b56:	e005      	b.n	8001b64 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f000 f862 	bl	8001c22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f000 f873 	bl	8001c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2200      	movs	r2, #0
 8001b68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	691b      	ldr	r3, [r3, #16]
 8001b70:	f003 0301 	and.w	r3, r3, #1
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d10e      	bne.n	8001b96 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	68db      	ldr	r3, [r3, #12]
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d107      	bne.n	8001b96 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f06f 0201 	mvn.w	r2, #1
 8001b8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f7fe fe63 	bl	800085c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	691b      	ldr	r3, [r3, #16]
 8001b9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ba0:	2b80      	cmp	r3, #128	; 0x80
 8001ba2:	d10e      	bne.n	8001bc2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	68db      	ldr	r3, [r3, #12]
 8001baa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bae:	2b80      	cmp	r3, #128	; 0x80
 8001bb0:	d107      	bne.n	8001bc2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001bba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f000 f8e3 	bl	8001d88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	691b      	ldr	r3, [r3, #16]
 8001bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bcc:	2b40      	cmp	r3, #64	; 0x40
 8001bce:	d10e      	bne.n	8001bee <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	68db      	ldr	r3, [r3, #12]
 8001bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bda:	2b40      	cmp	r3, #64	; 0x40
 8001bdc:	d107      	bne.n	8001bee <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001be6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f000 f838 	bl	8001c5e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	691b      	ldr	r3, [r3, #16]
 8001bf4:	f003 0320 	and.w	r3, r3, #32
 8001bf8:	2b20      	cmp	r3, #32
 8001bfa:	d10e      	bne.n	8001c1a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	68db      	ldr	r3, [r3, #12]
 8001c02:	f003 0320 	and.w	r3, r3, #32
 8001c06:	2b20      	cmp	r3, #32
 8001c08:	d107      	bne.n	8001c1a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f06f 0220 	mvn.w	r2, #32
 8001c12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f000 f8ad 	bl	8001d74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c22:	b480      	push	{r7}
 8001c24:	b083      	sub	sp, #12
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001c2a:	bf00      	nop
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001c36:	b480      	push	{r7}
 8001c38:	b083      	sub	sp, #12
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001c52:	bf00      	nop
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr

08001c5e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	b083      	sub	sp, #12
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001c66:	bf00      	nop
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
	...

08001c74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	4a34      	ldr	r2, [pc, #208]	; (8001d58 <TIM_Base_SetConfig+0xe4>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d00f      	beq.n	8001cac <TIM_Base_SetConfig+0x38>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c92:	d00b      	beq.n	8001cac <TIM_Base_SetConfig+0x38>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4a31      	ldr	r2, [pc, #196]	; (8001d5c <TIM_Base_SetConfig+0xe8>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d007      	beq.n	8001cac <TIM_Base_SetConfig+0x38>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	4a30      	ldr	r2, [pc, #192]	; (8001d60 <TIM_Base_SetConfig+0xec>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d003      	beq.n	8001cac <TIM_Base_SetConfig+0x38>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4a2f      	ldr	r2, [pc, #188]	; (8001d64 <TIM_Base_SetConfig+0xf0>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d108      	bne.n	8001cbe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001cb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	68fa      	ldr	r2, [r7, #12]
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a25      	ldr	r2, [pc, #148]	; (8001d58 <TIM_Base_SetConfig+0xe4>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d01b      	beq.n	8001cfe <TIM_Base_SetConfig+0x8a>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ccc:	d017      	beq.n	8001cfe <TIM_Base_SetConfig+0x8a>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a22      	ldr	r2, [pc, #136]	; (8001d5c <TIM_Base_SetConfig+0xe8>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d013      	beq.n	8001cfe <TIM_Base_SetConfig+0x8a>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a21      	ldr	r2, [pc, #132]	; (8001d60 <TIM_Base_SetConfig+0xec>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d00f      	beq.n	8001cfe <TIM_Base_SetConfig+0x8a>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a20      	ldr	r2, [pc, #128]	; (8001d64 <TIM_Base_SetConfig+0xf0>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d00b      	beq.n	8001cfe <TIM_Base_SetConfig+0x8a>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a1f      	ldr	r2, [pc, #124]	; (8001d68 <TIM_Base_SetConfig+0xf4>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d007      	beq.n	8001cfe <TIM_Base_SetConfig+0x8a>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a1e      	ldr	r2, [pc, #120]	; (8001d6c <TIM_Base_SetConfig+0xf8>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d003      	beq.n	8001cfe <TIM_Base_SetConfig+0x8a>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a1d      	ldr	r2, [pc, #116]	; (8001d70 <TIM_Base_SetConfig+0xfc>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d108      	bne.n	8001d10 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	68db      	ldr	r3, [r3, #12]
 8001d0a:	68fa      	ldr	r2, [r7, #12]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	695b      	ldr	r3, [r3, #20]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68fa      	ldr	r2, [r7, #12]
 8001d22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	689a      	ldr	r2, [r3, #8]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a08      	ldr	r2, [pc, #32]	; (8001d58 <TIM_Base_SetConfig+0xe4>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d103      	bne.n	8001d44 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	691a      	ldr	r2, [r3, #16]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2201      	movs	r2, #1
 8001d48:	615a      	str	r2, [r3, #20]
}
 8001d4a:	bf00      	nop
 8001d4c:	3714      	adds	r7, #20
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	40010000 	.word	0x40010000
 8001d5c:	40000400 	.word	0x40000400
 8001d60:	40000800 	.word	0x40000800
 8001d64:	40000c00 	.word	0x40000c00
 8001d68:	40014000 	.word	0x40014000
 8001d6c:	40014400 	.word	0x40014400
 8001d70:	40014800 	.word	0x40014800

08001d74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001d7c:	bf00      	nop
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001d90:	bf00      	nop
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e03f      	b.n	8001e2e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d106      	bne.n	8001dc8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f7fe fd90 	bl	80008e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2224      	movs	r2, #36	; 0x24
 8001dcc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	68da      	ldr	r2, [r3, #12]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001dde:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f000 f829 	bl	8001e38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	691a      	ldr	r2, [r3, #16]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001df4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	695a      	ldr	r2, [r3, #20]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	68da      	ldr	r2, [r3, #12]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2220      	movs	r2, #32
 8001e20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2220      	movs	r2, #32
 8001e28:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
	...

08001e38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e3c:	b085      	sub	sp, #20
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	691b      	ldr	r3, [r3, #16]
 8001e48:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	68da      	ldr	r2, [r3, #12]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	430a      	orrs	r2, r1
 8001e56:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	689a      	ldr	r2, [r3, #8]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	431a      	orrs	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	695b      	ldr	r3, [r3, #20]
 8001e66:	431a      	orrs	r2, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	69db      	ldr	r3, [r3, #28]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	68db      	ldr	r3, [r3, #12]
 8001e76:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001e7a:	f023 030c 	bic.w	r3, r3, #12
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	6812      	ldr	r2, [r2, #0]
 8001e82:	68f9      	ldr	r1, [r7, #12]
 8001e84:	430b      	orrs	r3, r1
 8001e86:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	699a      	ldr	r2, [r3, #24]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	69db      	ldr	r3, [r3, #28]
 8001ea2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ea6:	f040 818b 	bne.w	80021c0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4ac1      	ldr	r2, [pc, #772]	; (80021b4 <UART_SetConfig+0x37c>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d005      	beq.n	8001ec0 <UART_SetConfig+0x88>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4abf      	ldr	r2, [pc, #764]	; (80021b8 <UART_SetConfig+0x380>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	f040 80bd 	bne.w	800203a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001ec0:	f7ff fd08 	bl	80018d4 <HAL_RCC_GetPCLK2Freq>
 8001ec4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	461d      	mov	r5, r3
 8001eca:	f04f 0600 	mov.w	r6, #0
 8001ece:	46a8      	mov	r8, r5
 8001ed0:	46b1      	mov	r9, r6
 8001ed2:	eb18 0308 	adds.w	r3, r8, r8
 8001ed6:	eb49 0409 	adc.w	r4, r9, r9
 8001eda:	4698      	mov	r8, r3
 8001edc:	46a1      	mov	r9, r4
 8001ede:	eb18 0805 	adds.w	r8, r8, r5
 8001ee2:	eb49 0906 	adc.w	r9, r9, r6
 8001ee6:	f04f 0100 	mov.w	r1, #0
 8001eea:	f04f 0200 	mov.w	r2, #0
 8001eee:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8001ef2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8001ef6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8001efa:	4688      	mov	r8, r1
 8001efc:	4691      	mov	r9, r2
 8001efe:	eb18 0005 	adds.w	r0, r8, r5
 8001f02:	eb49 0106 	adc.w	r1, r9, r6
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	461d      	mov	r5, r3
 8001f0c:	f04f 0600 	mov.w	r6, #0
 8001f10:	196b      	adds	r3, r5, r5
 8001f12:	eb46 0406 	adc.w	r4, r6, r6
 8001f16:	461a      	mov	r2, r3
 8001f18:	4623      	mov	r3, r4
 8001f1a:	f7fe f961 	bl	80001e0 <__aeabi_uldivmod>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	460c      	mov	r4, r1
 8001f22:	461a      	mov	r2, r3
 8001f24:	4ba5      	ldr	r3, [pc, #660]	; (80021bc <UART_SetConfig+0x384>)
 8001f26:	fba3 2302 	umull	r2, r3, r3, r2
 8001f2a:	095b      	lsrs	r3, r3, #5
 8001f2c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	461d      	mov	r5, r3
 8001f34:	f04f 0600 	mov.w	r6, #0
 8001f38:	46a9      	mov	r9, r5
 8001f3a:	46b2      	mov	sl, r6
 8001f3c:	eb19 0309 	adds.w	r3, r9, r9
 8001f40:	eb4a 040a 	adc.w	r4, sl, sl
 8001f44:	4699      	mov	r9, r3
 8001f46:	46a2      	mov	sl, r4
 8001f48:	eb19 0905 	adds.w	r9, r9, r5
 8001f4c:	eb4a 0a06 	adc.w	sl, sl, r6
 8001f50:	f04f 0100 	mov.w	r1, #0
 8001f54:	f04f 0200 	mov.w	r2, #0
 8001f58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001f5c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001f60:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001f64:	4689      	mov	r9, r1
 8001f66:	4692      	mov	sl, r2
 8001f68:	eb19 0005 	adds.w	r0, r9, r5
 8001f6c:	eb4a 0106 	adc.w	r1, sl, r6
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	461d      	mov	r5, r3
 8001f76:	f04f 0600 	mov.w	r6, #0
 8001f7a:	196b      	adds	r3, r5, r5
 8001f7c:	eb46 0406 	adc.w	r4, r6, r6
 8001f80:	461a      	mov	r2, r3
 8001f82:	4623      	mov	r3, r4
 8001f84:	f7fe f92c 	bl	80001e0 <__aeabi_uldivmod>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	460c      	mov	r4, r1
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	4b8b      	ldr	r3, [pc, #556]	; (80021bc <UART_SetConfig+0x384>)
 8001f90:	fba3 1302 	umull	r1, r3, r3, r2
 8001f94:	095b      	lsrs	r3, r3, #5
 8001f96:	2164      	movs	r1, #100	; 0x64
 8001f98:	fb01 f303 	mul.w	r3, r1, r3
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	3332      	adds	r3, #50	; 0x32
 8001fa2:	4a86      	ldr	r2, [pc, #536]	; (80021bc <UART_SetConfig+0x384>)
 8001fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa8:	095b      	lsrs	r3, r3, #5
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001fb0:	4498      	add	r8, r3
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	461d      	mov	r5, r3
 8001fb6:	f04f 0600 	mov.w	r6, #0
 8001fba:	46a9      	mov	r9, r5
 8001fbc:	46b2      	mov	sl, r6
 8001fbe:	eb19 0309 	adds.w	r3, r9, r9
 8001fc2:	eb4a 040a 	adc.w	r4, sl, sl
 8001fc6:	4699      	mov	r9, r3
 8001fc8:	46a2      	mov	sl, r4
 8001fca:	eb19 0905 	adds.w	r9, r9, r5
 8001fce:	eb4a 0a06 	adc.w	sl, sl, r6
 8001fd2:	f04f 0100 	mov.w	r1, #0
 8001fd6:	f04f 0200 	mov.w	r2, #0
 8001fda:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001fde:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001fe2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001fe6:	4689      	mov	r9, r1
 8001fe8:	4692      	mov	sl, r2
 8001fea:	eb19 0005 	adds.w	r0, r9, r5
 8001fee:	eb4a 0106 	adc.w	r1, sl, r6
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	461d      	mov	r5, r3
 8001ff8:	f04f 0600 	mov.w	r6, #0
 8001ffc:	196b      	adds	r3, r5, r5
 8001ffe:	eb46 0406 	adc.w	r4, r6, r6
 8002002:	461a      	mov	r2, r3
 8002004:	4623      	mov	r3, r4
 8002006:	f7fe f8eb 	bl	80001e0 <__aeabi_uldivmod>
 800200a:	4603      	mov	r3, r0
 800200c:	460c      	mov	r4, r1
 800200e:	461a      	mov	r2, r3
 8002010:	4b6a      	ldr	r3, [pc, #424]	; (80021bc <UART_SetConfig+0x384>)
 8002012:	fba3 1302 	umull	r1, r3, r3, r2
 8002016:	095b      	lsrs	r3, r3, #5
 8002018:	2164      	movs	r1, #100	; 0x64
 800201a:	fb01 f303 	mul.w	r3, r1, r3
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	00db      	lsls	r3, r3, #3
 8002022:	3332      	adds	r3, #50	; 0x32
 8002024:	4a65      	ldr	r2, [pc, #404]	; (80021bc <UART_SetConfig+0x384>)
 8002026:	fba2 2303 	umull	r2, r3, r2, r3
 800202a:	095b      	lsrs	r3, r3, #5
 800202c:	f003 0207 	and.w	r2, r3, #7
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4442      	add	r2, r8
 8002036:	609a      	str	r2, [r3, #8]
 8002038:	e26f      	b.n	800251a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800203a:	f7ff fc37 	bl	80018ac <HAL_RCC_GetPCLK1Freq>
 800203e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	461d      	mov	r5, r3
 8002044:	f04f 0600 	mov.w	r6, #0
 8002048:	46a8      	mov	r8, r5
 800204a:	46b1      	mov	r9, r6
 800204c:	eb18 0308 	adds.w	r3, r8, r8
 8002050:	eb49 0409 	adc.w	r4, r9, r9
 8002054:	4698      	mov	r8, r3
 8002056:	46a1      	mov	r9, r4
 8002058:	eb18 0805 	adds.w	r8, r8, r5
 800205c:	eb49 0906 	adc.w	r9, r9, r6
 8002060:	f04f 0100 	mov.w	r1, #0
 8002064:	f04f 0200 	mov.w	r2, #0
 8002068:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800206c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002070:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002074:	4688      	mov	r8, r1
 8002076:	4691      	mov	r9, r2
 8002078:	eb18 0005 	adds.w	r0, r8, r5
 800207c:	eb49 0106 	adc.w	r1, r9, r6
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	461d      	mov	r5, r3
 8002086:	f04f 0600 	mov.w	r6, #0
 800208a:	196b      	adds	r3, r5, r5
 800208c:	eb46 0406 	adc.w	r4, r6, r6
 8002090:	461a      	mov	r2, r3
 8002092:	4623      	mov	r3, r4
 8002094:	f7fe f8a4 	bl	80001e0 <__aeabi_uldivmod>
 8002098:	4603      	mov	r3, r0
 800209a:	460c      	mov	r4, r1
 800209c:	461a      	mov	r2, r3
 800209e:	4b47      	ldr	r3, [pc, #284]	; (80021bc <UART_SetConfig+0x384>)
 80020a0:	fba3 2302 	umull	r2, r3, r3, r2
 80020a4:	095b      	lsrs	r3, r3, #5
 80020a6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	461d      	mov	r5, r3
 80020ae:	f04f 0600 	mov.w	r6, #0
 80020b2:	46a9      	mov	r9, r5
 80020b4:	46b2      	mov	sl, r6
 80020b6:	eb19 0309 	adds.w	r3, r9, r9
 80020ba:	eb4a 040a 	adc.w	r4, sl, sl
 80020be:	4699      	mov	r9, r3
 80020c0:	46a2      	mov	sl, r4
 80020c2:	eb19 0905 	adds.w	r9, r9, r5
 80020c6:	eb4a 0a06 	adc.w	sl, sl, r6
 80020ca:	f04f 0100 	mov.w	r1, #0
 80020ce:	f04f 0200 	mov.w	r2, #0
 80020d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80020d6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80020da:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80020de:	4689      	mov	r9, r1
 80020e0:	4692      	mov	sl, r2
 80020e2:	eb19 0005 	adds.w	r0, r9, r5
 80020e6:	eb4a 0106 	adc.w	r1, sl, r6
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	461d      	mov	r5, r3
 80020f0:	f04f 0600 	mov.w	r6, #0
 80020f4:	196b      	adds	r3, r5, r5
 80020f6:	eb46 0406 	adc.w	r4, r6, r6
 80020fa:	461a      	mov	r2, r3
 80020fc:	4623      	mov	r3, r4
 80020fe:	f7fe f86f 	bl	80001e0 <__aeabi_uldivmod>
 8002102:	4603      	mov	r3, r0
 8002104:	460c      	mov	r4, r1
 8002106:	461a      	mov	r2, r3
 8002108:	4b2c      	ldr	r3, [pc, #176]	; (80021bc <UART_SetConfig+0x384>)
 800210a:	fba3 1302 	umull	r1, r3, r3, r2
 800210e:	095b      	lsrs	r3, r3, #5
 8002110:	2164      	movs	r1, #100	; 0x64
 8002112:	fb01 f303 	mul.w	r3, r1, r3
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	3332      	adds	r3, #50	; 0x32
 800211c:	4a27      	ldr	r2, [pc, #156]	; (80021bc <UART_SetConfig+0x384>)
 800211e:	fba2 2303 	umull	r2, r3, r2, r3
 8002122:	095b      	lsrs	r3, r3, #5
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800212a:	4498      	add	r8, r3
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	461d      	mov	r5, r3
 8002130:	f04f 0600 	mov.w	r6, #0
 8002134:	46a9      	mov	r9, r5
 8002136:	46b2      	mov	sl, r6
 8002138:	eb19 0309 	adds.w	r3, r9, r9
 800213c:	eb4a 040a 	adc.w	r4, sl, sl
 8002140:	4699      	mov	r9, r3
 8002142:	46a2      	mov	sl, r4
 8002144:	eb19 0905 	adds.w	r9, r9, r5
 8002148:	eb4a 0a06 	adc.w	sl, sl, r6
 800214c:	f04f 0100 	mov.w	r1, #0
 8002150:	f04f 0200 	mov.w	r2, #0
 8002154:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002158:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800215c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002160:	4689      	mov	r9, r1
 8002162:	4692      	mov	sl, r2
 8002164:	eb19 0005 	adds.w	r0, r9, r5
 8002168:	eb4a 0106 	adc.w	r1, sl, r6
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	461d      	mov	r5, r3
 8002172:	f04f 0600 	mov.w	r6, #0
 8002176:	196b      	adds	r3, r5, r5
 8002178:	eb46 0406 	adc.w	r4, r6, r6
 800217c:	461a      	mov	r2, r3
 800217e:	4623      	mov	r3, r4
 8002180:	f7fe f82e 	bl	80001e0 <__aeabi_uldivmod>
 8002184:	4603      	mov	r3, r0
 8002186:	460c      	mov	r4, r1
 8002188:	461a      	mov	r2, r3
 800218a:	4b0c      	ldr	r3, [pc, #48]	; (80021bc <UART_SetConfig+0x384>)
 800218c:	fba3 1302 	umull	r1, r3, r3, r2
 8002190:	095b      	lsrs	r3, r3, #5
 8002192:	2164      	movs	r1, #100	; 0x64
 8002194:	fb01 f303 	mul.w	r3, r1, r3
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	00db      	lsls	r3, r3, #3
 800219c:	3332      	adds	r3, #50	; 0x32
 800219e:	4a07      	ldr	r2, [pc, #28]	; (80021bc <UART_SetConfig+0x384>)
 80021a0:	fba2 2303 	umull	r2, r3, r2, r3
 80021a4:	095b      	lsrs	r3, r3, #5
 80021a6:	f003 0207 	and.w	r2, r3, #7
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4442      	add	r2, r8
 80021b0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80021b2:	e1b2      	b.n	800251a <UART_SetConfig+0x6e2>
 80021b4:	40011000 	.word	0x40011000
 80021b8:	40011400 	.word	0x40011400
 80021bc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4ad7      	ldr	r2, [pc, #860]	; (8002524 <UART_SetConfig+0x6ec>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d005      	beq.n	80021d6 <UART_SetConfig+0x39e>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4ad6      	ldr	r2, [pc, #856]	; (8002528 <UART_SetConfig+0x6f0>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	f040 80d1 	bne.w	8002378 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80021d6:	f7ff fb7d 	bl	80018d4 <HAL_RCC_GetPCLK2Freq>
 80021da:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	469a      	mov	sl, r3
 80021e0:	f04f 0b00 	mov.w	fp, #0
 80021e4:	46d0      	mov	r8, sl
 80021e6:	46d9      	mov	r9, fp
 80021e8:	eb18 0308 	adds.w	r3, r8, r8
 80021ec:	eb49 0409 	adc.w	r4, r9, r9
 80021f0:	4698      	mov	r8, r3
 80021f2:	46a1      	mov	r9, r4
 80021f4:	eb18 080a 	adds.w	r8, r8, sl
 80021f8:	eb49 090b 	adc.w	r9, r9, fp
 80021fc:	f04f 0100 	mov.w	r1, #0
 8002200:	f04f 0200 	mov.w	r2, #0
 8002204:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002208:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800220c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002210:	4688      	mov	r8, r1
 8002212:	4691      	mov	r9, r2
 8002214:	eb1a 0508 	adds.w	r5, sl, r8
 8002218:	eb4b 0609 	adc.w	r6, fp, r9
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	4619      	mov	r1, r3
 8002222:	f04f 0200 	mov.w	r2, #0
 8002226:	f04f 0300 	mov.w	r3, #0
 800222a:	f04f 0400 	mov.w	r4, #0
 800222e:	0094      	lsls	r4, r2, #2
 8002230:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002234:	008b      	lsls	r3, r1, #2
 8002236:	461a      	mov	r2, r3
 8002238:	4623      	mov	r3, r4
 800223a:	4628      	mov	r0, r5
 800223c:	4631      	mov	r1, r6
 800223e:	f7fd ffcf 	bl	80001e0 <__aeabi_uldivmod>
 8002242:	4603      	mov	r3, r0
 8002244:	460c      	mov	r4, r1
 8002246:	461a      	mov	r2, r3
 8002248:	4bb8      	ldr	r3, [pc, #736]	; (800252c <UART_SetConfig+0x6f4>)
 800224a:	fba3 2302 	umull	r2, r3, r3, r2
 800224e:	095b      	lsrs	r3, r3, #5
 8002250:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	469b      	mov	fp, r3
 8002258:	f04f 0c00 	mov.w	ip, #0
 800225c:	46d9      	mov	r9, fp
 800225e:	46e2      	mov	sl, ip
 8002260:	eb19 0309 	adds.w	r3, r9, r9
 8002264:	eb4a 040a 	adc.w	r4, sl, sl
 8002268:	4699      	mov	r9, r3
 800226a:	46a2      	mov	sl, r4
 800226c:	eb19 090b 	adds.w	r9, r9, fp
 8002270:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002274:	f04f 0100 	mov.w	r1, #0
 8002278:	f04f 0200 	mov.w	r2, #0
 800227c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002280:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002284:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002288:	4689      	mov	r9, r1
 800228a:	4692      	mov	sl, r2
 800228c:	eb1b 0509 	adds.w	r5, fp, r9
 8002290:	eb4c 060a 	adc.w	r6, ip, sl
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	4619      	mov	r1, r3
 800229a:	f04f 0200 	mov.w	r2, #0
 800229e:	f04f 0300 	mov.w	r3, #0
 80022a2:	f04f 0400 	mov.w	r4, #0
 80022a6:	0094      	lsls	r4, r2, #2
 80022a8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80022ac:	008b      	lsls	r3, r1, #2
 80022ae:	461a      	mov	r2, r3
 80022b0:	4623      	mov	r3, r4
 80022b2:	4628      	mov	r0, r5
 80022b4:	4631      	mov	r1, r6
 80022b6:	f7fd ff93 	bl	80001e0 <__aeabi_uldivmod>
 80022ba:	4603      	mov	r3, r0
 80022bc:	460c      	mov	r4, r1
 80022be:	461a      	mov	r2, r3
 80022c0:	4b9a      	ldr	r3, [pc, #616]	; (800252c <UART_SetConfig+0x6f4>)
 80022c2:	fba3 1302 	umull	r1, r3, r3, r2
 80022c6:	095b      	lsrs	r3, r3, #5
 80022c8:	2164      	movs	r1, #100	; 0x64
 80022ca:	fb01 f303 	mul.w	r3, r1, r3
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	011b      	lsls	r3, r3, #4
 80022d2:	3332      	adds	r3, #50	; 0x32
 80022d4:	4a95      	ldr	r2, [pc, #596]	; (800252c <UART_SetConfig+0x6f4>)
 80022d6:	fba2 2303 	umull	r2, r3, r2, r3
 80022da:	095b      	lsrs	r3, r3, #5
 80022dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022e0:	4498      	add	r8, r3
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	469b      	mov	fp, r3
 80022e6:	f04f 0c00 	mov.w	ip, #0
 80022ea:	46d9      	mov	r9, fp
 80022ec:	46e2      	mov	sl, ip
 80022ee:	eb19 0309 	adds.w	r3, r9, r9
 80022f2:	eb4a 040a 	adc.w	r4, sl, sl
 80022f6:	4699      	mov	r9, r3
 80022f8:	46a2      	mov	sl, r4
 80022fa:	eb19 090b 	adds.w	r9, r9, fp
 80022fe:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002302:	f04f 0100 	mov.w	r1, #0
 8002306:	f04f 0200 	mov.w	r2, #0
 800230a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800230e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002312:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002316:	4689      	mov	r9, r1
 8002318:	4692      	mov	sl, r2
 800231a:	eb1b 0509 	adds.w	r5, fp, r9
 800231e:	eb4c 060a 	adc.w	r6, ip, sl
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	4619      	mov	r1, r3
 8002328:	f04f 0200 	mov.w	r2, #0
 800232c:	f04f 0300 	mov.w	r3, #0
 8002330:	f04f 0400 	mov.w	r4, #0
 8002334:	0094      	lsls	r4, r2, #2
 8002336:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800233a:	008b      	lsls	r3, r1, #2
 800233c:	461a      	mov	r2, r3
 800233e:	4623      	mov	r3, r4
 8002340:	4628      	mov	r0, r5
 8002342:	4631      	mov	r1, r6
 8002344:	f7fd ff4c 	bl	80001e0 <__aeabi_uldivmod>
 8002348:	4603      	mov	r3, r0
 800234a:	460c      	mov	r4, r1
 800234c:	461a      	mov	r2, r3
 800234e:	4b77      	ldr	r3, [pc, #476]	; (800252c <UART_SetConfig+0x6f4>)
 8002350:	fba3 1302 	umull	r1, r3, r3, r2
 8002354:	095b      	lsrs	r3, r3, #5
 8002356:	2164      	movs	r1, #100	; 0x64
 8002358:	fb01 f303 	mul.w	r3, r1, r3
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	011b      	lsls	r3, r3, #4
 8002360:	3332      	adds	r3, #50	; 0x32
 8002362:	4a72      	ldr	r2, [pc, #456]	; (800252c <UART_SetConfig+0x6f4>)
 8002364:	fba2 2303 	umull	r2, r3, r2, r3
 8002368:	095b      	lsrs	r3, r3, #5
 800236a:	f003 020f 	and.w	r2, r3, #15
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4442      	add	r2, r8
 8002374:	609a      	str	r2, [r3, #8]
 8002376:	e0d0      	b.n	800251a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002378:	f7ff fa98 	bl	80018ac <HAL_RCC_GetPCLK1Freq>
 800237c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	469a      	mov	sl, r3
 8002382:	f04f 0b00 	mov.w	fp, #0
 8002386:	46d0      	mov	r8, sl
 8002388:	46d9      	mov	r9, fp
 800238a:	eb18 0308 	adds.w	r3, r8, r8
 800238e:	eb49 0409 	adc.w	r4, r9, r9
 8002392:	4698      	mov	r8, r3
 8002394:	46a1      	mov	r9, r4
 8002396:	eb18 080a 	adds.w	r8, r8, sl
 800239a:	eb49 090b 	adc.w	r9, r9, fp
 800239e:	f04f 0100 	mov.w	r1, #0
 80023a2:	f04f 0200 	mov.w	r2, #0
 80023a6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80023aa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80023ae:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80023b2:	4688      	mov	r8, r1
 80023b4:	4691      	mov	r9, r2
 80023b6:	eb1a 0508 	adds.w	r5, sl, r8
 80023ba:	eb4b 0609 	adc.w	r6, fp, r9
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	4619      	mov	r1, r3
 80023c4:	f04f 0200 	mov.w	r2, #0
 80023c8:	f04f 0300 	mov.w	r3, #0
 80023cc:	f04f 0400 	mov.w	r4, #0
 80023d0:	0094      	lsls	r4, r2, #2
 80023d2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80023d6:	008b      	lsls	r3, r1, #2
 80023d8:	461a      	mov	r2, r3
 80023da:	4623      	mov	r3, r4
 80023dc:	4628      	mov	r0, r5
 80023de:	4631      	mov	r1, r6
 80023e0:	f7fd fefe 	bl	80001e0 <__aeabi_uldivmod>
 80023e4:	4603      	mov	r3, r0
 80023e6:	460c      	mov	r4, r1
 80023e8:	461a      	mov	r2, r3
 80023ea:	4b50      	ldr	r3, [pc, #320]	; (800252c <UART_SetConfig+0x6f4>)
 80023ec:	fba3 2302 	umull	r2, r3, r3, r2
 80023f0:	095b      	lsrs	r3, r3, #5
 80023f2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	469b      	mov	fp, r3
 80023fa:	f04f 0c00 	mov.w	ip, #0
 80023fe:	46d9      	mov	r9, fp
 8002400:	46e2      	mov	sl, ip
 8002402:	eb19 0309 	adds.w	r3, r9, r9
 8002406:	eb4a 040a 	adc.w	r4, sl, sl
 800240a:	4699      	mov	r9, r3
 800240c:	46a2      	mov	sl, r4
 800240e:	eb19 090b 	adds.w	r9, r9, fp
 8002412:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002416:	f04f 0100 	mov.w	r1, #0
 800241a:	f04f 0200 	mov.w	r2, #0
 800241e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002422:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002426:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800242a:	4689      	mov	r9, r1
 800242c:	4692      	mov	sl, r2
 800242e:	eb1b 0509 	adds.w	r5, fp, r9
 8002432:	eb4c 060a 	adc.w	r6, ip, sl
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	4619      	mov	r1, r3
 800243c:	f04f 0200 	mov.w	r2, #0
 8002440:	f04f 0300 	mov.w	r3, #0
 8002444:	f04f 0400 	mov.w	r4, #0
 8002448:	0094      	lsls	r4, r2, #2
 800244a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800244e:	008b      	lsls	r3, r1, #2
 8002450:	461a      	mov	r2, r3
 8002452:	4623      	mov	r3, r4
 8002454:	4628      	mov	r0, r5
 8002456:	4631      	mov	r1, r6
 8002458:	f7fd fec2 	bl	80001e0 <__aeabi_uldivmod>
 800245c:	4603      	mov	r3, r0
 800245e:	460c      	mov	r4, r1
 8002460:	461a      	mov	r2, r3
 8002462:	4b32      	ldr	r3, [pc, #200]	; (800252c <UART_SetConfig+0x6f4>)
 8002464:	fba3 1302 	umull	r1, r3, r3, r2
 8002468:	095b      	lsrs	r3, r3, #5
 800246a:	2164      	movs	r1, #100	; 0x64
 800246c:	fb01 f303 	mul.w	r3, r1, r3
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	011b      	lsls	r3, r3, #4
 8002474:	3332      	adds	r3, #50	; 0x32
 8002476:	4a2d      	ldr	r2, [pc, #180]	; (800252c <UART_SetConfig+0x6f4>)
 8002478:	fba2 2303 	umull	r2, r3, r2, r3
 800247c:	095b      	lsrs	r3, r3, #5
 800247e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002482:	4498      	add	r8, r3
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	469b      	mov	fp, r3
 8002488:	f04f 0c00 	mov.w	ip, #0
 800248c:	46d9      	mov	r9, fp
 800248e:	46e2      	mov	sl, ip
 8002490:	eb19 0309 	adds.w	r3, r9, r9
 8002494:	eb4a 040a 	adc.w	r4, sl, sl
 8002498:	4699      	mov	r9, r3
 800249a:	46a2      	mov	sl, r4
 800249c:	eb19 090b 	adds.w	r9, r9, fp
 80024a0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80024a4:	f04f 0100 	mov.w	r1, #0
 80024a8:	f04f 0200 	mov.w	r2, #0
 80024ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80024b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80024b8:	4689      	mov	r9, r1
 80024ba:	4692      	mov	sl, r2
 80024bc:	eb1b 0509 	adds.w	r5, fp, r9
 80024c0:	eb4c 060a 	adc.w	r6, ip, sl
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	4619      	mov	r1, r3
 80024ca:	f04f 0200 	mov.w	r2, #0
 80024ce:	f04f 0300 	mov.w	r3, #0
 80024d2:	f04f 0400 	mov.w	r4, #0
 80024d6:	0094      	lsls	r4, r2, #2
 80024d8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80024dc:	008b      	lsls	r3, r1, #2
 80024de:	461a      	mov	r2, r3
 80024e0:	4623      	mov	r3, r4
 80024e2:	4628      	mov	r0, r5
 80024e4:	4631      	mov	r1, r6
 80024e6:	f7fd fe7b 	bl	80001e0 <__aeabi_uldivmod>
 80024ea:	4603      	mov	r3, r0
 80024ec:	460c      	mov	r4, r1
 80024ee:	461a      	mov	r2, r3
 80024f0:	4b0e      	ldr	r3, [pc, #56]	; (800252c <UART_SetConfig+0x6f4>)
 80024f2:	fba3 1302 	umull	r1, r3, r3, r2
 80024f6:	095b      	lsrs	r3, r3, #5
 80024f8:	2164      	movs	r1, #100	; 0x64
 80024fa:	fb01 f303 	mul.w	r3, r1, r3
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	011b      	lsls	r3, r3, #4
 8002502:	3332      	adds	r3, #50	; 0x32
 8002504:	4a09      	ldr	r2, [pc, #36]	; (800252c <UART_SetConfig+0x6f4>)
 8002506:	fba2 2303 	umull	r2, r3, r2, r3
 800250a:	095b      	lsrs	r3, r3, #5
 800250c:	f003 020f 	and.w	r2, r3, #15
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4442      	add	r2, r8
 8002516:	609a      	str	r2, [r3, #8]
}
 8002518:	e7ff      	b.n	800251a <UART_SetConfig+0x6e2>
 800251a:	bf00      	nop
 800251c:	3714      	adds	r7, #20
 800251e:	46bd      	mov	sp, r7
 8002520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002524:	40011000 	.word	0x40011000
 8002528:	40011400 	.word	0x40011400
 800252c:	51eb851f 	.word	0x51eb851f

08002530 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	4a07      	ldr	r2, [pc, #28]	; (800255c <vApplicationGetIdleTaskMemory+0x2c>)
 8002540:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	4a06      	ldr	r2, [pc, #24]	; (8002560 <vApplicationGetIdleTaskMemory+0x30>)
 8002546:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2280      	movs	r2, #128	; 0x80
 800254c:	601a      	str	r2, [r3, #0]
}
 800254e:	bf00      	nop
 8002550:	3714      	adds	r7, #20
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	200000dc 	.word	0x200000dc
 8002560:	20000198 	.word	0x20000198

08002564 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	4a07      	ldr	r2, [pc, #28]	; (8002590 <vApplicationGetTimerTaskMemory+0x2c>)
 8002574:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	4a06      	ldr	r2, [pc, #24]	; (8002594 <vApplicationGetTimerTaskMemory+0x30>)
 800257a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002582:	601a      	str	r2, [r3, #0]
}
 8002584:	bf00      	nop
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr
 8002590:	20000398 	.word	0x20000398
 8002594:	20000454 	.word	0x20000454

08002598 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f103 0208 	add.w	r2, r3, #8
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	f04f 32ff 	mov.w	r2, #4294967295
 80025b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f103 0208 	add.w	r2, r3, #8
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f103 0208 	add.w	r2, r3, #8
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80025e6:	bf00      	nop
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr

080025f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80025f2:	b480      	push	{r7}
 80025f4:	b085      	sub	sp, #20
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
 80025fa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	68fa      	ldr	r2, [r7, #12]
 8002606:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	689a      	ldr	r2, [r3, #8]
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	683a      	ldr	r2, [r7, #0]
 8002616:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	683a      	ldr	r2, [r7, #0]
 800261c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	1c5a      	adds	r2, r3, #1
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	601a      	str	r2, [r3, #0]
}
 800262e:	bf00      	nop
 8002630:	3714      	adds	r7, #20
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr

0800263a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800263a:	b480      	push	{r7}
 800263c:	b085      	sub	sp, #20
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]
 8002642:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002650:	d103      	bne.n	800265a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	60fb      	str	r3, [r7, #12]
 8002658:	e00c      	b.n	8002674 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	3308      	adds	r3, #8
 800265e:	60fb      	str	r3, [r7, #12]
 8002660:	e002      	b.n	8002668 <vListInsert+0x2e>
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	429a      	cmp	r2, r3
 8002672:	d2f6      	bcs.n	8002662 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	685a      	ldr	r2, [r3, #4]
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	683a      	ldr	r2, [r7, #0]
 8002682:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	683a      	ldr	r2, [r7, #0]
 800268e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	1c5a      	adds	r2, r3, #1
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	601a      	str	r2, [r3, #0]
}
 80026a0:	bf00      	nop
 80026a2:	3714      	adds	r7, #20
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80026ac:	b480      	push	{r7}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	6892      	ldr	r2, [r2, #8]
 80026c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	6852      	ldr	r2, [r2, #4]
 80026cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d103      	bne.n	80026e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	689a      	ldr	r2, [r3, #8]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	1e5a      	subs	r2, r3, #1
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3714      	adds	r7, #20
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d109      	bne.n	8002728 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002718:	f383 8811 	msr	BASEPRI, r3
 800271c:	f3bf 8f6f 	isb	sy
 8002720:	f3bf 8f4f 	dsb	sy
 8002724:	60bb      	str	r3, [r7, #8]
 8002726:	e7fe      	b.n	8002726 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8002728:	f002 faf0 	bl	8004d0c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002734:	68f9      	ldr	r1, [r7, #12]
 8002736:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002738:	fb01 f303 	mul.w	r3, r1, r3
 800273c:	441a      	add	r2, r3
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2200      	movs	r2, #0
 8002746:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002758:	3b01      	subs	r3, #1
 800275a:	68f9      	ldr	r1, [r7, #12]
 800275c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800275e:	fb01 f303 	mul.w	r3, r1, r3
 8002762:	441a      	add	r2, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	22ff      	movs	r2, #255	; 0xff
 800276c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	22ff      	movs	r2, #255	; 0xff
 8002774:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d114      	bne.n	80027a8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	691b      	ldr	r3, [r3, #16]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d01a      	beq.n	80027bc <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	3310      	adds	r3, #16
 800278a:	4618      	mov	r0, r3
 800278c:	f001 fabe 	bl	8003d0c <xTaskRemoveFromEventList>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d012      	beq.n	80027bc <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002796:	4b0d      	ldr	r3, [pc, #52]	; (80027cc <xQueueGenericReset+0xcc>)
 8002798:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800279c:	601a      	str	r2, [r3, #0]
 800279e:	f3bf 8f4f 	dsb	sy
 80027a2:	f3bf 8f6f 	isb	sy
 80027a6:	e009      	b.n	80027bc <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	3310      	adds	r3, #16
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff fef3 	bl	8002598 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	3324      	adds	r3, #36	; 0x24
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7ff feee 	bl	8002598 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80027bc:	f002 fad4 	bl	8004d68 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80027c0:	2301      	movs	r3, #1
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3710      	adds	r7, #16
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	e000ed04 	.word	0xe000ed04

080027d0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b08e      	sub	sp, #56	; 0x38
 80027d4:	af02      	add	r7, sp, #8
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	607a      	str	r2, [r7, #4]
 80027dc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d109      	bne.n	80027f8 <xQueueGenericCreateStatic+0x28>
 80027e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027e8:	f383 8811 	msr	BASEPRI, r3
 80027ec:	f3bf 8f6f 	isb	sy
 80027f0:	f3bf 8f4f 	dsb	sy
 80027f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80027f6:	e7fe      	b.n	80027f6 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d109      	bne.n	8002812 <xQueueGenericCreateStatic+0x42>
 80027fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002802:	f383 8811 	msr	BASEPRI, r3
 8002806:	f3bf 8f6f 	isb	sy
 800280a:	f3bf 8f4f 	dsb	sy
 800280e:	627b      	str	r3, [r7, #36]	; 0x24
 8002810:	e7fe      	b.n	8002810 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d002      	beq.n	800281e <xQueueGenericCreateStatic+0x4e>
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <xQueueGenericCreateStatic+0x52>
 800281e:	2301      	movs	r3, #1
 8002820:	e000      	b.n	8002824 <xQueueGenericCreateStatic+0x54>
 8002822:	2300      	movs	r3, #0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d109      	bne.n	800283c <xQueueGenericCreateStatic+0x6c>
 8002828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800282c:	f383 8811 	msr	BASEPRI, r3
 8002830:	f3bf 8f6f 	isb	sy
 8002834:	f3bf 8f4f 	dsb	sy
 8002838:	623b      	str	r3, [r7, #32]
 800283a:	e7fe      	b.n	800283a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d102      	bne.n	8002848 <xQueueGenericCreateStatic+0x78>
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <xQueueGenericCreateStatic+0x7c>
 8002848:	2301      	movs	r3, #1
 800284a:	e000      	b.n	800284e <xQueueGenericCreateStatic+0x7e>
 800284c:	2300      	movs	r3, #0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d109      	bne.n	8002866 <xQueueGenericCreateStatic+0x96>
 8002852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002856:	f383 8811 	msr	BASEPRI, r3
 800285a:	f3bf 8f6f 	isb	sy
 800285e:	f3bf 8f4f 	dsb	sy
 8002862:	61fb      	str	r3, [r7, #28]
 8002864:	e7fe      	b.n	8002864 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002866:	2350      	movs	r3, #80	; 0x50
 8002868:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	2b50      	cmp	r3, #80	; 0x50
 800286e:	d009      	beq.n	8002884 <xQueueGenericCreateStatic+0xb4>
 8002870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002874:	f383 8811 	msr	BASEPRI, r3
 8002878:	f3bf 8f6f 	isb	sy
 800287c:	f3bf 8f4f 	dsb	sy
 8002880:	61bb      	str	r3, [r7, #24]
 8002882:	e7fe      	b.n	8002882 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002884:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800288a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800288c:	2b00      	cmp	r3, #0
 800288e:	d00d      	beq.n	80028ac <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002892:	2201      	movs	r2, #1
 8002894:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002898:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800289c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800289e:	9300      	str	r3, [sp, #0]
 80028a0:	4613      	mov	r3, r2
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	68b9      	ldr	r1, [r7, #8]
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f000 f844 	bl	8002934 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80028ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3730      	adds	r7, #48	; 0x30
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}

080028b6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	b08a      	sub	sp, #40	; 0x28
 80028ba:	af02      	add	r7, sp, #8
 80028bc:	60f8      	str	r0, [r7, #12]
 80028be:	60b9      	str	r1, [r7, #8]
 80028c0:	4613      	mov	r3, r2
 80028c2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d109      	bne.n	80028de <xQueueGenericCreate+0x28>
 80028ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028ce:	f383 8811 	msr	BASEPRI, r3
 80028d2:	f3bf 8f6f 	isb	sy
 80028d6:	f3bf 8f4f 	dsb	sy
 80028da:	613b      	str	r3, [r7, #16]
 80028dc:	e7fe      	b.n	80028dc <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d102      	bne.n	80028ea <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80028e4:	2300      	movs	r3, #0
 80028e6:	61fb      	str	r3, [r7, #28]
 80028e8:	e004      	b.n	80028f4 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	68ba      	ldr	r2, [r7, #8]
 80028ee:	fb02 f303 	mul.w	r3, r2, r3
 80028f2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	3350      	adds	r3, #80	; 0x50
 80028f8:	4618      	mov	r0, r3
 80028fa:	f002 fb21 	bl	8004f40 <pvPortMalloc>
 80028fe:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d011      	beq.n	800292a <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	3350      	adds	r3, #80	; 0x50
 800290e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002910:	69bb      	ldr	r3, [r7, #24]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002918:	79fa      	ldrb	r2, [r7, #7]
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	9300      	str	r3, [sp, #0]
 800291e:	4613      	mov	r3, r2
 8002920:	697a      	ldr	r2, [r7, #20]
 8002922:	68b9      	ldr	r1, [r7, #8]
 8002924:	68f8      	ldr	r0, [r7, #12]
 8002926:	f000 f805 	bl	8002934 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800292a:	69bb      	ldr	r3, [r7, #24]
	}
 800292c:	4618      	mov	r0, r3
 800292e:	3720      	adds	r7, #32
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	607a      	str	r2, [r7, #4]
 8002940:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d103      	bne.n	8002950 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002948:	69bb      	ldr	r3, [r7, #24]
 800294a:	69ba      	ldr	r2, [r7, #24]
 800294c:	601a      	str	r2, [r3, #0]
 800294e:	e002      	b.n	8002956 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002956:	69bb      	ldr	r3, [r7, #24]
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800295c:	69bb      	ldr	r3, [r7, #24]
 800295e:	68ba      	ldr	r2, [r7, #8]
 8002960:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002962:	2101      	movs	r1, #1
 8002964:	69b8      	ldr	r0, [r7, #24]
 8002966:	f7ff fecb 	bl	8002700 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	78fa      	ldrb	r2, [r7, #3]
 800296e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002972:	bf00      	nop
 8002974:	3710      	adds	r7, #16
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
	...

0800297c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b08e      	sub	sp, #56	; 0x38
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	607a      	str	r2, [r7, #4]
 8002988:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800298a:	2300      	movs	r3, #0
 800298c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002994:	2b00      	cmp	r3, #0
 8002996:	d109      	bne.n	80029ac <xQueueGenericSend+0x30>
 8002998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800299c:	f383 8811 	msr	BASEPRI, r3
 80029a0:	f3bf 8f6f 	isb	sy
 80029a4:	f3bf 8f4f 	dsb	sy
 80029a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80029aa:	e7fe      	b.n	80029aa <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d103      	bne.n	80029ba <xQueueGenericSend+0x3e>
 80029b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d101      	bne.n	80029be <xQueueGenericSend+0x42>
 80029ba:	2301      	movs	r3, #1
 80029bc:	e000      	b.n	80029c0 <xQueueGenericSend+0x44>
 80029be:	2300      	movs	r3, #0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d109      	bne.n	80029d8 <xQueueGenericSend+0x5c>
 80029c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029c8:	f383 8811 	msr	BASEPRI, r3
 80029cc:	f3bf 8f6f 	isb	sy
 80029d0:	f3bf 8f4f 	dsb	sy
 80029d4:	627b      	str	r3, [r7, #36]	; 0x24
 80029d6:	e7fe      	b.n	80029d6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d103      	bne.n	80029e6 <xQueueGenericSend+0x6a>
 80029de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d101      	bne.n	80029ea <xQueueGenericSend+0x6e>
 80029e6:	2301      	movs	r3, #1
 80029e8:	e000      	b.n	80029ec <xQueueGenericSend+0x70>
 80029ea:	2300      	movs	r3, #0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d109      	bne.n	8002a04 <xQueueGenericSend+0x88>
 80029f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029f4:	f383 8811 	msr	BASEPRI, r3
 80029f8:	f3bf 8f6f 	isb	sy
 80029fc:	f3bf 8f4f 	dsb	sy
 8002a00:	623b      	str	r3, [r7, #32]
 8002a02:	e7fe      	b.n	8002a02 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002a04:	f001 fb3e 	bl	8004084 <xTaskGetSchedulerState>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d102      	bne.n	8002a14 <xQueueGenericSend+0x98>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d101      	bne.n	8002a18 <xQueueGenericSend+0x9c>
 8002a14:	2301      	movs	r3, #1
 8002a16:	e000      	b.n	8002a1a <xQueueGenericSend+0x9e>
 8002a18:	2300      	movs	r3, #0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d109      	bne.n	8002a32 <xQueueGenericSend+0xb6>
 8002a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a22:	f383 8811 	msr	BASEPRI, r3
 8002a26:	f3bf 8f6f 	isb	sy
 8002a2a:	f3bf 8f4f 	dsb	sy
 8002a2e:	61fb      	str	r3, [r7, #28]
 8002a30:	e7fe      	b.n	8002a30 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002a32:	f002 f96b 	bl	8004d0c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d302      	bcc.n	8002a48 <xQueueGenericSend+0xcc>
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d129      	bne.n	8002a9c <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	68b9      	ldr	r1, [r7, #8]
 8002a4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a4e:	f000 fba9 	bl	80031a4 <prvCopyDataToQueue>
 8002a52:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d010      	beq.n	8002a7e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a5e:	3324      	adds	r3, #36	; 0x24
 8002a60:	4618      	mov	r0, r3
 8002a62:	f001 f953 	bl	8003d0c <xTaskRemoveFromEventList>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d013      	beq.n	8002a94 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002a6c:	4b3f      	ldr	r3, [pc, #252]	; (8002b6c <xQueueGenericSend+0x1f0>)
 8002a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	f3bf 8f4f 	dsb	sy
 8002a78:	f3bf 8f6f 	isb	sy
 8002a7c:	e00a      	b.n	8002a94 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d007      	beq.n	8002a94 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002a84:	4b39      	ldr	r3, [pc, #228]	; (8002b6c <xQueueGenericSend+0x1f0>)
 8002a86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a8a:	601a      	str	r2, [r3, #0]
 8002a8c:	f3bf 8f4f 	dsb	sy
 8002a90:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002a94:	f002 f968 	bl	8004d68 <vPortExitCritical>
				return pdPASS;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e063      	b.n	8002b64 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d103      	bne.n	8002aaa <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002aa2:	f002 f961 	bl	8004d68 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	e05c      	b.n	8002b64 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d106      	bne.n	8002abe <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002ab0:	f107 0314 	add.w	r3, r7, #20
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f001 f98b 	bl	8003dd0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002aba:	2301      	movs	r3, #1
 8002abc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002abe:	f002 f953 	bl	8004d68 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002ac2:	f000 feff 	bl	80038c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002ac6:	f002 f921 	bl	8004d0c <vPortEnterCritical>
 8002aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002acc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002ad0:	b25b      	sxtb	r3, r3
 8002ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad6:	d103      	bne.n	8002ae0 <xQueueGenericSend+0x164>
 8002ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ae2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ae6:	b25b      	sxtb	r3, r3
 8002ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aec:	d103      	bne.n	8002af6 <xQueueGenericSend+0x17a>
 8002aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002af6:	f002 f937 	bl	8004d68 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002afa:	1d3a      	adds	r2, r7, #4
 8002afc:	f107 0314 	add.w	r3, r7, #20
 8002b00:	4611      	mov	r1, r2
 8002b02:	4618      	mov	r0, r3
 8002b04:	f001 f97a 	bl	8003dfc <xTaskCheckForTimeOut>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d124      	bne.n	8002b58 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002b0e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002b10:	f000 fc40 	bl	8003394 <prvIsQueueFull>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d018      	beq.n	8002b4c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b1c:	3310      	adds	r3, #16
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	4611      	mov	r1, r2
 8002b22:	4618      	mov	r0, r3
 8002b24:	f001 f8a4 	bl	8003c70 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002b28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002b2a:	f000 fbcb 	bl	80032c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002b2e:	f000 fed7 	bl	80038e0 <xTaskResumeAll>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	f47f af7c 	bne.w	8002a32 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8002b3a:	4b0c      	ldr	r3, [pc, #48]	; (8002b6c <xQueueGenericSend+0x1f0>)
 8002b3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b40:	601a      	str	r2, [r3, #0]
 8002b42:	f3bf 8f4f 	dsb	sy
 8002b46:	f3bf 8f6f 	isb	sy
 8002b4a:	e772      	b.n	8002a32 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002b4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002b4e:	f000 fbb9 	bl	80032c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002b52:	f000 fec5 	bl	80038e0 <xTaskResumeAll>
 8002b56:	e76c      	b.n	8002a32 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002b58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002b5a:	f000 fbb3 	bl	80032c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002b5e:	f000 febf 	bl	80038e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002b62:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3738      	adds	r7, #56	; 0x38
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	e000ed04 	.word	0xe000ed04

08002b70 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b08e      	sub	sp, #56	; 0x38
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	607a      	str	r2, [r7, #4]
 8002b7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d109      	bne.n	8002b9c <xQueueGenericSendFromISR+0x2c>
 8002b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b8c:	f383 8811 	msr	BASEPRI, r3
 8002b90:	f3bf 8f6f 	isb	sy
 8002b94:	f3bf 8f4f 	dsb	sy
 8002b98:	627b      	str	r3, [r7, #36]	; 0x24
 8002b9a:	e7fe      	b.n	8002b9a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d103      	bne.n	8002baa <xQueueGenericSendFromISR+0x3a>
 8002ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d101      	bne.n	8002bae <xQueueGenericSendFromISR+0x3e>
 8002baa:	2301      	movs	r3, #1
 8002bac:	e000      	b.n	8002bb0 <xQueueGenericSendFromISR+0x40>
 8002bae:	2300      	movs	r3, #0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d109      	bne.n	8002bc8 <xQueueGenericSendFromISR+0x58>
 8002bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bb8:	f383 8811 	msr	BASEPRI, r3
 8002bbc:	f3bf 8f6f 	isb	sy
 8002bc0:	f3bf 8f4f 	dsb	sy
 8002bc4:	623b      	str	r3, [r7, #32]
 8002bc6:	e7fe      	b.n	8002bc6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d103      	bne.n	8002bd6 <xQueueGenericSendFromISR+0x66>
 8002bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d101      	bne.n	8002bda <xQueueGenericSendFromISR+0x6a>
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e000      	b.n	8002bdc <xQueueGenericSendFromISR+0x6c>
 8002bda:	2300      	movs	r3, #0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d109      	bne.n	8002bf4 <xQueueGenericSendFromISR+0x84>
 8002be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002be4:	f383 8811 	msr	BASEPRI, r3
 8002be8:	f3bf 8f6f 	isb	sy
 8002bec:	f3bf 8f4f 	dsb	sy
 8002bf0:	61fb      	str	r3, [r7, #28]
 8002bf2:	e7fe      	b.n	8002bf2 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002bf4:	f002 f966 	bl	8004ec4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002bf8:	f3ef 8211 	mrs	r2, BASEPRI
 8002bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c00:	f383 8811 	msr	BASEPRI, r3
 8002c04:	f3bf 8f6f 	isb	sy
 8002c08:	f3bf 8f4f 	dsb	sy
 8002c0c:	61ba      	str	r2, [r7, #24]
 8002c0e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002c10:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002c12:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d302      	bcc.n	8002c26 <xQueueGenericSendFromISR+0xb6>
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d12c      	bne.n	8002c80 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	68b9      	ldr	r1, [r7, #8]
 8002c34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c36:	f000 fab5 	bl	80031a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002c3a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8002c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c42:	d112      	bne.n	8002c6a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d016      	beq.n	8002c7a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c4e:	3324      	adds	r3, #36	; 0x24
 8002c50:	4618      	mov	r0, r3
 8002c52:	f001 f85b 	bl	8003d0c <xTaskRemoveFromEventList>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d00e      	beq.n	8002c7a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00b      	beq.n	8002c7a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	601a      	str	r2, [r3, #0]
 8002c68:	e007      	b.n	8002c7a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002c6a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002c6e:	3301      	adds	r3, #1
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	b25a      	sxtb	r2, r3
 8002c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8002c7e:	e001      	b.n	8002c84 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002c80:	2300      	movs	r3, #0
 8002c82:	637b      	str	r3, [r7, #52]	; 0x34
 8002c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c86:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3738      	adds	r7, #56	; 0x38
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b08e      	sub	sp, #56	; 0x38
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8002ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d109      	bne.n	8002cc0 <xQueueGiveFromISR+0x28>
	__asm volatile
 8002cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cb0:	f383 8811 	msr	BASEPRI, r3
 8002cb4:	f3bf 8f6f 	isb	sy
 8002cb8:	f3bf 8f4f 	dsb	sy
 8002cbc:	623b      	str	r3, [r7, #32]
 8002cbe:	e7fe      	b.n	8002cbe <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d009      	beq.n	8002cdc <xQueueGiveFromISR+0x44>
 8002cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ccc:	f383 8811 	msr	BASEPRI, r3
 8002cd0:	f3bf 8f6f 	isb	sy
 8002cd4:	f3bf 8f4f 	dsb	sy
 8002cd8:	61fb      	str	r3, [r7, #28]
 8002cda:	e7fe      	b.n	8002cda <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8002cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d103      	bne.n	8002cec <xQueueGiveFromISR+0x54>
 8002ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <xQueueGiveFromISR+0x58>
 8002cec:	2301      	movs	r3, #1
 8002cee:	e000      	b.n	8002cf2 <xQueueGiveFromISR+0x5a>
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d109      	bne.n	8002d0a <xQueueGiveFromISR+0x72>
 8002cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cfa:	f383 8811 	msr	BASEPRI, r3
 8002cfe:	f3bf 8f6f 	isb	sy
 8002d02:	f3bf 8f4f 	dsb	sy
 8002d06:	61bb      	str	r3, [r7, #24]
 8002d08:	e7fe      	b.n	8002d08 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002d0a:	f002 f8db 	bl	8004ec4 <vPortValidateInterruptPriority>
	__asm volatile
 8002d0e:	f3ef 8211 	mrs	r2, BASEPRI
 8002d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d16:	f383 8811 	msr	BASEPRI, r3
 8002d1a:	f3bf 8f6f 	isb	sy
 8002d1e:	f3bf 8f4f 	dsb	sy
 8002d22:	617a      	str	r2, [r7, #20]
 8002d24:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8002d26:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002d28:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d2e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8002d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d22b      	bcs.n	8002d92 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d46:	1c5a      	adds	r2, r3, #1
 8002d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d4a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002d4c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d54:	d112      	bne.n	8002d7c <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d016      	beq.n	8002d8c <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d60:	3324      	adds	r3, #36	; 0x24
 8002d62:	4618      	mov	r0, r3
 8002d64:	f000 ffd2 	bl	8003d0c <xTaskRemoveFromEventList>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d00e      	beq.n	8002d8c <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d00b      	beq.n	8002d8c <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	2201      	movs	r2, #1
 8002d78:	601a      	str	r2, [r3, #0]
 8002d7a:	e007      	b.n	8002d8c <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002d7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d80:	3301      	adds	r3, #1
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	b25a      	sxtb	r2, r3
 8002d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	637b      	str	r3, [r7, #52]	; 0x34
 8002d90:	e001      	b.n	8002d96 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002d92:	2300      	movs	r3, #0
 8002d94:	637b      	str	r3, [r7, #52]	; 0x34
 8002d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d98:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002da0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3738      	adds	r7, #56	; 0x38
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
	...

08002dac <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b08c      	sub	sp, #48	; 0x30
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002db8:	2300      	movs	r3, #0
 8002dba:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d109      	bne.n	8002dda <xQueueReceive+0x2e>
	__asm volatile
 8002dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dca:	f383 8811 	msr	BASEPRI, r3
 8002dce:	f3bf 8f6f 	isb	sy
 8002dd2:	f3bf 8f4f 	dsb	sy
 8002dd6:	623b      	str	r3, [r7, #32]
 8002dd8:	e7fe      	b.n	8002dd8 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d103      	bne.n	8002de8 <xQueueReceive+0x3c>
 8002de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d101      	bne.n	8002dec <xQueueReceive+0x40>
 8002de8:	2301      	movs	r3, #1
 8002dea:	e000      	b.n	8002dee <xQueueReceive+0x42>
 8002dec:	2300      	movs	r3, #0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d109      	bne.n	8002e06 <xQueueReceive+0x5a>
 8002df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002df6:	f383 8811 	msr	BASEPRI, r3
 8002dfa:	f3bf 8f6f 	isb	sy
 8002dfe:	f3bf 8f4f 	dsb	sy
 8002e02:	61fb      	str	r3, [r7, #28]
 8002e04:	e7fe      	b.n	8002e04 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e06:	f001 f93d 	bl	8004084 <xTaskGetSchedulerState>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d102      	bne.n	8002e16 <xQueueReceive+0x6a>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <xQueueReceive+0x6e>
 8002e16:	2301      	movs	r3, #1
 8002e18:	e000      	b.n	8002e1c <xQueueReceive+0x70>
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d109      	bne.n	8002e34 <xQueueReceive+0x88>
 8002e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e24:	f383 8811 	msr	BASEPRI, r3
 8002e28:	f3bf 8f6f 	isb	sy
 8002e2c:	f3bf 8f4f 	dsb	sy
 8002e30:	61bb      	str	r3, [r7, #24]
 8002e32:	e7fe      	b.n	8002e32 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e34:	f001 ff6a 	bl	8004d0c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e3c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d01f      	beq.n	8002e84 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002e44:	68b9      	ldr	r1, [r7, #8]
 8002e46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002e48:	f000 fa16 	bl	8003278 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4e:	1e5a      	subs	r2, r3, #1
 8002e50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e52:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d00f      	beq.n	8002e7c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e5e:	3310      	adds	r3, #16
 8002e60:	4618      	mov	r0, r3
 8002e62:	f000 ff53 	bl	8003d0c <xTaskRemoveFromEventList>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d007      	beq.n	8002e7c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002e6c:	4b3c      	ldr	r3, [pc, #240]	; (8002f60 <xQueueReceive+0x1b4>)
 8002e6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e72:	601a      	str	r2, [r3, #0]
 8002e74:	f3bf 8f4f 	dsb	sy
 8002e78:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002e7c:	f001 ff74 	bl	8004d68 <vPortExitCritical>
				return pdPASS;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e069      	b.n	8002f58 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d103      	bne.n	8002e92 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002e8a:	f001 ff6d 	bl	8004d68 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	e062      	b.n	8002f58 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d106      	bne.n	8002ea6 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002e98:	f107 0310 	add.w	r3, r7, #16
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f000 ff97 	bl	8003dd0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002ea6:	f001 ff5f 	bl	8004d68 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002eaa:	f000 fd0b 	bl	80038c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002eae:	f001 ff2d 	bl	8004d0c <vPortEnterCritical>
 8002eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eb4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002eb8:	b25b      	sxtb	r3, r3
 8002eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ebe:	d103      	bne.n	8002ec8 <xQueueReceive+0x11c>
 8002ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ece:	b25b      	sxtb	r3, r3
 8002ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ed4:	d103      	bne.n	8002ede <xQueueReceive+0x132>
 8002ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ede:	f001 ff43 	bl	8004d68 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002ee2:	1d3a      	adds	r2, r7, #4
 8002ee4:	f107 0310 	add.w	r3, r7, #16
 8002ee8:	4611      	mov	r1, r2
 8002eea:	4618      	mov	r0, r3
 8002eec:	f000 ff86 	bl	8003dfc <xTaskCheckForTimeOut>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d123      	bne.n	8002f3e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002ef6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ef8:	f000 fa36 	bl	8003368 <prvIsQueueEmpty>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d017      	beq.n	8002f32 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f04:	3324      	adds	r3, #36	; 0x24
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	4611      	mov	r1, r2
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f000 feb0 	bl	8003c70 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002f10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f12:	f000 f9d7 	bl	80032c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002f16:	f000 fce3 	bl	80038e0 <xTaskResumeAll>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d189      	bne.n	8002e34 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8002f20:	4b0f      	ldr	r3, [pc, #60]	; (8002f60 <xQueueReceive+0x1b4>)
 8002f22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	f3bf 8f4f 	dsb	sy
 8002f2c:	f3bf 8f6f 	isb	sy
 8002f30:	e780      	b.n	8002e34 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002f32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f34:	f000 f9c6 	bl	80032c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002f38:	f000 fcd2 	bl	80038e0 <xTaskResumeAll>
 8002f3c:	e77a      	b.n	8002e34 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002f3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f40:	f000 f9c0 	bl	80032c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002f44:	f000 fccc 	bl	80038e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f4a:	f000 fa0d 	bl	8003368 <prvIsQueueEmpty>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f43f af6f 	beq.w	8002e34 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002f56:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3730      	adds	r7, #48	; 0x30
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	e000ed04 	.word	0xe000ed04

08002f64 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b08e      	sub	sp, #56	; 0x38
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8002f76:	2300      	movs	r3, #0
 8002f78:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d109      	bne.n	8002f94 <xQueueSemaphoreTake+0x30>
 8002f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f84:	f383 8811 	msr	BASEPRI, r3
 8002f88:	f3bf 8f6f 	isb	sy
 8002f8c:	f3bf 8f4f 	dsb	sy
 8002f90:	623b      	str	r3, [r7, #32]
 8002f92:	e7fe      	b.n	8002f92 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d009      	beq.n	8002fb0 <xQueueSemaphoreTake+0x4c>
 8002f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fa0:	f383 8811 	msr	BASEPRI, r3
 8002fa4:	f3bf 8f6f 	isb	sy
 8002fa8:	f3bf 8f4f 	dsb	sy
 8002fac:	61fb      	str	r3, [r7, #28]
 8002fae:	e7fe      	b.n	8002fae <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002fb0:	f001 f868 	bl	8004084 <xTaskGetSchedulerState>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d102      	bne.n	8002fc0 <xQueueSemaphoreTake+0x5c>
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d101      	bne.n	8002fc4 <xQueueSemaphoreTake+0x60>
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e000      	b.n	8002fc6 <xQueueSemaphoreTake+0x62>
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d109      	bne.n	8002fde <xQueueSemaphoreTake+0x7a>
 8002fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fce:	f383 8811 	msr	BASEPRI, r3
 8002fd2:	f3bf 8f6f 	isb	sy
 8002fd6:	f3bf 8f4f 	dsb	sy
 8002fda:	61bb      	str	r3, [r7, #24]
 8002fdc:	e7fe      	b.n	8002fdc <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002fde:	f001 fe95 	bl	8004d0c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8002fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fe6:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8002fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d024      	beq.n	8003038 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8002fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff0:	1e5a      	subs	r2, r3, #1
 8002ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ff4:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002ff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d104      	bne.n	8003008 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8002ffe:	f001 f9b3 	bl	8004368 <pvTaskIncrementMutexHeldCount>
 8003002:	4602      	mov	r2, r0
 8003004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003006:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800300a:	691b      	ldr	r3, [r3, #16]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d00f      	beq.n	8003030 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003012:	3310      	adds	r3, #16
 8003014:	4618      	mov	r0, r3
 8003016:	f000 fe79 	bl	8003d0c <xTaskRemoveFromEventList>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d007      	beq.n	8003030 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003020:	4b53      	ldr	r3, [pc, #332]	; (8003170 <xQueueSemaphoreTake+0x20c>)
 8003022:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003026:	601a      	str	r2, [r3, #0]
 8003028:	f3bf 8f4f 	dsb	sy
 800302c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003030:	f001 fe9a 	bl	8004d68 <vPortExitCritical>
				return pdPASS;
 8003034:	2301      	movs	r3, #1
 8003036:	e096      	b.n	8003166 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d110      	bne.n	8003060 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800303e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003040:	2b00      	cmp	r3, #0
 8003042:	d009      	beq.n	8003058 <xQueueSemaphoreTake+0xf4>
 8003044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003048:	f383 8811 	msr	BASEPRI, r3
 800304c:	f3bf 8f6f 	isb	sy
 8003050:	f3bf 8f4f 	dsb	sy
 8003054:	617b      	str	r3, [r7, #20]
 8003056:	e7fe      	b.n	8003056 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003058:	f001 fe86 	bl	8004d68 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800305c:	2300      	movs	r3, #0
 800305e:	e082      	b.n	8003166 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003060:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003062:	2b00      	cmp	r3, #0
 8003064:	d106      	bne.n	8003074 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003066:	f107 030c 	add.w	r3, r7, #12
 800306a:	4618      	mov	r0, r3
 800306c:	f000 feb0 	bl	8003dd0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003070:	2301      	movs	r3, #1
 8003072:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003074:	f001 fe78 	bl	8004d68 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003078:	f000 fc24 	bl	80038c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800307c:	f001 fe46 	bl	8004d0c <vPortEnterCritical>
 8003080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003082:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003086:	b25b      	sxtb	r3, r3
 8003088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800308c:	d103      	bne.n	8003096 <xQueueSemaphoreTake+0x132>
 800308e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003090:	2200      	movs	r2, #0
 8003092:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003098:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800309c:	b25b      	sxtb	r3, r3
 800309e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a2:	d103      	bne.n	80030ac <xQueueSemaphoreTake+0x148>
 80030a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80030ac:	f001 fe5c 	bl	8004d68 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80030b0:	463a      	mov	r2, r7
 80030b2:	f107 030c 	add.w	r3, r7, #12
 80030b6:	4611      	mov	r1, r2
 80030b8:	4618      	mov	r0, r3
 80030ba:	f000 fe9f 	bl	8003dfc <xTaskCheckForTimeOut>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d132      	bne.n	800312a <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80030c6:	f000 f94f 	bl	8003368 <prvIsQueueEmpty>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d026      	beq.n	800311e <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80030d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d109      	bne.n	80030ec <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 80030d8:	f001 fe18 	bl	8004d0c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80030dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	4618      	mov	r0, r3
 80030e2:	f000 ffed 	bl	80040c0 <xTaskPriorityInherit>
 80030e6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80030e8:	f001 fe3e 	bl	8004d68 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80030ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ee:	3324      	adds	r3, #36	; 0x24
 80030f0:	683a      	ldr	r2, [r7, #0]
 80030f2:	4611      	mov	r1, r2
 80030f4:	4618      	mov	r0, r3
 80030f6:	f000 fdbb 	bl	8003c70 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80030fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80030fc:	f000 f8e2 	bl	80032c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003100:	f000 fbee 	bl	80038e0 <xTaskResumeAll>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	f47f af69 	bne.w	8002fde <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800310c:	4b18      	ldr	r3, [pc, #96]	; (8003170 <xQueueSemaphoreTake+0x20c>)
 800310e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	f3bf 8f4f 	dsb	sy
 8003118:	f3bf 8f6f 	isb	sy
 800311c:	e75f      	b.n	8002fde <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800311e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003120:	f000 f8d0 	bl	80032c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003124:	f000 fbdc 	bl	80038e0 <xTaskResumeAll>
 8003128:	e759      	b.n	8002fde <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800312a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800312c:	f000 f8ca 	bl	80032c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003130:	f000 fbd6 	bl	80038e0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003134:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003136:	f000 f917 	bl	8003368 <prvIsQueueEmpty>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	f43f af4e 	beq.w	8002fde <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003144:	2b00      	cmp	r3, #0
 8003146:	d00d      	beq.n	8003164 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8003148:	f001 fde0 	bl	8004d0c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800314c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800314e:	f000 f811 	bl	8003174 <prvGetDisinheritPriorityAfterTimeout>
 8003152:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800315a:	4618      	mov	r0, r3
 800315c:	f001 f884 	bl	8004268 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003160:	f001 fe02 	bl	8004d68 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003164:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003166:	4618      	mov	r0, r3
 8003168:	3738      	adds	r7, #56	; 0x38
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	e000ed04 	.word	0xe000ed04

08003174 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003174:	b480      	push	{r7}
 8003176:	b085      	sub	sp, #20
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003180:	2b00      	cmp	r3, #0
 8003182:	d006      	beq.n	8003192 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800318e:	60fb      	str	r3, [r7, #12]
 8003190:	e001      	b.n	8003196 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003192:	2300      	movs	r3, #0
 8003194:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003196:	68fb      	ldr	r3, [r7, #12]
	}
 8003198:	4618      	mov	r0, r3
 800319a:	3714      	adds	r7, #20
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80031b0:	2300      	movs	r3, #0
 80031b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d10d      	bne.n	80031de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d14d      	bne.n	8003266 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f000 ffde 	bl	8004190 <xTaskPriorityDisinherit>
 80031d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2200      	movs	r2, #0
 80031da:	609a      	str	r2, [r3, #8]
 80031dc:	e043      	b.n	8003266 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d119      	bne.n	8003218 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6858      	ldr	r0, [r3, #4]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ec:	461a      	mov	r2, r3
 80031ee:	68b9      	ldr	r1, [r7, #8]
 80031f0:	f002 f8a0 	bl	8005334 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fc:	441a      	add	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	685a      	ldr	r2, [r3, #4]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	429a      	cmp	r2, r3
 800320c:	d32b      	bcc.n	8003266 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	605a      	str	r2, [r3, #4]
 8003216:	e026      	b.n	8003266 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	68d8      	ldr	r0, [r3, #12]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003220:	461a      	mov	r2, r3
 8003222:	68b9      	ldr	r1, [r7, #8]
 8003224:	f002 f886 	bl	8005334 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	68da      	ldr	r2, [r3, #12]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003230:	425b      	negs	r3, r3
 8003232:	441a      	add	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	68da      	ldr	r2, [r3, #12]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	429a      	cmp	r2, r3
 8003242:	d207      	bcs.n	8003254 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	689a      	ldr	r2, [r3, #8]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324c:	425b      	negs	r3, r3
 800324e:	441a      	add	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2b02      	cmp	r3, #2
 8003258:	d105      	bne.n	8003266 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d002      	beq.n	8003266 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	3b01      	subs	r3, #1
 8003264:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	1c5a      	adds	r2, r3, #1
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800326e:	697b      	ldr	r3, [r7, #20]
}
 8003270:	4618      	mov	r0, r3
 8003272:	3718      	adds	r7, #24
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	2b00      	cmp	r3, #0
 8003288:	d018      	beq.n	80032bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	68da      	ldr	r2, [r3, #12]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003292:	441a      	add	r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	68da      	ldr	r2, [r3, #12]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d303      	bcc.n	80032ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	68d9      	ldr	r1, [r3, #12]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b4:	461a      	mov	r2, r3
 80032b6:	6838      	ldr	r0, [r7, #0]
 80032b8:	f002 f83c 	bl	8005334 <memcpy>
	}
}
 80032bc:	bf00      	nop
 80032be:	3708      	adds	r7, #8
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80032cc:	f001 fd1e 	bl	8004d0c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80032d8:	e011      	b.n	80032fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d012      	beq.n	8003308 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	3324      	adds	r3, #36	; 0x24
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 fd10 	bl	8003d0c <xTaskRemoveFromEventList>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80032f2:	f000 fde3 	bl	8003ebc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80032f6:	7bfb      	ldrb	r3, [r7, #15]
 80032f8:	3b01      	subs	r3, #1
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80032fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003302:	2b00      	cmp	r3, #0
 8003304:	dce9      	bgt.n	80032da <prvUnlockQueue+0x16>
 8003306:	e000      	b.n	800330a <prvUnlockQueue+0x46>
					break;
 8003308:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	22ff      	movs	r2, #255	; 0xff
 800330e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003312:	f001 fd29 	bl	8004d68 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003316:	f001 fcf9 	bl	8004d0c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003320:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003322:	e011      	b.n	8003348 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d012      	beq.n	8003352 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3310      	adds	r3, #16
 8003330:	4618      	mov	r0, r3
 8003332:	f000 fceb 	bl	8003d0c <xTaskRemoveFromEventList>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d001      	beq.n	8003340 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800333c:	f000 fdbe 	bl	8003ebc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003340:	7bbb      	ldrb	r3, [r7, #14]
 8003342:	3b01      	subs	r3, #1
 8003344:	b2db      	uxtb	r3, r3
 8003346:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003348:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800334c:	2b00      	cmp	r3, #0
 800334e:	dce9      	bgt.n	8003324 <prvUnlockQueue+0x60>
 8003350:	e000      	b.n	8003354 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003352:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	22ff      	movs	r2, #255	; 0xff
 8003358:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800335c:	f001 fd04 	bl	8004d68 <vPortExitCritical>
}
 8003360:	bf00      	nop
 8003362:	3710      	adds	r7, #16
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003370:	f001 fccc 	bl	8004d0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003378:	2b00      	cmp	r3, #0
 800337a:	d102      	bne.n	8003382 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800337c:	2301      	movs	r3, #1
 800337e:	60fb      	str	r3, [r7, #12]
 8003380:	e001      	b.n	8003386 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003382:	2300      	movs	r3, #0
 8003384:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003386:	f001 fcef 	bl	8004d68 <vPortExitCritical>

	return xReturn;
 800338a:	68fb      	ldr	r3, [r7, #12]
}
 800338c:	4618      	mov	r0, r3
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800339c:	f001 fcb6 	bl	8004d0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d102      	bne.n	80033b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80033ac:	2301      	movs	r3, #1
 80033ae:	60fb      	str	r3, [r7, #12]
 80033b0:	e001      	b.n	80033b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80033b2:	2300      	movs	r3, #0
 80033b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80033b6:	f001 fcd7 	bl	8004d68 <vPortExitCritical>

	return xReturn;
 80033ba:	68fb      	ldr	r3, [r7, #12]
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3710      	adds	r7, #16
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80033c4:	b480      	push	{r7}
 80033c6:	b085      	sub	sp, #20
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80033ce:	2300      	movs	r3, #0
 80033d0:	60fb      	str	r3, [r7, #12]
 80033d2:	e014      	b.n	80033fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80033d4:	4a0e      	ldr	r2, [pc, #56]	; (8003410 <vQueueAddToRegistry+0x4c>)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d10b      	bne.n	80033f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80033e0:	490b      	ldr	r1, [pc, #44]	; (8003410 <vQueueAddToRegistry+0x4c>)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	683a      	ldr	r2, [r7, #0]
 80033e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80033ea:	4a09      	ldr	r2, [pc, #36]	; (8003410 <vQueueAddToRegistry+0x4c>)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	00db      	lsls	r3, r3, #3
 80033f0:	4413      	add	r3, r2
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80033f6:	e005      	b.n	8003404 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	3301      	adds	r3, #1
 80033fc:	60fb      	str	r3, [r7, #12]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2b07      	cmp	r3, #7
 8003402:	d9e7      	bls.n	80033d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003404:	bf00      	nop
 8003406:	3714      	adds	r7, #20
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	20004b40 	.word	0x20004b40

08003414 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003414:	b580      	push	{r7, lr}
 8003416:	b086      	sub	sp, #24
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003424:	f001 fc72 	bl	8004d0c <vPortEnterCritical>
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800342e:	b25b      	sxtb	r3, r3
 8003430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003434:	d103      	bne.n	800343e <vQueueWaitForMessageRestricted+0x2a>
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	2200      	movs	r2, #0
 800343a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003444:	b25b      	sxtb	r3, r3
 8003446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800344a:	d103      	bne.n	8003454 <vQueueWaitForMessageRestricted+0x40>
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	2200      	movs	r2, #0
 8003450:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003454:	f001 fc88 	bl	8004d68 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800345c:	2b00      	cmp	r3, #0
 800345e:	d106      	bne.n	800346e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	3324      	adds	r3, #36	; 0x24
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	68b9      	ldr	r1, [r7, #8]
 8003468:	4618      	mov	r0, r3
 800346a:	f000 fc25 	bl	8003cb8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800346e:	6978      	ldr	r0, [r7, #20]
 8003470:	f7ff ff28 	bl	80032c4 <prvUnlockQueue>
	}
 8003474:	bf00      	nop
 8003476:	3718      	adds	r7, #24
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}

0800347c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800347c:	b580      	push	{r7, lr}
 800347e:	b08e      	sub	sp, #56	; 0x38
 8003480:	af04      	add	r7, sp, #16
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	607a      	str	r2, [r7, #4]
 8003488:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800348a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800348c:	2b00      	cmp	r3, #0
 800348e:	d109      	bne.n	80034a4 <xTaskCreateStatic+0x28>
 8003490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003494:	f383 8811 	msr	BASEPRI, r3
 8003498:	f3bf 8f6f 	isb	sy
 800349c:	f3bf 8f4f 	dsb	sy
 80034a0:	623b      	str	r3, [r7, #32]
 80034a2:	e7fe      	b.n	80034a2 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80034a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d109      	bne.n	80034be <xTaskCreateStatic+0x42>
 80034aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ae:	f383 8811 	msr	BASEPRI, r3
 80034b2:	f3bf 8f6f 	isb	sy
 80034b6:	f3bf 8f4f 	dsb	sy
 80034ba:	61fb      	str	r3, [r7, #28]
 80034bc:	e7fe      	b.n	80034bc <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80034be:	23bc      	movs	r3, #188	; 0xbc
 80034c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	2bbc      	cmp	r3, #188	; 0xbc
 80034c6:	d009      	beq.n	80034dc <xTaskCreateStatic+0x60>
 80034c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034cc:	f383 8811 	msr	BASEPRI, r3
 80034d0:	f3bf 8f6f 	isb	sy
 80034d4:	f3bf 8f4f 	dsb	sy
 80034d8:	61bb      	str	r3, [r7, #24]
 80034da:	e7fe      	b.n	80034da <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80034dc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80034de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d01e      	beq.n	8003522 <xTaskCreateStatic+0xa6>
 80034e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d01b      	beq.n	8003522 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80034ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034ec:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80034ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034f2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80034f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f6:	2202      	movs	r2, #2
 80034f8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80034fc:	2300      	movs	r3, #0
 80034fe:	9303      	str	r3, [sp, #12]
 8003500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003502:	9302      	str	r3, [sp, #8]
 8003504:	f107 0314 	add.w	r3, r7, #20
 8003508:	9301      	str	r3, [sp, #4]
 800350a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800350c:	9300      	str	r3, [sp, #0]
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	68b9      	ldr	r1, [r7, #8]
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f000 f851 	bl	80035bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800351a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800351c:	f000 f8f4 	bl	8003708 <prvAddNewTaskToReadyList>
 8003520:	e001      	b.n	8003526 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8003522:	2300      	movs	r3, #0
 8003524:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003526:	697b      	ldr	r3, [r7, #20]
	}
 8003528:	4618      	mov	r0, r3
 800352a:	3728      	adds	r7, #40	; 0x28
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003530:	b580      	push	{r7, lr}
 8003532:	b08c      	sub	sp, #48	; 0x30
 8003534:	af04      	add	r7, sp, #16
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	603b      	str	r3, [r7, #0]
 800353c:	4613      	mov	r3, r2
 800353e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003540:	88fb      	ldrh	r3, [r7, #6]
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4618      	mov	r0, r3
 8003546:	f001 fcfb 	bl	8004f40 <pvPortMalloc>
 800354a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d00e      	beq.n	8003570 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003552:	20bc      	movs	r0, #188	; 0xbc
 8003554:	f001 fcf4 	bl	8004f40 <pvPortMalloc>
 8003558:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d003      	beq.n	8003568 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	697a      	ldr	r2, [r7, #20]
 8003564:	631a      	str	r2, [r3, #48]	; 0x30
 8003566:	e005      	b.n	8003574 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003568:	6978      	ldr	r0, [r7, #20]
 800356a:	f001 fdab 	bl	80050c4 <vPortFree>
 800356e:	e001      	b.n	8003574 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003570:	2300      	movs	r3, #0
 8003572:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d017      	beq.n	80035aa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003582:	88fa      	ldrh	r2, [r7, #6]
 8003584:	2300      	movs	r3, #0
 8003586:	9303      	str	r3, [sp, #12]
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	9302      	str	r3, [sp, #8]
 800358c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800358e:	9301      	str	r3, [sp, #4]
 8003590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003592:	9300      	str	r3, [sp, #0]
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	68b9      	ldr	r1, [r7, #8]
 8003598:	68f8      	ldr	r0, [r7, #12]
 800359a:	f000 f80f 	bl	80035bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800359e:	69f8      	ldr	r0, [r7, #28]
 80035a0:	f000 f8b2 	bl	8003708 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80035a4:	2301      	movs	r3, #1
 80035a6:	61bb      	str	r3, [r7, #24]
 80035a8:	e002      	b.n	80035b0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80035aa:	f04f 33ff 	mov.w	r3, #4294967295
 80035ae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80035b0:	69bb      	ldr	r3, [r7, #24]
	}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3720      	adds	r7, #32
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
	...

080035bc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b088      	sub	sp, #32
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	607a      	str	r2, [r7, #4]
 80035c8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80035ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035cc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	461a      	mov	r2, r3
 80035d4:	21a5      	movs	r1, #165	; 0xa5
 80035d6:	f001 feb8 	bl	800534a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80035da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80035e4:	3b01      	subs	r3, #1
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	4413      	add	r3, r2
 80035ea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	f023 0307 	bic.w	r3, r3, #7
 80035f2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	f003 0307 	and.w	r3, r3, #7
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d009      	beq.n	8003612 <prvInitialiseNewTask+0x56>
 80035fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003602:	f383 8811 	msr	BASEPRI, r3
 8003606:	f3bf 8f6f 	isb	sy
 800360a:	f3bf 8f4f 	dsb	sy
 800360e:	617b      	str	r3, [r7, #20]
 8003610:	e7fe      	b.n	8003610 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d01f      	beq.n	8003658 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003618:	2300      	movs	r3, #0
 800361a:	61fb      	str	r3, [r7, #28]
 800361c:	e012      	b.n	8003644 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	4413      	add	r3, r2
 8003624:	7819      	ldrb	r1, [r3, #0]
 8003626:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	4413      	add	r3, r2
 800362c:	3334      	adds	r3, #52	; 0x34
 800362e:	460a      	mov	r2, r1
 8003630:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003632:	68ba      	ldr	r2, [r7, #8]
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	4413      	add	r3, r2
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d006      	beq.n	800364c <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	3301      	adds	r3, #1
 8003642:	61fb      	str	r3, [r7, #28]
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	2b0f      	cmp	r3, #15
 8003648:	d9e9      	bls.n	800361e <prvInitialiseNewTask+0x62>
 800364a:	e000      	b.n	800364e <prvInitialiseNewTask+0x92>
			{
				break;
 800364c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800364e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003650:	2200      	movs	r2, #0
 8003652:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003656:	e003      	b.n	8003660 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800365a:	2200      	movs	r2, #0
 800365c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003662:	2b37      	cmp	r3, #55	; 0x37
 8003664:	d901      	bls.n	800366a <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003666:	2337      	movs	r3, #55	; 0x37
 8003668:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800366a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800366c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800366e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003672:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003674:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003678:	2200      	movs	r2, #0
 800367a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800367c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800367e:	3304      	adds	r3, #4
 8003680:	4618      	mov	r0, r3
 8003682:	f7fe ffa9 	bl	80025d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003688:	3318      	adds	r3, #24
 800368a:	4618      	mov	r0, r3
 800368c:	f7fe ffa4 	bl	80025d8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003692:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003694:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003698:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800369c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800369e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80036a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036a4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80036a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036a8:	2200      	movs	r2, #0
 80036aa:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80036ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80036b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036b8:	3354      	adds	r3, #84	; 0x54
 80036ba:	2260      	movs	r2, #96	; 0x60
 80036bc:	2100      	movs	r1, #0
 80036be:	4618      	mov	r0, r3
 80036c0:	f001 fe43 	bl	800534a <memset>
 80036c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036c6:	4a0d      	ldr	r2, [pc, #52]	; (80036fc <prvInitialiseNewTask+0x140>)
 80036c8:	659a      	str	r2, [r3, #88]	; 0x58
 80036ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036cc:	4a0c      	ldr	r2, [pc, #48]	; (8003700 <prvInitialiseNewTask+0x144>)
 80036ce:	65da      	str	r2, [r3, #92]	; 0x5c
 80036d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036d2:	4a0c      	ldr	r2, [pc, #48]	; (8003704 <prvInitialiseNewTask+0x148>)
 80036d4:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80036d6:	683a      	ldr	r2, [r7, #0]
 80036d8:	68f9      	ldr	r1, [r7, #12]
 80036da:	69b8      	ldr	r0, [r7, #24]
 80036dc:	f001 f9f2 	bl	8004ac4 <pxPortInitialiseStack>
 80036e0:	4602      	mov	r2, r0
 80036e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036e4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80036e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d002      	beq.n	80036f2 <prvInitialiseNewTask+0x136>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80036ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80036f2:	bf00      	nop
 80036f4:	3720      	adds	r7, #32
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	08005568 	.word	0x08005568
 8003700:	08005588 	.word	0x08005588
 8003704:	08005548 	.word	0x08005548

08003708 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b082      	sub	sp, #8
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003710:	f001 fafc 	bl	8004d0c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003714:	4b2d      	ldr	r3, [pc, #180]	; (80037cc <prvAddNewTaskToReadyList+0xc4>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	3301      	adds	r3, #1
 800371a:	4a2c      	ldr	r2, [pc, #176]	; (80037cc <prvAddNewTaskToReadyList+0xc4>)
 800371c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800371e:	4b2c      	ldr	r3, [pc, #176]	; (80037d0 <prvAddNewTaskToReadyList+0xc8>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d109      	bne.n	800373a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003726:	4a2a      	ldr	r2, [pc, #168]	; (80037d0 <prvAddNewTaskToReadyList+0xc8>)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800372c:	4b27      	ldr	r3, [pc, #156]	; (80037cc <prvAddNewTaskToReadyList+0xc4>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2b01      	cmp	r3, #1
 8003732:	d110      	bne.n	8003756 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003734:	f000 fbe6 	bl	8003f04 <prvInitialiseTaskLists>
 8003738:	e00d      	b.n	8003756 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800373a:	4b26      	ldr	r3, [pc, #152]	; (80037d4 <prvAddNewTaskToReadyList+0xcc>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d109      	bne.n	8003756 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003742:	4b23      	ldr	r3, [pc, #140]	; (80037d0 <prvAddNewTaskToReadyList+0xc8>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800374c:	429a      	cmp	r2, r3
 800374e:	d802      	bhi.n	8003756 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003750:	4a1f      	ldr	r2, [pc, #124]	; (80037d0 <prvAddNewTaskToReadyList+0xc8>)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003756:	4b20      	ldr	r3, [pc, #128]	; (80037d8 <prvAddNewTaskToReadyList+0xd0>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	3301      	adds	r3, #1
 800375c:	4a1e      	ldr	r2, [pc, #120]	; (80037d8 <prvAddNewTaskToReadyList+0xd0>)
 800375e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003760:	4b1d      	ldr	r3, [pc, #116]	; (80037d8 <prvAddNewTaskToReadyList+0xd0>)
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800376c:	4b1b      	ldr	r3, [pc, #108]	; (80037dc <prvAddNewTaskToReadyList+0xd4>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	429a      	cmp	r2, r3
 8003772:	d903      	bls.n	800377c <prvAddNewTaskToReadyList+0x74>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003778:	4a18      	ldr	r2, [pc, #96]	; (80037dc <prvAddNewTaskToReadyList+0xd4>)
 800377a:	6013      	str	r3, [r2, #0]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003780:	4613      	mov	r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	4413      	add	r3, r2
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	4a15      	ldr	r2, [pc, #84]	; (80037e0 <prvAddNewTaskToReadyList+0xd8>)
 800378a:	441a      	add	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	3304      	adds	r3, #4
 8003790:	4619      	mov	r1, r3
 8003792:	4610      	mov	r0, r2
 8003794:	f7fe ff2d 	bl	80025f2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003798:	f001 fae6 	bl	8004d68 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800379c:	4b0d      	ldr	r3, [pc, #52]	; (80037d4 <prvAddNewTaskToReadyList+0xcc>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d00e      	beq.n	80037c2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80037a4:	4b0a      	ldr	r3, [pc, #40]	; (80037d0 <prvAddNewTaskToReadyList+0xc8>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d207      	bcs.n	80037c2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80037b2:	4b0c      	ldr	r3, [pc, #48]	; (80037e4 <prvAddNewTaskToReadyList+0xdc>)
 80037b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037b8:	601a      	str	r2, [r3, #0]
 80037ba:	f3bf 8f4f 	dsb	sy
 80037be:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80037c2:	bf00      	nop
 80037c4:	3708      	adds	r7, #8
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	20000d28 	.word	0x20000d28
 80037d0:	20000854 	.word	0x20000854
 80037d4:	20000d34 	.word	0x20000d34
 80037d8:	20000d44 	.word	0x20000d44
 80037dc:	20000d30 	.word	0x20000d30
 80037e0:	20000858 	.word	0x20000858
 80037e4:	e000ed04 	.word	0xe000ed04

080037e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b08a      	sub	sp, #40	; 0x28
 80037ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80037ee:	2300      	movs	r3, #0
 80037f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80037f2:	2300      	movs	r3, #0
 80037f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80037f6:	463a      	mov	r2, r7
 80037f8:	1d39      	adds	r1, r7, #4
 80037fa:	f107 0308 	add.w	r3, r7, #8
 80037fe:	4618      	mov	r0, r3
 8003800:	f7fe fe96 	bl	8002530 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003804:	6839      	ldr	r1, [r7, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	68ba      	ldr	r2, [r7, #8]
 800380a:	9202      	str	r2, [sp, #8]
 800380c:	9301      	str	r3, [sp, #4]
 800380e:	2300      	movs	r3, #0
 8003810:	9300      	str	r3, [sp, #0]
 8003812:	2300      	movs	r3, #0
 8003814:	460a      	mov	r2, r1
 8003816:	4923      	ldr	r1, [pc, #140]	; (80038a4 <vTaskStartScheduler+0xbc>)
 8003818:	4823      	ldr	r0, [pc, #140]	; (80038a8 <vTaskStartScheduler+0xc0>)
 800381a:	f7ff fe2f 	bl	800347c <xTaskCreateStatic>
 800381e:	4602      	mov	r2, r0
 8003820:	4b22      	ldr	r3, [pc, #136]	; (80038ac <vTaskStartScheduler+0xc4>)
 8003822:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003824:	4b21      	ldr	r3, [pc, #132]	; (80038ac <vTaskStartScheduler+0xc4>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d002      	beq.n	8003832 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800382c:	2301      	movs	r3, #1
 800382e:	617b      	str	r3, [r7, #20]
 8003830:	e001      	b.n	8003836 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003832:	2300      	movs	r3, #0
 8003834:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	2b01      	cmp	r3, #1
 800383a:	d102      	bne.n	8003842 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800383c:	f000 fdfc 	bl	8004438 <xTimerCreateTimerTask>
 8003840:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d11a      	bne.n	800387e <vTaskStartScheduler+0x96>
 8003848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800384c:	f383 8811 	msr	BASEPRI, r3
 8003850:	f3bf 8f6f 	isb	sy
 8003854:	f3bf 8f4f 	dsb	sy
 8003858:	613b      	str	r3, [r7, #16]

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800385a:	4b15      	ldr	r3, [pc, #84]	; (80038b0 <vTaskStartScheduler+0xc8>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	3354      	adds	r3, #84	; 0x54
 8003860:	4a14      	ldr	r2, [pc, #80]	; (80038b4 <vTaskStartScheduler+0xcc>)
 8003862:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003864:	4b14      	ldr	r3, [pc, #80]	; (80038b8 <vTaskStartScheduler+0xd0>)
 8003866:	f04f 32ff 	mov.w	r2, #4294967295
 800386a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800386c:	4b13      	ldr	r3, [pc, #76]	; (80038bc <vTaskStartScheduler+0xd4>)
 800386e:	2201      	movs	r2, #1
 8003870:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003872:	4b13      	ldr	r3, [pc, #76]	; (80038c0 <vTaskStartScheduler+0xd8>)
 8003874:	2200      	movs	r2, #0
 8003876:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003878:	f001 f9aa 	bl	8004bd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800387c:	e00d      	b.n	800389a <vTaskStartScheduler+0xb2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003884:	d109      	bne.n	800389a <vTaskStartScheduler+0xb2>
 8003886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800388a:	f383 8811 	msr	BASEPRI, r3
 800388e:	f3bf 8f6f 	isb	sy
 8003892:	f3bf 8f4f 	dsb	sy
 8003896:	60fb      	str	r3, [r7, #12]
 8003898:	e7fe      	b.n	8003898 <vTaskStartScheduler+0xb0>
}
 800389a:	bf00      	nop
 800389c:	3718      	adds	r7, #24
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	08005518 	.word	0x08005518
 80038a8:	08003ed5 	.word	0x08003ed5
 80038ac:	20000d4c 	.word	0x20000d4c
 80038b0:	20000854 	.word	0x20000854
 80038b4:	20000010 	.word	0x20000010
 80038b8:	20000d48 	.word	0x20000d48
 80038bc:	20000d34 	.word	0x20000d34
 80038c0:	20000d2c 	.word	0x20000d2c

080038c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80038c4:	b480      	push	{r7}
 80038c6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80038c8:	4b04      	ldr	r3, [pc, #16]	; (80038dc <vTaskSuspendAll+0x18>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	3301      	adds	r3, #1
 80038ce:	4a03      	ldr	r2, [pc, #12]	; (80038dc <vTaskSuspendAll+0x18>)
 80038d0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80038d2:	bf00      	nop
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr
 80038dc:	20000d50 	.word	0x20000d50

080038e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80038e6:	2300      	movs	r3, #0
 80038e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80038ea:	2300      	movs	r3, #0
 80038ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80038ee:	4b41      	ldr	r3, [pc, #260]	; (80039f4 <xTaskResumeAll+0x114>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d109      	bne.n	800390a <xTaskResumeAll+0x2a>
 80038f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038fa:	f383 8811 	msr	BASEPRI, r3
 80038fe:	f3bf 8f6f 	isb	sy
 8003902:	f3bf 8f4f 	dsb	sy
 8003906:	603b      	str	r3, [r7, #0]
 8003908:	e7fe      	b.n	8003908 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800390a:	f001 f9ff 	bl	8004d0c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800390e:	4b39      	ldr	r3, [pc, #228]	; (80039f4 <xTaskResumeAll+0x114>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	3b01      	subs	r3, #1
 8003914:	4a37      	ldr	r2, [pc, #220]	; (80039f4 <xTaskResumeAll+0x114>)
 8003916:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003918:	4b36      	ldr	r3, [pc, #216]	; (80039f4 <xTaskResumeAll+0x114>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d162      	bne.n	80039e6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003920:	4b35      	ldr	r3, [pc, #212]	; (80039f8 <xTaskResumeAll+0x118>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d05e      	beq.n	80039e6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003928:	e02f      	b.n	800398a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800392a:	4b34      	ldr	r3, [pc, #208]	; (80039fc <xTaskResumeAll+0x11c>)
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	68db      	ldr	r3, [r3, #12]
 8003930:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	3318      	adds	r3, #24
 8003936:	4618      	mov	r0, r3
 8003938:	f7fe feb8 	bl	80026ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	3304      	adds	r3, #4
 8003940:	4618      	mov	r0, r3
 8003942:	f7fe feb3 	bl	80026ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800394a:	4b2d      	ldr	r3, [pc, #180]	; (8003a00 <xTaskResumeAll+0x120>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	429a      	cmp	r2, r3
 8003950:	d903      	bls.n	800395a <xTaskResumeAll+0x7a>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003956:	4a2a      	ldr	r2, [pc, #168]	; (8003a00 <xTaskResumeAll+0x120>)
 8003958:	6013      	str	r3, [r2, #0]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800395e:	4613      	mov	r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	4413      	add	r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	4a27      	ldr	r2, [pc, #156]	; (8003a04 <xTaskResumeAll+0x124>)
 8003968:	441a      	add	r2, r3
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	3304      	adds	r3, #4
 800396e:	4619      	mov	r1, r3
 8003970:	4610      	mov	r0, r2
 8003972:	f7fe fe3e 	bl	80025f2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800397a:	4b23      	ldr	r3, [pc, #140]	; (8003a08 <xTaskResumeAll+0x128>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003980:	429a      	cmp	r2, r3
 8003982:	d302      	bcc.n	800398a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003984:	4b21      	ldr	r3, [pc, #132]	; (8003a0c <xTaskResumeAll+0x12c>)
 8003986:	2201      	movs	r2, #1
 8003988:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800398a:	4b1c      	ldr	r3, [pc, #112]	; (80039fc <xTaskResumeAll+0x11c>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1cb      	bne.n	800392a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003998:	f000 fb54 	bl	8004044 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800399c:	4b1c      	ldr	r3, [pc, #112]	; (8003a10 <xTaskResumeAll+0x130>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d010      	beq.n	80039ca <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80039a8:	f000 f846 	bl	8003a38 <xTaskIncrementTick>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d002      	beq.n	80039b8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80039b2:	4b16      	ldr	r3, [pc, #88]	; (8003a0c <xTaskResumeAll+0x12c>)
 80039b4:	2201      	movs	r2, #1
 80039b6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	3b01      	subs	r3, #1
 80039bc:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d1f1      	bne.n	80039a8 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80039c4:	4b12      	ldr	r3, [pc, #72]	; (8003a10 <xTaskResumeAll+0x130>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80039ca:	4b10      	ldr	r3, [pc, #64]	; (8003a0c <xTaskResumeAll+0x12c>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d009      	beq.n	80039e6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80039d2:	2301      	movs	r3, #1
 80039d4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80039d6:	4b0f      	ldr	r3, [pc, #60]	; (8003a14 <xTaskResumeAll+0x134>)
 80039d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039dc:	601a      	str	r2, [r3, #0]
 80039de:	f3bf 8f4f 	dsb	sy
 80039e2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80039e6:	f001 f9bf 	bl	8004d68 <vPortExitCritical>

	return xAlreadyYielded;
 80039ea:	68bb      	ldr	r3, [r7, #8]
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3710      	adds	r7, #16
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	20000d50 	.word	0x20000d50
 80039f8:	20000d28 	.word	0x20000d28
 80039fc:	20000ce8 	.word	0x20000ce8
 8003a00:	20000d30 	.word	0x20000d30
 8003a04:	20000858 	.word	0x20000858
 8003a08:	20000854 	.word	0x20000854
 8003a0c:	20000d3c 	.word	0x20000d3c
 8003a10:	20000d38 	.word	0x20000d38
 8003a14:	e000ed04 	.word	0xe000ed04

08003a18 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003a1e:	4b05      	ldr	r3, [pc, #20]	; (8003a34 <xTaskGetTickCount+0x1c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003a24:	687b      	ldr	r3, [r7, #4]
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	370c      	adds	r7, #12
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	20000d2c 	.word	0x20000d2c

08003a38 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a42:	4b4e      	ldr	r3, [pc, #312]	; (8003b7c <xTaskIncrementTick+0x144>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	f040 8088 	bne.w	8003b5c <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003a4c:	4b4c      	ldr	r3, [pc, #304]	; (8003b80 <xTaskIncrementTick+0x148>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	3301      	adds	r3, #1
 8003a52:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003a54:	4a4a      	ldr	r2, [pc, #296]	; (8003b80 <xTaskIncrementTick+0x148>)
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d11f      	bne.n	8003aa0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8003a60:	4b48      	ldr	r3, [pc, #288]	; (8003b84 <xTaskIncrementTick+0x14c>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d009      	beq.n	8003a7e <xTaskIncrementTick+0x46>
 8003a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a6e:	f383 8811 	msr	BASEPRI, r3
 8003a72:	f3bf 8f6f 	isb	sy
 8003a76:	f3bf 8f4f 	dsb	sy
 8003a7a:	603b      	str	r3, [r7, #0]
 8003a7c:	e7fe      	b.n	8003a7c <xTaskIncrementTick+0x44>
 8003a7e:	4b41      	ldr	r3, [pc, #260]	; (8003b84 <xTaskIncrementTick+0x14c>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	60fb      	str	r3, [r7, #12]
 8003a84:	4b40      	ldr	r3, [pc, #256]	; (8003b88 <xTaskIncrementTick+0x150>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a3e      	ldr	r2, [pc, #248]	; (8003b84 <xTaskIncrementTick+0x14c>)
 8003a8a:	6013      	str	r3, [r2, #0]
 8003a8c:	4a3e      	ldr	r2, [pc, #248]	; (8003b88 <xTaskIncrementTick+0x150>)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6013      	str	r3, [r2, #0]
 8003a92:	4b3e      	ldr	r3, [pc, #248]	; (8003b8c <xTaskIncrementTick+0x154>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	3301      	adds	r3, #1
 8003a98:	4a3c      	ldr	r2, [pc, #240]	; (8003b8c <xTaskIncrementTick+0x154>)
 8003a9a:	6013      	str	r3, [r2, #0]
 8003a9c:	f000 fad2 	bl	8004044 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003aa0:	4b3b      	ldr	r3, [pc, #236]	; (8003b90 <xTaskIncrementTick+0x158>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d349      	bcc.n	8003b3e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003aaa:	4b36      	ldr	r3, [pc, #216]	; (8003b84 <xTaskIncrementTick+0x14c>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d104      	bne.n	8003abe <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ab4:	4b36      	ldr	r3, [pc, #216]	; (8003b90 <xTaskIncrementTick+0x158>)
 8003ab6:	f04f 32ff 	mov.w	r2, #4294967295
 8003aba:	601a      	str	r2, [r3, #0]
					break;
 8003abc:	e03f      	b.n	8003b3e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003abe:	4b31      	ldr	r3, [pc, #196]	; (8003b84 <xTaskIncrementTick+0x14c>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d203      	bcs.n	8003ade <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003ad6:	4a2e      	ldr	r2, [pc, #184]	; (8003b90 <xTaskIncrementTick+0x158>)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003adc:	e02f      	b.n	8003b3e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	3304      	adds	r3, #4
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7fe fde2 	bl	80026ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d004      	beq.n	8003afa <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	3318      	adds	r3, #24
 8003af4:	4618      	mov	r0, r3
 8003af6:	f7fe fdd9 	bl	80026ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003afe:	4b25      	ldr	r3, [pc, #148]	; (8003b94 <xTaskIncrementTick+0x15c>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d903      	bls.n	8003b0e <xTaskIncrementTick+0xd6>
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b0a:	4a22      	ldr	r2, [pc, #136]	; (8003b94 <xTaskIncrementTick+0x15c>)
 8003b0c:	6013      	str	r3, [r2, #0]
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b12:	4613      	mov	r3, r2
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	4413      	add	r3, r2
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	4a1f      	ldr	r2, [pc, #124]	; (8003b98 <xTaskIncrementTick+0x160>)
 8003b1c:	441a      	add	r2, r3
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	3304      	adds	r3, #4
 8003b22:	4619      	mov	r1, r3
 8003b24:	4610      	mov	r0, r2
 8003b26:	f7fe fd64 	bl	80025f2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b2e:	4b1b      	ldr	r3, [pc, #108]	; (8003b9c <xTaskIncrementTick+0x164>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d3b8      	bcc.n	8003aaa <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b3c:	e7b5      	b.n	8003aaa <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003b3e:	4b17      	ldr	r3, [pc, #92]	; (8003b9c <xTaskIncrementTick+0x164>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b44:	4914      	ldr	r1, [pc, #80]	; (8003b98 <xTaskIncrementTick+0x160>)
 8003b46:	4613      	mov	r3, r2
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	4413      	add	r3, r2
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	440b      	add	r3, r1
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d907      	bls.n	8003b66 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8003b56:	2301      	movs	r3, #1
 8003b58:	617b      	str	r3, [r7, #20]
 8003b5a:	e004      	b.n	8003b66 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003b5c:	4b10      	ldr	r3, [pc, #64]	; (8003ba0 <xTaskIncrementTick+0x168>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	3301      	adds	r3, #1
 8003b62:	4a0f      	ldr	r2, [pc, #60]	; (8003ba0 <xTaskIncrementTick+0x168>)
 8003b64:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003b66:	4b0f      	ldr	r3, [pc, #60]	; (8003ba4 <xTaskIncrementTick+0x16c>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003b72:	697b      	ldr	r3, [r7, #20]
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3718      	adds	r7, #24
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	20000d50 	.word	0x20000d50
 8003b80:	20000d2c 	.word	0x20000d2c
 8003b84:	20000ce0 	.word	0x20000ce0
 8003b88:	20000ce4 	.word	0x20000ce4
 8003b8c:	20000d40 	.word	0x20000d40
 8003b90:	20000d48 	.word	0x20000d48
 8003b94:	20000d30 	.word	0x20000d30
 8003b98:	20000858 	.word	0x20000858
 8003b9c:	20000854 	.word	0x20000854
 8003ba0:	20000d38 	.word	0x20000d38
 8003ba4:	20000d3c 	.word	0x20000d3c

08003ba8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003bae:	4b2a      	ldr	r3, [pc, #168]	; (8003c58 <vTaskSwitchContext+0xb0>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d003      	beq.n	8003bbe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003bb6:	4b29      	ldr	r3, [pc, #164]	; (8003c5c <vTaskSwitchContext+0xb4>)
 8003bb8:	2201      	movs	r2, #1
 8003bba:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003bbc:	e045      	b.n	8003c4a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8003bbe:	4b27      	ldr	r3, [pc, #156]	; (8003c5c <vTaskSwitchContext+0xb4>)
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bc4:	4b26      	ldr	r3, [pc, #152]	; (8003c60 <vTaskSwitchContext+0xb8>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	60fb      	str	r3, [r7, #12]
 8003bca:	e00f      	b.n	8003bec <vTaskSwitchContext+0x44>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d109      	bne.n	8003be6 <vTaskSwitchContext+0x3e>
 8003bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bd6:	f383 8811 	msr	BASEPRI, r3
 8003bda:	f3bf 8f6f 	isb	sy
 8003bde:	f3bf 8f4f 	dsb	sy
 8003be2:	607b      	str	r3, [r7, #4]
 8003be4:	e7fe      	b.n	8003be4 <vTaskSwitchContext+0x3c>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	3b01      	subs	r3, #1
 8003bea:	60fb      	str	r3, [r7, #12]
 8003bec:	491d      	ldr	r1, [pc, #116]	; (8003c64 <vTaskSwitchContext+0xbc>)
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	4413      	add	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	440b      	add	r3, r1
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d0e5      	beq.n	8003bcc <vTaskSwitchContext+0x24>
 8003c00:	68fa      	ldr	r2, [r7, #12]
 8003c02:	4613      	mov	r3, r2
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	4413      	add	r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	4a16      	ldr	r2, [pc, #88]	; (8003c64 <vTaskSwitchContext+0xbc>)
 8003c0c:	4413      	add	r3, r2
 8003c0e:	60bb      	str	r3, [r7, #8]
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	685a      	ldr	r2, [r3, #4]
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	605a      	str	r2, [r3, #4]
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	3308      	adds	r3, #8
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d104      	bne.n	8003c30 <vTaskSwitchContext+0x88>
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	685a      	ldr	r2, [r3, #4]
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	605a      	str	r2, [r3, #4]
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	4a0c      	ldr	r2, [pc, #48]	; (8003c68 <vTaskSwitchContext+0xc0>)
 8003c38:	6013      	str	r3, [r2, #0]
 8003c3a:	4a09      	ldr	r2, [pc, #36]	; (8003c60 <vTaskSwitchContext+0xb8>)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003c40:	4b09      	ldr	r3, [pc, #36]	; (8003c68 <vTaskSwitchContext+0xc0>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	3354      	adds	r3, #84	; 0x54
 8003c46:	4a09      	ldr	r2, [pc, #36]	; (8003c6c <vTaskSwitchContext+0xc4>)
 8003c48:	6013      	str	r3, [r2, #0]
}
 8003c4a:	bf00      	nop
 8003c4c:	3714      	adds	r7, #20
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	20000d50 	.word	0x20000d50
 8003c5c:	20000d3c 	.word	0x20000d3c
 8003c60:	20000d30 	.word	0x20000d30
 8003c64:	20000858 	.word	0x20000858
 8003c68:	20000854 	.word	0x20000854
 8003c6c:	20000010 	.word	0x20000010

08003c70 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d109      	bne.n	8003c94 <vTaskPlaceOnEventList+0x24>
 8003c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c84:	f383 8811 	msr	BASEPRI, r3
 8003c88:	f3bf 8f6f 	isb	sy
 8003c8c:	f3bf 8f4f 	dsb	sy
 8003c90:	60fb      	str	r3, [r7, #12]
 8003c92:	e7fe      	b.n	8003c92 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003c94:	4b07      	ldr	r3, [pc, #28]	; (8003cb4 <vTaskPlaceOnEventList+0x44>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	3318      	adds	r3, #24
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f7fe fccc 	bl	800263a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003ca2:	2101      	movs	r1, #1
 8003ca4:	6838      	ldr	r0, [r7, #0]
 8003ca6:	f000 fb73 	bl	8004390 <prvAddCurrentTaskToDelayedList>
}
 8003caa:	bf00      	nop
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	20000854 	.word	0x20000854

08003cb8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b086      	sub	sp, #24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	60b9      	str	r1, [r7, #8]
 8003cc2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d109      	bne.n	8003cde <vTaskPlaceOnEventListRestricted+0x26>
 8003cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cce:	f383 8811 	msr	BASEPRI, r3
 8003cd2:	f3bf 8f6f 	isb	sy
 8003cd6:	f3bf 8f4f 	dsb	sy
 8003cda:	617b      	str	r3, [r7, #20]
 8003cdc:	e7fe      	b.n	8003cdc <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003cde:	4b0a      	ldr	r3, [pc, #40]	; (8003d08 <vTaskPlaceOnEventListRestricted+0x50>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	3318      	adds	r3, #24
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	f7fe fc83 	bl	80025f2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d002      	beq.n	8003cf8 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8003cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003cf8:	6879      	ldr	r1, [r7, #4]
 8003cfa:	68b8      	ldr	r0, [r7, #8]
 8003cfc:	f000 fb48 	bl	8004390 <prvAddCurrentTaskToDelayedList>
	}
 8003d00:	bf00      	nop
 8003d02:	3718      	adds	r7, #24
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	20000854 	.word	0x20000854

08003d0c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d109      	bne.n	8003d36 <xTaskRemoveFromEventList+0x2a>
 8003d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d26:	f383 8811 	msr	BASEPRI, r3
 8003d2a:	f3bf 8f6f 	isb	sy
 8003d2e:	f3bf 8f4f 	dsb	sy
 8003d32:	60fb      	str	r3, [r7, #12]
 8003d34:	e7fe      	b.n	8003d34 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	3318      	adds	r3, #24
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7fe fcb6 	bl	80026ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d40:	4b1d      	ldr	r3, [pc, #116]	; (8003db8 <xTaskRemoveFromEventList+0xac>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d11d      	bne.n	8003d84 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	3304      	adds	r3, #4
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7fe fcad 	bl	80026ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d56:	4b19      	ldr	r3, [pc, #100]	; (8003dbc <xTaskRemoveFromEventList+0xb0>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d903      	bls.n	8003d66 <xTaskRemoveFromEventList+0x5a>
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d62:	4a16      	ldr	r2, [pc, #88]	; (8003dbc <xTaskRemoveFromEventList+0xb0>)
 8003d64:	6013      	str	r3, [r2, #0]
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	4413      	add	r3, r2
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	4a13      	ldr	r2, [pc, #76]	; (8003dc0 <xTaskRemoveFromEventList+0xb4>)
 8003d74:	441a      	add	r2, r3
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	3304      	adds	r3, #4
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	4610      	mov	r0, r2
 8003d7e:	f7fe fc38 	bl	80025f2 <vListInsertEnd>
 8003d82:	e005      	b.n	8003d90 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	3318      	adds	r3, #24
 8003d88:	4619      	mov	r1, r3
 8003d8a:	480e      	ldr	r0, [pc, #56]	; (8003dc4 <xTaskRemoveFromEventList+0xb8>)
 8003d8c:	f7fe fc31 	bl	80025f2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d94:	4b0c      	ldr	r3, [pc, #48]	; (8003dc8 <xTaskRemoveFromEventList+0xbc>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d905      	bls.n	8003daa <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003da2:	4b0a      	ldr	r3, [pc, #40]	; (8003dcc <xTaskRemoveFromEventList+0xc0>)
 8003da4:	2201      	movs	r2, #1
 8003da6:	601a      	str	r2, [r3, #0]
 8003da8:	e001      	b.n	8003dae <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8003daa:	2300      	movs	r3, #0
 8003dac:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003dae:	697b      	ldr	r3, [r7, #20]
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3718      	adds	r7, #24
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	20000d50 	.word	0x20000d50
 8003dbc:	20000d30 	.word	0x20000d30
 8003dc0:	20000858 	.word	0x20000858
 8003dc4:	20000ce8 	.word	0x20000ce8
 8003dc8:	20000854 	.word	0x20000854
 8003dcc:	20000d3c 	.word	0x20000d3c

08003dd0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003dd8:	4b06      	ldr	r3, [pc, #24]	; (8003df4 <vTaskInternalSetTimeOutState+0x24>)
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003de0:	4b05      	ldr	r3, [pc, #20]	; (8003df8 <vTaskInternalSetTimeOutState+0x28>)
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	605a      	str	r2, [r3, #4]
}
 8003de8:	bf00      	nop
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	20000d40 	.word	0x20000d40
 8003df8:	20000d2c 	.word	0x20000d2c

08003dfc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b088      	sub	sp, #32
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d109      	bne.n	8003e20 <xTaskCheckForTimeOut+0x24>
 8003e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e10:	f383 8811 	msr	BASEPRI, r3
 8003e14:	f3bf 8f6f 	isb	sy
 8003e18:	f3bf 8f4f 	dsb	sy
 8003e1c:	613b      	str	r3, [r7, #16]
 8003e1e:	e7fe      	b.n	8003e1e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d109      	bne.n	8003e3a <xTaskCheckForTimeOut+0x3e>
 8003e26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e2a:	f383 8811 	msr	BASEPRI, r3
 8003e2e:	f3bf 8f6f 	isb	sy
 8003e32:	f3bf 8f4f 	dsb	sy
 8003e36:	60fb      	str	r3, [r7, #12]
 8003e38:	e7fe      	b.n	8003e38 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8003e3a:	f000 ff67 	bl	8004d0c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003e3e:	4b1d      	ldr	r3, [pc, #116]	; (8003eb4 <xTaskCheckForTimeOut+0xb8>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	69ba      	ldr	r2, [r7, #24]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e56:	d102      	bne.n	8003e5e <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	61fb      	str	r3, [r7, #28]
 8003e5c:	e023      	b.n	8003ea6 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	4b15      	ldr	r3, [pc, #84]	; (8003eb8 <xTaskCheckForTimeOut+0xbc>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d007      	beq.n	8003e7a <xTaskCheckForTimeOut+0x7e>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	69ba      	ldr	r2, [r7, #24]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d302      	bcc.n	8003e7a <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003e74:	2301      	movs	r3, #1
 8003e76:	61fb      	str	r3, [r7, #28]
 8003e78:	e015      	b.n	8003ea6 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	697a      	ldr	r2, [r7, #20]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d20b      	bcs.n	8003e9c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	1ad2      	subs	r2, r2, r3
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f7ff ff9d 	bl	8003dd0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003e96:	2300      	movs	r3, #0
 8003e98:	61fb      	str	r3, [r7, #28]
 8003e9a:	e004      	b.n	8003ea6 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003ea6:	f000 ff5f 	bl	8004d68 <vPortExitCritical>

	return xReturn;
 8003eaa:	69fb      	ldr	r3, [r7, #28]
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3720      	adds	r7, #32
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	20000d2c 	.word	0x20000d2c
 8003eb8:	20000d40 	.word	0x20000d40

08003ebc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003ec0:	4b03      	ldr	r3, [pc, #12]	; (8003ed0 <vTaskMissedYield+0x14>)
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	601a      	str	r2, [r3, #0]
}
 8003ec6:	bf00      	nop
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr
 8003ed0:	20000d3c 	.word	0x20000d3c

08003ed4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003edc:	f000 f852 	bl	8003f84 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003ee0:	4b06      	ldr	r3, [pc, #24]	; (8003efc <prvIdleTask+0x28>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d9f9      	bls.n	8003edc <prvIdleTask+0x8>
			{
				taskYIELD();
 8003ee8:	4b05      	ldr	r3, [pc, #20]	; (8003f00 <prvIdleTask+0x2c>)
 8003eea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003eee:	601a      	str	r2, [r3, #0]
 8003ef0:	f3bf 8f4f 	dsb	sy
 8003ef4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003ef8:	e7f0      	b.n	8003edc <prvIdleTask+0x8>
 8003efa:	bf00      	nop
 8003efc:	20000858 	.word	0x20000858
 8003f00:	e000ed04 	.word	0xe000ed04

08003f04 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	607b      	str	r3, [r7, #4]
 8003f0e:	e00c      	b.n	8003f2a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	4613      	mov	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	4413      	add	r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	4a12      	ldr	r2, [pc, #72]	; (8003f64 <prvInitialiseTaskLists+0x60>)
 8003f1c:	4413      	add	r3, r2
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7fe fb3a 	bl	8002598 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	3301      	adds	r3, #1
 8003f28:	607b      	str	r3, [r7, #4]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2b37      	cmp	r3, #55	; 0x37
 8003f2e:	d9ef      	bls.n	8003f10 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003f30:	480d      	ldr	r0, [pc, #52]	; (8003f68 <prvInitialiseTaskLists+0x64>)
 8003f32:	f7fe fb31 	bl	8002598 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003f36:	480d      	ldr	r0, [pc, #52]	; (8003f6c <prvInitialiseTaskLists+0x68>)
 8003f38:	f7fe fb2e 	bl	8002598 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003f3c:	480c      	ldr	r0, [pc, #48]	; (8003f70 <prvInitialiseTaskLists+0x6c>)
 8003f3e:	f7fe fb2b 	bl	8002598 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003f42:	480c      	ldr	r0, [pc, #48]	; (8003f74 <prvInitialiseTaskLists+0x70>)
 8003f44:	f7fe fb28 	bl	8002598 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003f48:	480b      	ldr	r0, [pc, #44]	; (8003f78 <prvInitialiseTaskLists+0x74>)
 8003f4a:	f7fe fb25 	bl	8002598 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003f4e:	4b0b      	ldr	r3, [pc, #44]	; (8003f7c <prvInitialiseTaskLists+0x78>)
 8003f50:	4a05      	ldr	r2, [pc, #20]	; (8003f68 <prvInitialiseTaskLists+0x64>)
 8003f52:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003f54:	4b0a      	ldr	r3, [pc, #40]	; (8003f80 <prvInitialiseTaskLists+0x7c>)
 8003f56:	4a05      	ldr	r2, [pc, #20]	; (8003f6c <prvInitialiseTaskLists+0x68>)
 8003f58:	601a      	str	r2, [r3, #0]
}
 8003f5a:	bf00      	nop
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	20000858 	.word	0x20000858
 8003f68:	20000cb8 	.word	0x20000cb8
 8003f6c:	20000ccc 	.word	0x20000ccc
 8003f70:	20000ce8 	.word	0x20000ce8
 8003f74:	20000cfc 	.word	0x20000cfc
 8003f78:	20000d14 	.word	0x20000d14
 8003f7c:	20000ce0 	.word	0x20000ce0
 8003f80:	20000ce4 	.word	0x20000ce4

08003f84 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b082      	sub	sp, #8
 8003f88:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f8a:	e019      	b.n	8003fc0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003f8c:	f000 febe 	bl	8004d0c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f90:	4b0f      	ldr	r3, [pc, #60]	; (8003fd0 <prvCheckTasksWaitingTermination+0x4c>)
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	3304      	adds	r3, #4
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f7fe fb85 	bl	80026ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003fa2:	4b0c      	ldr	r3, [pc, #48]	; (8003fd4 <prvCheckTasksWaitingTermination+0x50>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	3b01      	subs	r3, #1
 8003fa8:	4a0a      	ldr	r2, [pc, #40]	; (8003fd4 <prvCheckTasksWaitingTermination+0x50>)
 8003faa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003fac:	4b0a      	ldr	r3, [pc, #40]	; (8003fd8 <prvCheckTasksWaitingTermination+0x54>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	4a09      	ldr	r2, [pc, #36]	; (8003fd8 <prvCheckTasksWaitingTermination+0x54>)
 8003fb4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003fb6:	f000 fed7 	bl	8004d68 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 f80e 	bl	8003fdc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003fc0:	4b05      	ldr	r3, [pc, #20]	; (8003fd8 <prvCheckTasksWaitingTermination+0x54>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d1e1      	bne.n	8003f8c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003fc8:	bf00      	nop
 8003fca:	3708      	adds	r7, #8
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	20000cfc 	.word	0x20000cfc
 8003fd4:	20000d28 	.word	0x20000d28
 8003fd8:	20000d10 	.word	0x20000d10

08003fdc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	3354      	adds	r3, #84	; 0x54
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f001 f9c3 	bl	8005374 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d108      	bne.n	800400a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f001 f861 	bl	80050c4 <vPortFree>
				vPortFree( pxTCB );
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f001 f85e 	bl	80050c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004008:	e017      	b.n	800403a <prvDeleteTCB+0x5e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004010:	2b01      	cmp	r3, #1
 8004012:	d103      	bne.n	800401c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f001 f855 	bl	80050c4 <vPortFree>
	}
 800401a:	e00e      	b.n	800403a <prvDeleteTCB+0x5e>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004022:	2b02      	cmp	r3, #2
 8004024:	d009      	beq.n	800403a <prvDeleteTCB+0x5e>
 8004026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800402a:	f383 8811 	msr	BASEPRI, r3
 800402e:	f3bf 8f6f 	isb	sy
 8004032:	f3bf 8f4f 	dsb	sy
 8004036:	60fb      	str	r3, [r7, #12]
 8004038:	e7fe      	b.n	8004038 <prvDeleteTCB+0x5c>
	}
 800403a:	bf00      	nop
 800403c:	3710      	adds	r7, #16
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
	...

08004044 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800404a:	4b0c      	ldr	r3, [pc, #48]	; (800407c <prvResetNextTaskUnblockTime+0x38>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d104      	bne.n	800405e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004054:	4b0a      	ldr	r3, [pc, #40]	; (8004080 <prvResetNextTaskUnblockTime+0x3c>)
 8004056:	f04f 32ff 	mov.w	r2, #4294967295
 800405a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800405c:	e008      	b.n	8004070 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800405e:	4b07      	ldr	r3, [pc, #28]	; (800407c <prvResetNextTaskUnblockTime+0x38>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	4a04      	ldr	r2, [pc, #16]	; (8004080 <prvResetNextTaskUnblockTime+0x3c>)
 800406e:	6013      	str	r3, [r2, #0]
}
 8004070:	bf00      	nop
 8004072:	370c      	adds	r7, #12
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr
 800407c:	20000ce0 	.word	0x20000ce0
 8004080:	20000d48 	.word	0x20000d48

08004084 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800408a:	4b0b      	ldr	r3, [pc, #44]	; (80040b8 <xTaskGetSchedulerState+0x34>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d102      	bne.n	8004098 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004092:	2301      	movs	r3, #1
 8004094:	607b      	str	r3, [r7, #4]
 8004096:	e008      	b.n	80040aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004098:	4b08      	ldr	r3, [pc, #32]	; (80040bc <xTaskGetSchedulerState+0x38>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d102      	bne.n	80040a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80040a0:	2302      	movs	r3, #2
 80040a2:	607b      	str	r3, [r7, #4]
 80040a4:	e001      	b.n	80040aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80040a6:	2300      	movs	r3, #0
 80040a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80040aa:	687b      	ldr	r3, [r7, #4]
	}
 80040ac:	4618      	mov	r0, r3
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr
 80040b8:	20000d34 	.word	0x20000d34
 80040bc:	20000d50 	.word	0x20000d50

080040c0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80040cc:	2300      	movs	r3, #0
 80040ce:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d051      	beq.n	800417a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040da:	4b2a      	ldr	r3, [pc, #168]	; (8004184 <xTaskPriorityInherit+0xc4>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d241      	bcs.n	8004168 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	699b      	ldr	r3, [r3, #24]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	db06      	blt.n	80040fa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040ec:	4b25      	ldr	r3, [pc, #148]	; (8004184 <xTaskPriorityInherit+0xc4>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	6959      	ldr	r1, [r3, #20]
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004102:	4613      	mov	r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	4413      	add	r3, r2
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	4a1f      	ldr	r2, [pc, #124]	; (8004188 <xTaskPriorityInherit+0xc8>)
 800410c:	4413      	add	r3, r2
 800410e:	4299      	cmp	r1, r3
 8004110:	d122      	bne.n	8004158 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	3304      	adds	r3, #4
 8004116:	4618      	mov	r0, r3
 8004118:	f7fe fac8 	bl	80026ac <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800411c:	4b19      	ldr	r3, [pc, #100]	; (8004184 <xTaskPriorityInherit+0xc4>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800412a:	4b18      	ldr	r3, [pc, #96]	; (800418c <xTaskPriorityInherit+0xcc>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	429a      	cmp	r2, r3
 8004130:	d903      	bls.n	800413a <xTaskPriorityInherit+0x7a>
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004136:	4a15      	ldr	r2, [pc, #84]	; (800418c <xTaskPriorityInherit+0xcc>)
 8004138:	6013      	str	r3, [r2, #0]
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800413e:	4613      	mov	r3, r2
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	4413      	add	r3, r2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	4a10      	ldr	r2, [pc, #64]	; (8004188 <xTaskPriorityInherit+0xc8>)
 8004148:	441a      	add	r2, r3
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	3304      	adds	r3, #4
 800414e:	4619      	mov	r1, r3
 8004150:	4610      	mov	r0, r2
 8004152:	f7fe fa4e 	bl	80025f2 <vListInsertEnd>
 8004156:	e004      	b.n	8004162 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004158:	4b0a      	ldr	r3, [pc, #40]	; (8004184 <xTaskPriorityInherit+0xc4>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8004162:	2301      	movs	r3, #1
 8004164:	60fb      	str	r3, [r7, #12]
 8004166:	e008      	b.n	800417a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800416c:	4b05      	ldr	r3, [pc, #20]	; (8004184 <xTaskPriorityInherit+0xc4>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004172:	429a      	cmp	r2, r3
 8004174:	d201      	bcs.n	800417a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004176:	2301      	movs	r3, #1
 8004178:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800417a:	68fb      	ldr	r3, [r7, #12]
	}
 800417c:	4618      	mov	r0, r3
 800417e:	3710      	adds	r7, #16
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	20000854 	.word	0x20000854
 8004188:	20000858 	.word	0x20000858
 800418c:	20000d30 	.word	0x20000d30

08004190 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800419c:	2300      	movs	r3, #0
 800419e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d054      	beq.n	8004250 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80041a6:	4b2d      	ldr	r3, [pc, #180]	; (800425c <xTaskPriorityDisinherit+0xcc>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d009      	beq.n	80041c4 <xTaskPriorityDisinherit+0x34>
 80041b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041b4:	f383 8811 	msr	BASEPRI, r3
 80041b8:	f3bf 8f6f 	isb	sy
 80041bc:	f3bf 8f4f 	dsb	sy
 80041c0:	60fb      	str	r3, [r7, #12]
 80041c2:	e7fe      	b.n	80041c2 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d109      	bne.n	80041e0 <xTaskPriorityDisinherit+0x50>
 80041cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d0:	f383 8811 	msr	BASEPRI, r3
 80041d4:	f3bf 8f6f 	isb	sy
 80041d8:	f3bf 8f4f 	dsb	sy
 80041dc:	60bb      	str	r3, [r7, #8]
 80041de:	e7fe      	b.n	80041de <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041e4:	1e5a      	subs	r2, r3, #1
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d02c      	beq.n	8004250 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d128      	bne.n	8004250 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	3304      	adds	r3, #4
 8004202:	4618      	mov	r0, r3
 8004204:	f7fe fa52 	bl	80026ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004214:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004220:	4b0f      	ldr	r3, [pc, #60]	; (8004260 <xTaskPriorityDisinherit+0xd0>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	429a      	cmp	r2, r3
 8004226:	d903      	bls.n	8004230 <xTaskPriorityDisinherit+0xa0>
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800422c:	4a0c      	ldr	r2, [pc, #48]	; (8004260 <xTaskPriorityDisinherit+0xd0>)
 800422e:	6013      	str	r3, [r2, #0]
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004234:	4613      	mov	r3, r2
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	4413      	add	r3, r2
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	4a09      	ldr	r2, [pc, #36]	; (8004264 <xTaskPriorityDisinherit+0xd4>)
 800423e:	441a      	add	r2, r3
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	3304      	adds	r3, #4
 8004244:	4619      	mov	r1, r3
 8004246:	4610      	mov	r0, r2
 8004248:	f7fe f9d3 	bl	80025f2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800424c:	2301      	movs	r3, #1
 800424e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004250:	697b      	ldr	r3, [r7, #20]
	}
 8004252:	4618      	mov	r0, r3
 8004254:	3718      	adds	r7, #24
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	20000854 	.word	0x20000854
 8004260:	20000d30 	.word	0x20000d30
 8004264:	20000858 	.word	0x20000858

08004268 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004268:	b580      	push	{r7, lr}
 800426a:	b088      	sub	sp, #32
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004276:	2301      	movs	r3, #1
 8004278:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d068      	beq.n	8004352 <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004280:	69bb      	ldr	r3, [r7, #24]
 8004282:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004284:	2b00      	cmp	r3, #0
 8004286:	d109      	bne.n	800429c <vTaskPriorityDisinheritAfterTimeout+0x34>
 8004288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800428c:	f383 8811 	msr	BASEPRI, r3
 8004290:	f3bf 8f6f 	isb	sy
 8004294:	f3bf 8f4f 	dsb	sy
 8004298:	60fb      	str	r3, [r7, #12]
 800429a:	e7fe      	b.n	800429a <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042a0:	683a      	ldr	r2, [r7, #0]
 80042a2:	429a      	cmp	r2, r3
 80042a4:	d902      	bls.n	80042ac <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	61fb      	str	r3, [r7, #28]
 80042aa:	e002      	b.n	80042b2 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80042ac:	69bb      	ldr	r3, [r7, #24]
 80042ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042b0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80042b2:	69bb      	ldr	r3, [r7, #24]
 80042b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b6:	69fa      	ldr	r2, [r7, #28]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d04a      	beq.n	8004352 <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80042bc:	69bb      	ldr	r3, [r7, #24]
 80042be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d145      	bne.n	8004352 <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80042c6:	4b25      	ldr	r3, [pc, #148]	; (800435c <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	69ba      	ldr	r2, [r7, #24]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d109      	bne.n	80042e4 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 80042d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d4:	f383 8811 	msr	BASEPRI, r3
 80042d8:	f3bf 8f6f 	isb	sy
 80042dc:	f3bf 8f4f 	dsb	sy
 80042e0:	60bb      	str	r3, [r7, #8]
 80042e2:	e7fe      	b.n	80042e2 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	69fa      	ldr	r2, [r7, #28]
 80042ee:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	699b      	ldr	r3, [r3, #24]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	db04      	blt.n	8004302 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042f8:	69fb      	ldr	r3, [r7, #28]
 80042fa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004302:	69bb      	ldr	r3, [r7, #24]
 8004304:	6959      	ldr	r1, [r3, #20]
 8004306:	693a      	ldr	r2, [r7, #16]
 8004308:	4613      	mov	r3, r2
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	4413      	add	r3, r2
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	4a13      	ldr	r2, [pc, #76]	; (8004360 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8004312:	4413      	add	r3, r2
 8004314:	4299      	cmp	r1, r3
 8004316:	d11c      	bne.n	8004352 <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004318:	69bb      	ldr	r3, [r7, #24]
 800431a:	3304      	adds	r3, #4
 800431c:	4618      	mov	r0, r3
 800431e:	f7fe f9c5 	bl	80026ac <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004322:	69bb      	ldr	r3, [r7, #24]
 8004324:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004326:	4b0f      	ldr	r3, [pc, #60]	; (8004364 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	429a      	cmp	r2, r3
 800432c:	d903      	bls.n	8004336 <vTaskPriorityDisinheritAfterTimeout+0xce>
 800432e:	69bb      	ldr	r3, [r7, #24]
 8004330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004332:	4a0c      	ldr	r2, [pc, #48]	; (8004364 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8004334:	6013      	str	r3, [r2, #0]
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800433a:	4613      	mov	r3, r2
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	4413      	add	r3, r2
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	4a07      	ldr	r2, [pc, #28]	; (8004360 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8004344:	441a      	add	r2, r3
 8004346:	69bb      	ldr	r3, [r7, #24]
 8004348:	3304      	adds	r3, #4
 800434a:	4619      	mov	r1, r3
 800434c:	4610      	mov	r0, r2
 800434e:	f7fe f950 	bl	80025f2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004352:	bf00      	nop
 8004354:	3720      	adds	r7, #32
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	20000854 	.word	0x20000854
 8004360:	20000858 	.word	0x20000858
 8004364:	20000d30 	.word	0x20000d30

08004368 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004368:	b480      	push	{r7}
 800436a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800436c:	4b07      	ldr	r3, [pc, #28]	; (800438c <pvTaskIncrementMutexHeldCount+0x24>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d004      	beq.n	800437e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004374:	4b05      	ldr	r3, [pc, #20]	; (800438c <pvTaskIncrementMutexHeldCount+0x24>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800437a:	3201      	adds	r2, #1
 800437c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800437e:	4b03      	ldr	r3, [pc, #12]	; (800438c <pvTaskIncrementMutexHeldCount+0x24>)
 8004380:	681b      	ldr	r3, [r3, #0]
	}
 8004382:	4618      	mov	r0, r3
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr
 800438c:	20000854 	.word	0x20000854

08004390 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b084      	sub	sp, #16
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800439a:	4b21      	ldr	r3, [pc, #132]	; (8004420 <prvAddCurrentTaskToDelayedList+0x90>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80043a0:	4b20      	ldr	r3, [pc, #128]	; (8004424 <prvAddCurrentTaskToDelayedList+0x94>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	3304      	adds	r3, #4
 80043a6:	4618      	mov	r0, r3
 80043a8:	f7fe f980 	bl	80026ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b2:	d10a      	bne.n	80043ca <prvAddCurrentTaskToDelayedList+0x3a>
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d007      	beq.n	80043ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043ba:	4b1a      	ldr	r3, [pc, #104]	; (8004424 <prvAddCurrentTaskToDelayedList+0x94>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	3304      	adds	r3, #4
 80043c0:	4619      	mov	r1, r3
 80043c2:	4819      	ldr	r0, [pc, #100]	; (8004428 <prvAddCurrentTaskToDelayedList+0x98>)
 80043c4:	f7fe f915 	bl	80025f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80043c8:	e026      	b.n	8004418 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80043ca:	68fa      	ldr	r2, [r7, #12]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	4413      	add	r3, r2
 80043d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80043d2:	4b14      	ldr	r3, [pc, #80]	; (8004424 <prvAddCurrentTaskToDelayedList+0x94>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68ba      	ldr	r2, [r7, #8]
 80043d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80043da:	68ba      	ldr	r2, [r7, #8]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d209      	bcs.n	80043f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043e2:	4b12      	ldr	r3, [pc, #72]	; (800442c <prvAddCurrentTaskToDelayedList+0x9c>)
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	4b0f      	ldr	r3, [pc, #60]	; (8004424 <prvAddCurrentTaskToDelayedList+0x94>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	3304      	adds	r3, #4
 80043ec:	4619      	mov	r1, r3
 80043ee:	4610      	mov	r0, r2
 80043f0:	f7fe f923 	bl	800263a <vListInsert>
}
 80043f4:	e010      	b.n	8004418 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043f6:	4b0e      	ldr	r3, [pc, #56]	; (8004430 <prvAddCurrentTaskToDelayedList+0xa0>)
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <prvAddCurrentTaskToDelayedList+0x94>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	3304      	adds	r3, #4
 8004400:	4619      	mov	r1, r3
 8004402:	4610      	mov	r0, r2
 8004404:	f7fe f919 	bl	800263a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004408:	4b0a      	ldr	r3, [pc, #40]	; (8004434 <prvAddCurrentTaskToDelayedList+0xa4>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68ba      	ldr	r2, [r7, #8]
 800440e:	429a      	cmp	r2, r3
 8004410:	d202      	bcs.n	8004418 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004412:	4a08      	ldr	r2, [pc, #32]	; (8004434 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	6013      	str	r3, [r2, #0]
}
 8004418:	bf00      	nop
 800441a:	3710      	adds	r7, #16
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	20000d2c 	.word	0x20000d2c
 8004424:	20000854 	.word	0x20000854
 8004428:	20000d14 	.word	0x20000d14
 800442c:	20000ce4 	.word	0x20000ce4
 8004430:	20000ce0 	.word	0x20000ce0
 8004434:	20000d48 	.word	0x20000d48

08004438 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b08a      	sub	sp, #40	; 0x28
 800443c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800443e:	2300      	movs	r3, #0
 8004440:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004442:	f000 faff 	bl	8004a44 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004446:	4b1c      	ldr	r3, [pc, #112]	; (80044b8 <xTimerCreateTimerTask+0x80>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d021      	beq.n	8004492 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800444e:	2300      	movs	r3, #0
 8004450:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004452:	2300      	movs	r3, #0
 8004454:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004456:	1d3a      	adds	r2, r7, #4
 8004458:	f107 0108 	add.w	r1, r7, #8
 800445c:	f107 030c 	add.w	r3, r7, #12
 8004460:	4618      	mov	r0, r3
 8004462:	f7fe f87f 	bl	8002564 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004466:	6879      	ldr	r1, [r7, #4]
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	68fa      	ldr	r2, [r7, #12]
 800446c:	9202      	str	r2, [sp, #8]
 800446e:	9301      	str	r3, [sp, #4]
 8004470:	2302      	movs	r3, #2
 8004472:	9300      	str	r3, [sp, #0]
 8004474:	2300      	movs	r3, #0
 8004476:	460a      	mov	r2, r1
 8004478:	4910      	ldr	r1, [pc, #64]	; (80044bc <xTimerCreateTimerTask+0x84>)
 800447a:	4811      	ldr	r0, [pc, #68]	; (80044c0 <xTimerCreateTimerTask+0x88>)
 800447c:	f7fe fffe 	bl	800347c <xTaskCreateStatic>
 8004480:	4602      	mov	r2, r0
 8004482:	4b10      	ldr	r3, [pc, #64]	; (80044c4 <xTimerCreateTimerTask+0x8c>)
 8004484:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004486:	4b0f      	ldr	r3, [pc, #60]	; (80044c4 <xTimerCreateTimerTask+0x8c>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d001      	beq.n	8004492 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800448e:	2301      	movs	r3, #1
 8004490:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d109      	bne.n	80044ac <xTimerCreateTimerTask+0x74>
 8004498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800449c:	f383 8811 	msr	BASEPRI, r3
 80044a0:	f3bf 8f6f 	isb	sy
 80044a4:	f3bf 8f4f 	dsb	sy
 80044a8:	613b      	str	r3, [r7, #16]
 80044aa:	e7fe      	b.n	80044aa <xTimerCreateTimerTask+0x72>
	return xReturn;
 80044ac:	697b      	ldr	r3, [r7, #20]
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3718      	adds	r7, #24
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	20000d84 	.word	0x20000d84
 80044bc:	08005520 	.word	0x08005520
 80044c0:	080045f9 	.word	0x080045f9
 80044c4:	20000d88 	.word	0x20000d88

080044c8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b08a      	sub	sp, #40	; 0x28
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	60f8      	str	r0, [r7, #12]
 80044d0:	60b9      	str	r1, [r7, #8]
 80044d2:	607a      	str	r2, [r7, #4]
 80044d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80044d6:	2300      	movs	r3, #0
 80044d8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d109      	bne.n	80044f4 <xTimerGenericCommand+0x2c>
 80044e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044e4:	f383 8811 	msr	BASEPRI, r3
 80044e8:	f3bf 8f6f 	isb	sy
 80044ec:	f3bf 8f4f 	dsb	sy
 80044f0:	623b      	str	r3, [r7, #32]
 80044f2:	e7fe      	b.n	80044f2 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80044f4:	4b19      	ldr	r3, [pc, #100]	; (800455c <xTimerGenericCommand+0x94>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d02a      	beq.n	8004552 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	2b05      	cmp	r3, #5
 800450c:	dc18      	bgt.n	8004540 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800450e:	f7ff fdb9 	bl	8004084 <xTaskGetSchedulerState>
 8004512:	4603      	mov	r3, r0
 8004514:	2b02      	cmp	r3, #2
 8004516:	d109      	bne.n	800452c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004518:	4b10      	ldr	r3, [pc, #64]	; (800455c <xTimerGenericCommand+0x94>)
 800451a:	6818      	ldr	r0, [r3, #0]
 800451c:	f107 0110 	add.w	r1, r7, #16
 8004520:	2300      	movs	r3, #0
 8004522:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004524:	f7fe fa2a 	bl	800297c <xQueueGenericSend>
 8004528:	6278      	str	r0, [r7, #36]	; 0x24
 800452a:	e012      	b.n	8004552 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800452c:	4b0b      	ldr	r3, [pc, #44]	; (800455c <xTimerGenericCommand+0x94>)
 800452e:	6818      	ldr	r0, [r3, #0]
 8004530:	f107 0110 	add.w	r1, r7, #16
 8004534:	2300      	movs	r3, #0
 8004536:	2200      	movs	r2, #0
 8004538:	f7fe fa20 	bl	800297c <xQueueGenericSend>
 800453c:	6278      	str	r0, [r7, #36]	; 0x24
 800453e:	e008      	b.n	8004552 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004540:	4b06      	ldr	r3, [pc, #24]	; (800455c <xTimerGenericCommand+0x94>)
 8004542:	6818      	ldr	r0, [r3, #0]
 8004544:	f107 0110 	add.w	r1, r7, #16
 8004548:	2300      	movs	r3, #0
 800454a:	683a      	ldr	r2, [r7, #0]
 800454c:	f7fe fb10 	bl	8002b70 <xQueueGenericSendFromISR>
 8004550:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004554:	4618      	mov	r0, r3
 8004556:	3728      	adds	r7, #40	; 0x28
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	20000d84 	.word	0x20000d84

08004560 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b088      	sub	sp, #32
 8004564:	af02      	add	r7, sp, #8
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800456a:	4b22      	ldr	r3, [pc, #136]	; (80045f4 <prvProcessExpiredTimer+0x94>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	3304      	adds	r3, #4
 8004578:	4618      	mov	r0, r3
 800457a:	f7fe f897 	bl	80026ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004584:	f003 0304 	and.w	r3, r3, #4
 8004588:	2b00      	cmp	r3, #0
 800458a:	d021      	beq.n	80045d0 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	699a      	ldr	r2, [r3, #24]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	18d1      	adds	r1, r2, r3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	683a      	ldr	r2, [r7, #0]
 8004598:	6978      	ldr	r0, [r7, #20]
 800459a:	f000 f8d1 	bl	8004740 <prvInsertTimerInActiveList>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d01e      	beq.n	80045e2 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80045a4:	2300      	movs	r3, #0
 80045a6:	9300      	str	r3, [sp, #0]
 80045a8:	2300      	movs	r3, #0
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	2100      	movs	r1, #0
 80045ae:	6978      	ldr	r0, [r7, #20]
 80045b0:	f7ff ff8a 	bl	80044c8 <xTimerGenericCommand>
 80045b4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d112      	bne.n	80045e2 <prvProcessExpiredTimer+0x82>
 80045bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045c0:	f383 8811 	msr	BASEPRI, r3
 80045c4:	f3bf 8f6f 	isb	sy
 80045c8:	f3bf 8f4f 	dsb	sy
 80045cc:	60fb      	str	r3, [r7, #12]
 80045ce:	e7fe      	b.n	80045ce <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80045d6:	f023 0301 	bic.w	r3, r3, #1
 80045da:	b2da      	uxtb	r2, r3
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	6a1b      	ldr	r3, [r3, #32]
 80045e6:	6978      	ldr	r0, [r7, #20]
 80045e8:	4798      	blx	r3
}
 80045ea:	bf00      	nop
 80045ec:	3718      	adds	r7, #24
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	20000d7c 	.word	0x20000d7c

080045f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004600:	f107 0308 	add.w	r3, r7, #8
 8004604:	4618      	mov	r0, r3
 8004606:	f000 f857 	bl	80046b8 <prvGetNextExpireTime>
 800460a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	4619      	mov	r1, r3
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	f000 f803 	bl	800461c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004616:	f000 f8d5 	bl	80047c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800461a:	e7f1      	b.n	8004600 <prvTimerTask+0x8>

0800461c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004626:	f7ff f94d 	bl	80038c4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800462a:	f107 0308 	add.w	r3, r7, #8
 800462e:	4618      	mov	r0, r3
 8004630:	f000 f866 	bl	8004700 <prvSampleTimeNow>
 8004634:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d130      	bne.n	800469e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d10a      	bne.n	8004658 <prvProcessTimerOrBlockTask+0x3c>
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	429a      	cmp	r2, r3
 8004648:	d806      	bhi.n	8004658 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800464a:	f7ff f949 	bl	80038e0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800464e:	68f9      	ldr	r1, [r7, #12]
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f7ff ff85 	bl	8004560 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004656:	e024      	b.n	80046a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d008      	beq.n	8004670 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800465e:	4b13      	ldr	r3, [pc, #76]	; (80046ac <prvProcessTimerOrBlockTask+0x90>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d101      	bne.n	800466c <prvProcessTimerOrBlockTask+0x50>
 8004668:	2301      	movs	r3, #1
 800466a:	e000      	b.n	800466e <prvProcessTimerOrBlockTask+0x52>
 800466c:	2300      	movs	r3, #0
 800466e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004670:	4b0f      	ldr	r3, [pc, #60]	; (80046b0 <prvProcessTimerOrBlockTask+0x94>)
 8004672:	6818      	ldr	r0, [r3, #0]
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	683a      	ldr	r2, [r7, #0]
 800467c:	4619      	mov	r1, r3
 800467e:	f7fe fec9 	bl	8003414 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004682:	f7ff f92d 	bl	80038e0 <xTaskResumeAll>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d10a      	bne.n	80046a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800468c:	4b09      	ldr	r3, [pc, #36]	; (80046b4 <prvProcessTimerOrBlockTask+0x98>)
 800468e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004692:	601a      	str	r2, [r3, #0]
 8004694:	f3bf 8f4f 	dsb	sy
 8004698:	f3bf 8f6f 	isb	sy
}
 800469c:	e001      	b.n	80046a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800469e:	f7ff f91f 	bl	80038e0 <xTaskResumeAll>
}
 80046a2:	bf00      	nop
 80046a4:	3710      	adds	r7, #16
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	bf00      	nop
 80046ac:	20000d80 	.word	0x20000d80
 80046b0:	20000d84 	.word	0x20000d84
 80046b4:	e000ed04 	.word	0xe000ed04

080046b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80046c0:	4b0e      	ldr	r3, [pc, #56]	; (80046fc <prvGetNextExpireTime+0x44>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <prvGetNextExpireTime+0x16>
 80046ca:	2201      	movs	r2, #1
 80046cc:	e000      	b.n	80046d0 <prvGetNextExpireTime+0x18>
 80046ce:	2200      	movs	r2, #0
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d105      	bne.n	80046e8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80046dc:	4b07      	ldr	r3, [pc, #28]	; (80046fc <prvGetNextExpireTime+0x44>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	60fb      	str	r3, [r7, #12]
 80046e6:	e001      	b.n	80046ec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80046e8:	2300      	movs	r3, #0
 80046ea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80046ec:	68fb      	ldr	r3, [r7, #12]
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3714      	adds	r7, #20
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop
 80046fc:	20000d7c 	.word	0x20000d7c

08004700 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004708:	f7ff f986 	bl	8003a18 <xTaskGetTickCount>
 800470c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800470e:	4b0b      	ldr	r3, [pc, #44]	; (800473c <prvSampleTimeNow+0x3c>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	429a      	cmp	r2, r3
 8004716:	d205      	bcs.n	8004724 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004718:	f000 f930 	bl	800497c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	601a      	str	r2, [r3, #0]
 8004722:	e002      	b.n	800472a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800472a:	4a04      	ldr	r2, [pc, #16]	; (800473c <prvSampleTimeNow+0x3c>)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004730:	68fb      	ldr	r3, [r7, #12]
}
 8004732:	4618      	mov	r0, r3
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	20000d8c 	.word	0x20000d8c

08004740 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b086      	sub	sp, #24
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
 800474c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800474e:	2300      	movs	r3, #0
 8004750:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	68ba      	ldr	r2, [r7, #8]
 8004756:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800475e:	68ba      	ldr	r2, [r7, #8]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	429a      	cmp	r2, r3
 8004764:	d812      	bhi.n	800478c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	1ad2      	subs	r2, r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	429a      	cmp	r2, r3
 8004772:	d302      	bcc.n	800477a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004774:	2301      	movs	r3, #1
 8004776:	617b      	str	r3, [r7, #20]
 8004778:	e01b      	b.n	80047b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800477a:	4b10      	ldr	r3, [pc, #64]	; (80047bc <prvInsertTimerInActiveList+0x7c>)
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	3304      	adds	r3, #4
 8004782:	4619      	mov	r1, r3
 8004784:	4610      	mov	r0, r2
 8004786:	f7fd ff58 	bl	800263a <vListInsert>
 800478a:	e012      	b.n	80047b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	429a      	cmp	r2, r3
 8004792:	d206      	bcs.n	80047a2 <prvInsertTimerInActiveList+0x62>
 8004794:	68ba      	ldr	r2, [r7, #8]
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	429a      	cmp	r2, r3
 800479a:	d302      	bcc.n	80047a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800479c:	2301      	movs	r3, #1
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	e007      	b.n	80047b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80047a2:	4b07      	ldr	r3, [pc, #28]	; (80047c0 <prvInsertTimerInActiveList+0x80>)
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	3304      	adds	r3, #4
 80047aa:	4619      	mov	r1, r3
 80047ac:	4610      	mov	r0, r2
 80047ae:	f7fd ff44 	bl	800263a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80047b2:	697b      	ldr	r3, [r7, #20]
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3718      	adds	r7, #24
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	20000d80 	.word	0x20000d80
 80047c0:	20000d7c 	.word	0x20000d7c

080047c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b08e      	sub	sp, #56	; 0x38
 80047c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80047ca:	e0c6      	b.n	800495a <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	da17      	bge.n	8004802 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80047d2:	1d3b      	adds	r3, r7, #4
 80047d4:	3304      	adds	r3, #4
 80047d6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80047d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d109      	bne.n	80047f2 <prvProcessReceivedCommands+0x2e>
 80047de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e2:	f383 8811 	msr	BASEPRI, r3
 80047e6:	f3bf 8f6f 	isb	sy
 80047ea:	f3bf 8f4f 	dsb	sy
 80047ee:	61fb      	str	r3, [r7, #28]
 80047f0:	e7fe      	b.n	80047f0 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80047f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047f8:	6850      	ldr	r0, [r2, #4]
 80047fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047fc:	6892      	ldr	r2, [r2, #8]
 80047fe:	4611      	mov	r1, r2
 8004800:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2b00      	cmp	r3, #0
 8004806:	f2c0 80a7 	blt.w	8004958 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800480e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d004      	beq.n	8004820 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004818:	3304      	adds	r3, #4
 800481a:	4618      	mov	r0, r3
 800481c:	f7fd ff46 	bl	80026ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004820:	463b      	mov	r3, r7
 8004822:	4618      	mov	r0, r3
 8004824:	f7ff ff6c 	bl	8004700 <prvSampleTimeNow>
 8004828:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2b09      	cmp	r3, #9
 800482e:	f200 8094 	bhi.w	800495a <prvProcessReceivedCommands+0x196>
 8004832:	a201      	add	r2, pc, #4	; (adr r2, 8004838 <prvProcessReceivedCommands+0x74>)
 8004834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004838:	08004861 	.word	0x08004861
 800483c:	08004861 	.word	0x08004861
 8004840:	08004861 	.word	0x08004861
 8004844:	080048d3 	.word	0x080048d3
 8004848:	080048e7 	.word	0x080048e7
 800484c:	0800492f 	.word	0x0800492f
 8004850:	08004861 	.word	0x08004861
 8004854:	08004861 	.word	0x08004861
 8004858:	080048d3 	.word	0x080048d3
 800485c:	080048e7 	.word	0x080048e7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004862:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004866:	f043 0301 	orr.w	r3, r3, #1
 800486a:	b2da      	uxtb	r2, r3
 800486c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800486e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004872:	68ba      	ldr	r2, [r7, #8]
 8004874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004876:	699b      	ldr	r3, [r3, #24]
 8004878:	18d1      	adds	r1, r2, r3
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800487e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004880:	f7ff ff5e 	bl	8004740 <prvInsertTimerInActiveList>
 8004884:	4603      	mov	r3, r0
 8004886:	2b00      	cmp	r3, #0
 8004888:	d067      	beq.n	800495a <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800488a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004890:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004894:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004898:	f003 0304 	and.w	r3, r3, #4
 800489c:	2b00      	cmp	r3, #0
 800489e:	d05c      	beq.n	800495a <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80048a0:	68ba      	ldr	r2, [r7, #8]
 80048a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a4:	699b      	ldr	r3, [r3, #24]
 80048a6:	441a      	add	r2, r3
 80048a8:	2300      	movs	r3, #0
 80048aa:	9300      	str	r3, [sp, #0]
 80048ac:	2300      	movs	r3, #0
 80048ae:	2100      	movs	r1, #0
 80048b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048b2:	f7ff fe09 	bl	80044c8 <xTimerGenericCommand>
 80048b6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80048b8:	6a3b      	ldr	r3, [r7, #32]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d14d      	bne.n	800495a <prvProcessReceivedCommands+0x196>
 80048be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048c2:	f383 8811 	msr	BASEPRI, r3
 80048c6:	f3bf 8f6f 	isb	sy
 80048ca:	f3bf 8f4f 	dsb	sy
 80048ce:	61bb      	str	r3, [r7, #24]
 80048d0:	e7fe      	b.n	80048d0 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80048d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80048d8:	f023 0301 	bic.w	r3, r3, #1
 80048dc:	b2da      	uxtb	r2, r3
 80048de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048e0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80048e4:	e039      	b.n	800495a <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80048e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80048ec:	f043 0301 	orr.w	r3, r3, #1
 80048f0:	b2da      	uxtb	r2, r3
 80048f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048f4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048fc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80048fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d109      	bne.n	800491a <prvProcessReceivedCommands+0x156>
 8004906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800490a:	f383 8811 	msr	BASEPRI, r3
 800490e:	f3bf 8f6f 	isb	sy
 8004912:	f3bf 8f4f 	dsb	sy
 8004916:	617b      	str	r3, [r7, #20]
 8004918:	e7fe      	b.n	8004918 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800491a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800491c:	699a      	ldr	r2, [r3, #24]
 800491e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004920:	18d1      	adds	r1, r2, r3
 8004922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004926:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004928:	f7ff ff0a 	bl	8004740 <prvInsertTimerInActiveList>
					break;
 800492c:	e015      	b.n	800495a <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800492e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004930:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004934:	f003 0302 	and.w	r3, r3, #2
 8004938:	2b00      	cmp	r3, #0
 800493a:	d103      	bne.n	8004944 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 800493c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800493e:	f000 fbc1 	bl	80050c4 <vPortFree>
 8004942:	e00a      	b.n	800495a <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004946:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800494a:	f023 0301 	bic.w	r3, r3, #1
 800494e:	b2da      	uxtb	r2, r3
 8004950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004952:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004956:	e000      	b.n	800495a <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004958:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800495a:	4b07      	ldr	r3, [pc, #28]	; (8004978 <prvProcessReceivedCommands+0x1b4>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	1d39      	adds	r1, r7, #4
 8004960:	2200      	movs	r2, #0
 8004962:	4618      	mov	r0, r3
 8004964:	f7fe fa22 	bl	8002dac <xQueueReceive>
 8004968:	4603      	mov	r3, r0
 800496a:	2b00      	cmp	r3, #0
 800496c:	f47f af2e 	bne.w	80047cc <prvProcessReceivedCommands+0x8>
	}
}
 8004970:	bf00      	nop
 8004972:	3730      	adds	r7, #48	; 0x30
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	20000d84 	.word	0x20000d84

0800497c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b088      	sub	sp, #32
 8004980:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004982:	e047      	b.n	8004a14 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004984:	4b2d      	ldr	r3, [pc, #180]	; (8004a3c <prvSwitchTimerLists+0xc0>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	68db      	ldr	r3, [r3, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800498e:	4b2b      	ldr	r3, [pc, #172]	; (8004a3c <prvSwitchTimerLists+0xc0>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	3304      	adds	r3, #4
 800499c:	4618      	mov	r0, r3
 800499e:	f7fd fe85 	bl	80026ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6a1b      	ldr	r3, [r3, #32]
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049b0:	f003 0304 	and.w	r3, r3, #4
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d02d      	beq.n	8004a14 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	693a      	ldr	r2, [r7, #16]
 80049be:	4413      	add	r3, r2
 80049c0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80049c2:	68ba      	ldr	r2, [r7, #8]
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d90e      	bls.n	80049e8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	68ba      	ldr	r2, [r7, #8]
 80049ce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80049d6:	4b19      	ldr	r3, [pc, #100]	; (8004a3c <prvSwitchTimerLists+0xc0>)
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	3304      	adds	r3, #4
 80049de:	4619      	mov	r1, r3
 80049e0:	4610      	mov	r0, r2
 80049e2:	f7fd fe2a 	bl	800263a <vListInsert>
 80049e6:	e015      	b.n	8004a14 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80049e8:	2300      	movs	r3, #0
 80049ea:	9300      	str	r3, [sp, #0]
 80049ec:	2300      	movs	r3, #0
 80049ee:	693a      	ldr	r2, [r7, #16]
 80049f0:	2100      	movs	r1, #0
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f7ff fd68 	bl	80044c8 <xTimerGenericCommand>
 80049f8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d109      	bne.n	8004a14 <prvSwitchTimerLists+0x98>
 8004a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a04:	f383 8811 	msr	BASEPRI, r3
 8004a08:	f3bf 8f6f 	isb	sy
 8004a0c:	f3bf 8f4f 	dsb	sy
 8004a10:	603b      	str	r3, [r7, #0]
 8004a12:	e7fe      	b.n	8004a12 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004a14:	4b09      	ldr	r3, [pc, #36]	; (8004a3c <prvSwitchTimerLists+0xc0>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1b2      	bne.n	8004984 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004a1e:	4b07      	ldr	r3, [pc, #28]	; (8004a3c <prvSwitchTimerLists+0xc0>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004a24:	4b06      	ldr	r3, [pc, #24]	; (8004a40 <prvSwitchTimerLists+0xc4>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a04      	ldr	r2, [pc, #16]	; (8004a3c <prvSwitchTimerLists+0xc0>)
 8004a2a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004a2c:	4a04      	ldr	r2, [pc, #16]	; (8004a40 <prvSwitchTimerLists+0xc4>)
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	6013      	str	r3, [r2, #0]
}
 8004a32:	bf00      	nop
 8004a34:	3718      	adds	r7, #24
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	20000d7c 	.word	0x20000d7c
 8004a40:	20000d80 	.word	0x20000d80

08004a44 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004a4a:	f000 f95f 	bl	8004d0c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004a4e:	4b15      	ldr	r3, [pc, #84]	; (8004aa4 <prvCheckForValidListAndQueue+0x60>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d120      	bne.n	8004a98 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004a56:	4814      	ldr	r0, [pc, #80]	; (8004aa8 <prvCheckForValidListAndQueue+0x64>)
 8004a58:	f7fd fd9e 	bl	8002598 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004a5c:	4813      	ldr	r0, [pc, #76]	; (8004aac <prvCheckForValidListAndQueue+0x68>)
 8004a5e:	f7fd fd9b 	bl	8002598 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004a62:	4b13      	ldr	r3, [pc, #76]	; (8004ab0 <prvCheckForValidListAndQueue+0x6c>)
 8004a64:	4a10      	ldr	r2, [pc, #64]	; (8004aa8 <prvCheckForValidListAndQueue+0x64>)
 8004a66:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004a68:	4b12      	ldr	r3, [pc, #72]	; (8004ab4 <prvCheckForValidListAndQueue+0x70>)
 8004a6a:	4a10      	ldr	r2, [pc, #64]	; (8004aac <prvCheckForValidListAndQueue+0x68>)
 8004a6c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004a6e:	2300      	movs	r3, #0
 8004a70:	9300      	str	r3, [sp, #0]
 8004a72:	4b11      	ldr	r3, [pc, #68]	; (8004ab8 <prvCheckForValidListAndQueue+0x74>)
 8004a74:	4a11      	ldr	r2, [pc, #68]	; (8004abc <prvCheckForValidListAndQueue+0x78>)
 8004a76:	2110      	movs	r1, #16
 8004a78:	200a      	movs	r0, #10
 8004a7a:	f7fd fea9 	bl	80027d0 <xQueueGenericCreateStatic>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	4b08      	ldr	r3, [pc, #32]	; (8004aa4 <prvCheckForValidListAndQueue+0x60>)
 8004a82:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004a84:	4b07      	ldr	r3, [pc, #28]	; (8004aa4 <prvCheckForValidListAndQueue+0x60>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d005      	beq.n	8004a98 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004a8c:	4b05      	ldr	r3, [pc, #20]	; (8004aa4 <prvCheckForValidListAndQueue+0x60>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	490b      	ldr	r1, [pc, #44]	; (8004ac0 <prvCheckForValidListAndQueue+0x7c>)
 8004a92:	4618      	mov	r0, r3
 8004a94:	f7fe fc96 	bl	80033c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004a98:	f000 f966 	bl	8004d68 <vPortExitCritical>
}
 8004a9c:	bf00      	nop
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	20000d84 	.word	0x20000d84
 8004aa8:	20000d54 	.word	0x20000d54
 8004aac:	20000d68 	.word	0x20000d68
 8004ab0:	20000d7c 	.word	0x20000d7c
 8004ab4:	20000d80 	.word	0x20000d80
 8004ab8:	20000e30 	.word	0x20000e30
 8004abc:	20000d90 	.word	0x20000d90
 8004ac0:	08005528 	.word	0x08005528

08004ac4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	3b04      	subs	r3, #4
 8004ad4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004adc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	3b04      	subs	r3, #4
 8004ae2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	f023 0201 	bic.w	r2, r3, #1
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	3b04      	subs	r3, #4
 8004af2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004af4:	4a0c      	ldr	r2, [pc, #48]	; (8004b28 <pxPortInitialiseStack+0x64>)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	3b14      	subs	r3, #20
 8004afe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004b00:	687a      	ldr	r2, [r7, #4]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	3b04      	subs	r3, #4
 8004b0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f06f 0202 	mvn.w	r2, #2
 8004b12:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	3b20      	subs	r3, #32
 8004b18:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3714      	adds	r7, #20
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr
 8004b28:	08004b2d 	.word	0x08004b2d

08004b2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b085      	sub	sp, #20
 8004b30:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004b32:	2300      	movs	r3, #0
 8004b34:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004b36:	4b11      	ldr	r3, [pc, #68]	; (8004b7c <prvTaskExitError+0x50>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b3e:	d009      	beq.n	8004b54 <prvTaskExitError+0x28>
 8004b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b44:	f383 8811 	msr	BASEPRI, r3
 8004b48:	f3bf 8f6f 	isb	sy
 8004b4c:	f3bf 8f4f 	dsb	sy
 8004b50:	60fb      	str	r3, [r7, #12]
 8004b52:	e7fe      	b.n	8004b52 <prvTaskExitError+0x26>
 8004b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b58:	f383 8811 	msr	BASEPRI, r3
 8004b5c:	f3bf 8f6f 	isb	sy
 8004b60:	f3bf 8f4f 	dsb	sy
 8004b64:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004b66:	bf00      	nop
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d0fc      	beq.n	8004b68 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004b6e:	bf00      	nop
 8004b70:	3714      	adds	r7, #20
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	2000000c 	.word	0x2000000c

08004b80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004b80:	4b07      	ldr	r3, [pc, #28]	; (8004ba0 <pxCurrentTCBConst2>)
 8004b82:	6819      	ldr	r1, [r3, #0]
 8004b84:	6808      	ldr	r0, [r1, #0]
 8004b86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b8a:	f380 8809 	msr	PSP, r0
 8004b8e:	f3bf 8f6f 	isb	sy
 8004b92:	f04f 0000 	mov.w	r0, #0
 8004b96:	f380 8811 	msr	BASEPRI, r0
 8004b9a:	4770      	bx	lr
 8004b9c:	f3af 8000 	nop.w

08004ba0 <pxCurrentTCBConst2>:
 8004ba0:	20000854 	.word	0x20000854
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004ba4:	bf00      	nop
 8004ba6:	bf00      	nop

08004ba8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004ba8:	4808      	ldr	r0, [pc, #32]	; (8004bcc <prvPortStartFirstTask+0x24>)
 8004baa:	6800      	ldr	r0, [r0, #0]
 8004bac:	6800      	ldr	r0, [r0, #0]
 8004bae:	f380 8808 	msr	MSP, r0
 8004bb2:	f04f 0000 	mov.w	r0, #0
 8004bb6:	f380 8814 	msr	CONTROL, r0
 8004bba:	b662      	cpsie	i
 8004bbc:	b661      	cpsie	f
 8004bbe:	f3bf 8f4f 	dsb	sy
 8004bc2:	f3bf 8f6f 	isb	sy
 8004bc6:	df00      	svc	0
 8004bc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004bca:	bf00      	nop
 8004bcc:	e000ed08 	.word	0xe000ed08

08004bd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b086      	sub	sp, #24
 8004bd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004bd6:	4b44      	ldr	r3, [pc, #272]	; (8004ce8 <xPortStartScheduler+0x118>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a44      	ldr	r2, [pc, #272]	; (8004cec <xPortStartScheduler+0x11c>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d109      	bne.n	8004bf4 <xPortStartScheduler+0x24>
 8004be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004be4:	f383 8811 	msr	BASEPRI, r3
 8004be8:	f3bf 8f6f 	isb	sy
 8004bec:	f3bf 8f4f 	dsb	sy
 8004bf0:	613b      	str	r3, [r7, #16]
 8004bf2:	e7fe      	b.n	8004bf2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004bf4:	4b3c      	ldr	r3, [pc, #240]	; (8004ce8 <xPortStartScheduler+0x118>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a3d      	ldr	r2, [pc, #244]	; (8004cf0 <xPortStartScheduler+0x120>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d109      	bne.n	8004c12 <xPortStartScheduler+0x42>
 8004bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c02:	f383 8811 	msr	BASEPRI, r3
 8004c06:	f3bf 8f6f 	isb	sy
 8004c0a:	f3bf 8f4f 	dsb	sy
 8004c0e:	60fb      	str	r3, [r7, #12]
 8004c10:	e7fe      	b.n	8004c10 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004c12:	4b38      	ldr	r3, [pc, #224]	; (8004cf4 <xPortStartScheduler+0x124>)
 8004c14:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	781b      	ldrb	r3, [r3, #0]
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	22ff      	movs	r2, #255	; 0xff
 8004c22:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004c2c:	78fb      	ldrb	r3, [r7, #3]
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004c34:	b2da      	uxtb	r2, r3
 8004c36:	4b30      	ldr	r3, [pc, #192]	; (8004cf8 <xPortStartScheduler+0x128>)
 8004c38:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004c3a:	4b30      	ldr	r3, [pc, #192]	; (8004cfc <xPortStartScheduler+0x12c>)
 8004c3c:	2207      	movs	r2, #7
 8004c3e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c40:	e009      	b.n	8004c56 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8004c42:	4b2e      	ldr	r3, [pc, #184]	; (8004cfc <xPortStartScheduler+0x12c>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	3b01      	subs	r3, #1
 8004c48:	4a2c      	ldr	r2, [pc, #176]	; (8004cfc <xPortStartScheduler+0x12c>)
 8004c4a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004c4c:	78fb      	ldrb	r3, [r7, #3]
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	005b      	lsls	r3, r3, #1
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c56:	78fb      	ldrb	r3, [r7, #3]
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c5e:	2b80      	cmp	r3, #128	; 0x80
 8004c60:	d0ef      	beq.n	8004c42 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004c62:	4b26      	ldr	r3, [pc, #152]	; (8004cfc <xPortStartScheduler+0x12c>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f1c3 0307 	rsb	r3, r3, #7
 8004c6a:	2b04      	cmp	r3, #4
 8004c6c:	d009      	beq.n	8004c82 <xPortStartScheduler+0xb2>
 8004c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c72:	f383 8811 	msr	BASEPRI, r3
 8004c76:	f3bf 8f6f 	isb	sy
 8004c7a:	f3bf 8f4f 	dsb	sy
 8004c7e:	60bb      	str	r3, [r7, #8]
 8004c80:	e7fe      	b.n	8004c80 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004c82:	4b1e      	ldr	r3, [pc, #120]	; (8004cfc <xPortStartScheduler+0x12c>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	021b      	lsls	r3, r3, #8
 8004c88:	4a1c      	ldr	r2, [pc, #112]	; (8004cfc <xPortStartScheduler+0x12c>)
 8004c8a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004c8c:	4b1b      	ldr	r3, [pc, #108]	; (8004cfc <xPortStartScheduler+0x12c>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004c94:	4a19      	ldr	r2, [pc, #100]	; (8004cfc <xPortStartScheduler+0x12c>)
 8004c96:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	b2da      	uxtb	r2, r3
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004ca0:	4b17      	ldr	r3, [pc, #92]	; (8004d00 <xPortStartScheduler+0x130>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a16      	ldr	r2, [pc, #88]	; (8004d00 <xPortStartScheduler+0x130>)
 8004ca6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004caa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004cac:	4b14      	ldr	r3, [pc, #80]	; (8004d00 <xPortStartScheduler+0x130>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a13      	ldr	r2, [pc, #76]	; (8004d00 <xPortStartScheduler+0x130>)
 8004cb2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004cb6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004cb8:	f000 f8d6 	bl	8004e68 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004cbc:	4b11      	ldr	r3, [pc, #68]	; (8004d04 <xPortStartScheduler+0x134>)
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004cc2:	f000 f8f5 	bl	8004eb0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004cc6:	4b10      	ldr	r3, [pc, #64]	; (8004d08 <xPortStartScheduler+0x138>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a0f      	ldr	r2, [pc, #60]	; (8004d08 <xPortStartScheduler+0x138>)
 8004ccc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004cd0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004cd2:	f7ff ff69 	bl	8004ba8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004cd6:	f7fe ff67 	bl	8003ba8 <vTaskSwitchContext>
	prvTaskExitError();
 8004cda:	f7ff ff27 	bl	8004b2c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3718      	adds	r7, #24
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	e000ed00 	.word	0xe000ed00
 8004cec:	410fc271 	.word	0x410fc271
 8004cf0:	410fc270 	.word	0x410fc270
 8004cf4:	e000e400 	.word	0xe000e400
 8004cf8:	20000e80 	.word	0x20000e80
 8004cfc:	20000e84 	.word	0x20000e84
 8004d00:	e000ed20 	.word	0xe000ed20
 8004d04:	2000000c 	.word	0x2000000c
 8004d08:	e000ef34 	.word	0xe000ef34

08004d0c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d16:	f383 8811 	msr	BASEPRI, r3
 8004d1a:	f3bf 8f6f 	isb	sy
 8004d1e:	f3bf 8f4f 	dsb	sy
 8004d22:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004d24:	4b0e      	ldr	r3, [pc, #56]	; (8004d60 <vPortEnterCritical+0x54>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	3301      	adds	r3, #1
 8004d2a:	4a0d      	ldr	r2, [pc, #52]	; (8004d60 <vPortEnterCritical+0x54>)
 8004d2c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004d2e:	4b0c      	ldr	r3, [pc, #48]	; (8004d60 <vPortEnterCritical+0x54>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d10e      	bne.n	8004d54 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004d36:	4b0b      	ldr	r3, [pc, #44]	; (8004d64 <vPortEnterCritical+0x58>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d009      	beq.n	8004d54 <vPortEnterCritical+0x48>
 8004d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d44:	f383 8811 	msr	BASEPRI, r3
 8004d48:	f3bf 8f6f 	isb	sy
 8004d4c:	f3bf 8f4f 	dsb	sy
 8004d50:	603b      	str	r3, [r7, #0]
 8004d52:	e7fe      	b.n	8004d52 <vPortEnterCritical+0x46>
	}
}
 8004d54:	bf00      	nop
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr
 8004d60:	2000000c 	.word	0x2000000c
 8004d64:	e000ed04 	.word	0xe000ed04

08004d68 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004d6e:	4b11      	ldr	r3, [pc, #68]	; (8004db4 <vPortExitCritical+0x4c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d109      	bne.n	8004d8a <vPortExitCritical+0x22>
 8004d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d7a:	f383 8811 	msr	BASEPRI, r3
 8004d7e:	f3bf 8f6f 	isb	sy
 8004d82:	f3bf 8f4f 	dsb	sy
 8004d86:	607b      	str	r3, [r7, #4]
 8004d88:	e7fe      	b.n	8004d88 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8004d8a:	4b0a      	ldr	r3, [pc, #40]	; (8004db4 <vPortExitCritical+0x4c>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	4a08      	ldr	r2, [pc, #32]	; (8004db4 <vPortExitCritical+0x4c>)
 8004d92:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004d94:	4b07      	ldr	r3, [pc, #28]	; (8004db4 <vPortExitCritical+0x4c>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d104      	bne.n	8004da6 <vPortExitCritical+0x3e>
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004da6:	bf00      	nop
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	2000000c 	.word	0x2000000c
	...

08004dc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004dc0:	f3ef 8009 	mrs	r0, PSP
 8004dc4:	f3bf 8f6f 	isb	sy
 8004dc8:	4b15      	ldr	r3, [pc, #84]	; (8004e20 <pxCurrentTCBConst>)
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	f01e 0f10 	tst.w	lr, #16
 8004dd0:	bf08      	it	eq
 8004dd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004dd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dda:	6010      	str	r0, [r2, #0]
 8004ddc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004de0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004de4:	f380 8811 	msr	BASEPRI, r0
 8004de8:	f3bf 8f4f 	dsb	sy
 8004dec:	f3bf 8f6f 	isb	sy
 8004df0:	f7fe feda 	bl	8003ba8 <vTaskSwitchContext>
 8004df4:	f04f 0000 	mov.w	r0, #0
 8004df8:	f380 8811 	msr	BASEPRI, r0
 8004dfc:	bc09      	pop	{r0, r3}
 8004dfe:	6819      	ldr	r1, [r3, #0]
 8004e00:	6808      	ldr	r0, [r1, #0]
 8004e02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e06:	f01e 0f10 	tst.w	lr, #16
 8004e0a:	bf08      	it	eq
 8004e0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004e10:	f380 8809 	msr	PSP, r0
 8004e14:	f3bf 8f6f 	isb	sy
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	f3af 8000 	nop.w

08004e20 <pxCurrentTCBConst>:
 8004e20:	20000854 	.word	0x20000854
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004e24:	bf00      	nop
 8004e26:	bf00      	nop

08004e28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
	__asm volatile
 8004e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e32:	f383 8811 	msr	BASEPRI, r3
 8004e36:	f3bf 8f6f 	isb	sy
 8004e3a:	f3bf 8f4f 	dsb	sy
 8004e3e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004e40:	f7fe fdfa 	bl	8003a38 <xTaskIncrementTick>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d003      	beq.n	8004e52 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004e4a:	4b06      	ldr	r3, [pc, #24]	; (8004e64 <SysTick_Handler+0x3c>)
 8004e4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e50:	601a      	str	r2, [r3, #0]
 8004e52:	2300      	movs	r3, #0
 8004e54:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8004e5c:	bf00      	nop
 8004e5e:	3708      	adds	r7, #8
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	e000ed04 	.word	0xe000ed04

08004e68 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004e68:	b480      	push	{r7}
 8004e6a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004e6c:	4b0b      	ldr	r3, [pc, #44]	; (8004e9c <vPortSetupTimerInterrupt+0x34>)
 8004e6e:	2200      	movs	r2, #0
 8004e70:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004e72:	4b0b      	ldr	r3, [pc, #44]	; (8004ea0 <vPortSetupTimerInterrupt+0x38>)
 8004e74:	2200      	movs	r2, #0
 8004e76:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004e78:	4b0a      	ldr	r3, [pc, #40]	; (8004ea4 <vPortSetupTimerInterrupt+0x3c>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a0a      	ldr	r2, [pc, #40]	; (8004ea8 <vPortSetupTimerInterrupt+0x40>)
 8004e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e82:	099b      	lsrs	r3, r3, #6
 8004e84:	4a09      	ldr	r2, [pc, #36]	; (8004eac <vPortSetupTimerInterrupt+0x44>)
 8004e86:	3b01      	subs	r3, #1
 8004e88:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004e8a:	4b04      	ldr	r3, [pc, #16]	; (8004e9c <vPortSetupTimerInterrupt+0x34>)
 8004e8c:	2207      	movs	r2, #7
 8004e8e:	601a      	str	r2, [r3, #0]
}
 8004e90:	bf00      	nop
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr
 8004e9a:	bf00      	nop
 8004e9c:	e000e010 	.word	0xe000e010
 8004ea0:	e000e018 	.word	0xe000e018
 8004ea4:	20000000 	.word	0x20000000
 8004ea8:	10624dd3 	.word	0x10624dd3
 8004eac:	e000e014 	.word	0xe000e014

08004eb0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004eb0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004ec0 <vPortEnableVFP+0x10>
 8004eb4:	6801      	ldr	r1, [r0, #0]
 8004eb6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004eba:	6001      	str	r1, [r0, #0]
 8004ebc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004ebe:	bf00      	nop
 8004ec0:	e000ed88 	.word	0xe000ed88

08004ec4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b085      	sub	sp, #20
 8004ec8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004eca:	f3ef 8305 	mrs	r3, IPSR
 8004ece:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2b0f      	cmp	r3, #15
 8004ed4:	d913      	bls.n	8004efe <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004ed6:	4a16      	ldr	r2, [pc, #88]	; (8004f30 <vPortValidateInterruptPriority+0x6c>)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	4413      	add	r3, r2
 8004edc:	781b      	ldrb	r3, [r3, #0]
 8004ede:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004ee0:	4b14      	ldr	r3, [pc, #80]	; (8004f34 <vPortValidateInterruptPriority+0x70>)
 8004ee2:	781b      	ldrb	r3, [r3, #0]
 8004ee4:	7afa      	ldrb	r2, [r7, #11]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d209      	bcs.n	8004efe <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8004eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eee:	f383 8811 	msr	BASEPRI, r3
 8004ef2:	f3bf 8f6f 	isb	sy
 8004ef6:	f3bf 8f4f 	dsb	sy
 8004efa:	607b      	str	r3, [r7, #4]
 8004efc:	e7fe      	b.n	8004efc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004efe:	4b0e      	ldr	r3, [pc, #56]	; (8004f38 <vPortValidateInterruptPriority+0x74>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f06:	4b0d      	ldr	r3, [pc, #52]	; (8004f3c <vPortValidateInterruptPriority+0x78>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d909      	bls.n	8004f22 <vPortValidateInterruptPriority+0x5e>
 8004f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f12:	f383 8811 	msr	BASEPRI, r3
 8004f16:	f3bf 8f6f 	isb	sy
 8004f1a:	f3bf 8f4f 	dsb	sy
 8004f1e:	603b      	str	r3, [r7, #0]
 8004f20:	e7fe      	b.n	8004f20 <vPortValidateInterruptPriority+0x5c>
	}
 8004f22:	bf00      	nop
 8004f24:	3714      	adds	r7, #20
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
 8004f2e:	bf00      	nop
 8004f30:	e000e3f0 	.word	0xe000e3f0
 8004f34:	20000e80 	.word	0x20000e80
 8004f38:	e000ed0c 	.word	0xe000ed0c
 8004f3c:	20000e84 	.word	0x20000e84

08004f40 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b08a      	sub	sp, #40	; 0x28
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004f4c:	f7fe fcba 	bl	80038c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004f50:	4b57      	ldr	r3, [pc, #348]	; (80050b0 <pvPortMalloc+0x170>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d101      	bne.n	8004f5c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004f58:	f000 f90c 	bl	8005174 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004f5c:	4b55      	ldr	r3, [pc, #340]	; (80050b4 <pvPortMalloc+0x174>)
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4013      	ands	r3, r2
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	f040 808c 	bne.w	8005082 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d01c      	beq.n	8004faa <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8004f70:	2208      	movs	r2, #8
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	4413      	add	r3, r2
 8004f76:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f003 0307 	and.w	r3, r3, #7
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d013      	beq.n	8004faa <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f023 0307 	bic.w	r3, r3, #7
 8004f88:	3308      	adds	r3, #8
 8004f8a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f003 0307 	and.w	r3, r3, #7
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d009      	beq.n	8004faa <pvPortMalloc+0x6a>
 8004f96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f9a:	f383 8811 	msr	BASEPRI, r3
 8004f9e:	f3bf 8f6f 	isb	sy
 8004fa2:	f3bf 8f4f 	dsb	sy
 8004fa6:	617b      	str	r3, [r7, #20]
 8004fa8:	e7fe      	b.n	8004fa8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d068      	beq.n	8005082 <pvPortMalloc+0x142>
 8004fb0:	4b41      	ldr	r3, [pc, #260]	; (80050b8 <pvPortMalloc+0x178>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d863      	bhi.n	8005082 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004fba:	4b40      	ldr	r3, [pc, #256]	; (80050bc <pvPortMalloc+0x17c>)
 8004fbc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004fbe:	4b3f      	ldr	r3, [pc, #252]	; (80050bc <pvPortMalloc+0x17c>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004fc4:	e004      	b.n	8004fd0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d903      	bls.n	8004fe2 <pvPortMalloc+0xa2>
 8004fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d1f1      	bne.n	8004fc6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004fe2:	4b33      	ldr	r3, [pc, #204]	; (80050b0 <pvPortMalloc+0x170>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d04a      	beq.n	8005082 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004fec:	6a3b      	ldr	r3, [r7, #32]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2208      	movs	r2, #8
 8004ff2:	4413      	add	r3, r2
 8004ff4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	6a3b      	ldr	r3, [r7, #32]
 8004ffc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005000:	685a      	ldr	r2, [r3, #4]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	1ad2      	subs	r2, r2, r3
 8005006:	2308      	movs	r3, #8
 8005008:	005b      	lsls	r3, r3, #1
 800500a:	429a      	cmp	r2, r3
 800500c:	d91e      	bls.n	800504c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800500e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4413      	add	r3, r2
 8005014:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005016:	69bb      	ldr	r3, [r7, #24]
 8005018:	f003 0307 	and.w	r3, r3, #7
 800501c:	2b00      	cmp	r3, #0
 800501e:	d009      	beq.n	8005034 <pvPortMalloc+0xf4>
 8005020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005024:	f383 8811 	msr	BASEPRI, r3
 8005028:	f3bf 8f6f 	isb	sy
 800502c:	f3bf 8f4f 	dsb	sy
 8005030:	613b      	str	r3, [r7, #16]
 8005032:	e7fe      	b.n	8005032 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005036:	685a      	ldr	r2, [r3, #4]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	1ad2      	subs	r2, r2, r3
 800503c:	69bb      	ldr	r3, [r7, #24]
 800503e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005046:	69b8      	ldr	r0, [r7, #24]
 8005048:	f000 f8f6 	bl	8005238 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800504c:	4b1a      	ldr	r3, [pc, #104]	; (80050b8 <pvPortMalloc+0x178>)
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	4a18      	ldr	r2, [pc, #96]	; (80050b8 <pvPortMalloc+0x178>)
 8005058:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800505a:	4b17      	ldr	r3, [pc, #92]	; (80050b8 <pvPortMalloc+0x178>)
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	4b18      	ldr	r3, [pc, #96]	; (80050c0 <pvPortMalloc+0x180>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	429a      	cmp	r2, r3
 8005064:	d203      	bcs.n	800506e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005066:	4b14      	ldr	r3, [pc, #80]	; (80050b8 <pvPortMalloc+0x178>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a15      	ldr	r2, [pc, #84]	; (80050c0 <pvPortMalloc+0x180>)
 800506c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800506e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005070:	685a      	ldr	r2, [r3, #4]
 8005072:	4b10      	ldr	r3, [pc, #64]	; (80050b4 <pvPortMalloc+0x174>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	431a      	orrs	r2, r3
 8005078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800507a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800507c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800507e:	2200      	movs	r2, #0
 8005080:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005082:	f7fe fc2d 	bl	80038e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	f003 0307 	and.w	r3, r3, #7
 800508c:	2b00      	cmp	r3, #0
 800508e:	d009      	beq.n	80050a4 <pvPortMalloc+0x164>
 8005090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005094:	f383 8811 	msr	BASEPRI, r3
 8005098:	f3bf 8f6f 	isb	sy
 800509c:	f3bf 8f4f 	dsb	sy
 80050a0:	60fb      	str	r3, [r7, #12]
 80050a2:	e7fe      	b.n	80050a2 <pvPortMalloc+0x162>
	return pvReturn;
 80050a4:	69fb      	ldr	r3, [r7, #28]
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3728      	adds	r7, #40	; 0x28
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	20004a90 	.word	0x20004a90
 80050b4:	20004a9c 	.word	0x20004a9c
 80050b8:	20004a94 	.word	0x20004a94
 80050bc:	20004a88 	.word	0x20004a88
 80050c0:	20004a98 	.word	0x20004a98

080050c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b086      	sub	sp, #24
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d046      	beq.n	8005164 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80050d6:	2308      	movs	r3, #8
 80050d8:	425b      	negs	r3, r3
 80050da:	697a      	ldr	r2, [r7, #20]
 80050dc:	4413      	add	r3, r2
 80050de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	685a      	ldr	r2, [r3, #4]
 80050e8:	4b20      	ldr	r3, [pc, #128]	; (800516c <vPortFree+0xa8>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4013      	ands	r3, r2
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d109      	bne.n	8005106 <vPortFree+0x42>
 80050f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050f6:	f383 8811 	msr	BASEPRI, r3
 80050fa:	f3bf 8f6f 	isb	sy
 80050fe:	f3bf 8f4f 	dsb	sy
 8005102:	60fb      	str	r3, [r7, #12]
 8005104:	e7fe      	b.n	8005104 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d009      	beq.n	8005122 <vPortFree+0x5e>
 800510e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005112:	f383 8811 	msr	BASEPRI, r3
 8005116:	f3bf 8f6f 	isb	sy
 800511a:	f3bf 8f4f 	dsb	sy
 800511e:	60bb      	str	r3, [r7, #8]
 8005120:	e7fe      	b.n	8005120 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	685a      	ldr	r2, [r3, #4]
 8005126:	4b11      	ldr	r3, [pc, #68]	; (800516c <vPortFree+0xa8>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4013      	ands	r3, r2
 800512c:	2b00      	cmp	r3, #0
 800512e:	d019      	beq.n	8005164 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d115      	bne.n	8005164 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	685a      	ldr	r2, [r3, #4]
 800513c:	4b0b      	ldr	r3, [pc, #44]	; (800516c <vPortFree+0xa8>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	43db      	mvns	r3, r3
 8005142:	401a      	ands	r2, r3
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005148:	f7fe fbbc 	bl	80038c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	685a      	ldr	r2, [r3, #4]
 8005150:	4b07      	ldr	r3, [pc, #28]	; (8005170 <vPortFree+0xac>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4413      	add	r3, r2
 8005156:	4a06      	ldr	r2, [pc, #24]	; (8005170 <vPortFree+0xac>)
 8005158:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800515a:	6938      	ldr	r0, [r7, #16]
 800515c:	f000 f86c 	bl	8005238 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005160:	f7fe fbbe 	bl	80038e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005164:	bf00      	nop
 8005166:	3718      	adds	r7, #24
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}
 800516c:	20004a9c 	.word	0x20004a9c
 8005170:	20004a94 	.word	0x20004a94

08005174 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005174:	b480      	push	{r7}
 8005176:	b085      	sub	sp, #20
 8005178:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800517a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800517e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005180:	4b27      	ldr	r3, [pc, #156]	; (8005220 <prvHeapInit+0xac>)
 8005182:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f003 0307 	and.w	r3, r3, #7
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00c      	beq.n	80051a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	3307      	adds	r3, #7
 8005192:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f023 0307 	bic.w	r3, r3, #7
 800519a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800519c:	68ba      	ldr	r2, [r7, #8]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	4a1f      	ldr	r2, [pc, #124]	; (8005220 <prvHeapInit+0xac>)
 80051a4:	4413      	add	r3, r2
 80051a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80051ac:	4a1d      	ldr	r2, [pc, #116]	; (8005224 <prvHeapInit+0xb0>)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80051b2:	4b1c      	ldr	r3, [pc, #112]	; (8005224 <prvHeapInit+0xb0>)
 80051b4:	2200      	movs	r2, #0
 80051b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	68ba      	ldr	r2, [r7, #8]
 80051bc:	4413      	add	r3, r2
 80051be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80051c0:	2208      	movs	r2, #8
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	1a9b      	subs	r3, r3, r2
 80051c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f023 0307 	bic.w	r3, r3, #7
 80051ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4a15      	ldr	r2, [pc, #84]	; (8005228 <prvHeapInit+0xb4>)
 80051d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80051d6:	4b14      	ldr	r3, [pc, #80]	; (8005228 <prvHeapInit+0xb4>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2200      	movs	r2, #0
 80051dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80051de:	4b12      	ldr	r3, [pc, #72]	; (8005228 <prvHeapInit+0xb4>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	2200      	movs	r2, #0
 80051e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	68fa      	ldr	r2, [r7, #12]
 80051ee:	1ad2      	subs	r2, r2, r3
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80051f4:	4b0c      	ldr	r3, [pc, #48]	; (8005228 <prvHeapInit+0xb4>)
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	4a0a      	ldr	r2, [pc, #40]	; (800522c <prvHeapInit+0xb8>)
 8005202:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	4a09      	ldr	r2, [pc, #36]	; (8005230 <prvHeapInit+0xbc>)
 800520a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800520c:	4b09      	ldr	r3, [pc, #36]	; (8005234 <prvHeapInit+0xc0>)
 800520e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005212:	601a      	str	r2, [r3, #0]
}
 8005214:	bf00      	nop
 8005216:	3714      	adds	r7, #20
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr
 8005220:	20000e88 	.word	0x20000e88
 8005224:	20004a88 	.word	0x20004a88
 8005228:	20004a90 	.word	0x20004a90
 800522c:	20004a98 	.word	0x20004a98
 8005230:	20004a94 	.word	0x20004a94
 8005234:	20004a9c 	.word	0x20004a9c

08005238 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005238:	b480      	push	{r7}
 800523a:	b085      	sub	sp, #20
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005240:	4b28      	ldr	r3, [pc, #160]	; (80052e4 <prvInsertBlockIntoFreeList+0xac>)
 8005242:	60fb      	str	r3, [r7, #12]
 8005244:	e002      	b.n	800524c <prvInsertBlockIntoFreeList+0x14>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	60fb      	str	r3, [r7, #12]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	429a      	cmp	r2, r3
 8005254:	d8f7      	bhi.n	8005246 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	68ba      	ldr	r2, [r7, #8]
 8005260:	4413      	add	r3, r2
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	429a      	cmp	r2, r3
 8005266:	d108      	bne.n	800527a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	685a      	ldr	r2, [r3, #4]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	441a      	add	r2, r3
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	68ba      	ldr	r2, [r7, #8]
 8005284:	441a      	add	r2, r3
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	429a      	cmp	r2, r3
 800528c:	d118      	bne.n	80052c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	4b15      	ldr	r3, [pc, #84]	; (80052e8 <prvInsertBlockIntoFreeList+0xb0>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	429a      	cmp	r2, r3
 8005298:	d00d      	beq.n	80052b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685a      	ldr	r2, [r3, #4]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	441a      	add	r2, r3
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	601a      	str	r2, [r3, #0]
 80052b4:	e008      	b.n	80052c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80052b6:	4b0c      	ldr	r3, [pc, #48]	; (80052e8 <prvInsertBlockIntoFreeList+0xb0>)
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	601a      	str	r2, [r3, #0]
 80052be:	e003      	b.n	80052c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80052c8:	68fa      	ldr	r2, [r7, #12]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d002      	beq.n	80052d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052d6:	bf00      	nop
 80052d8:	3714      	adds	r7, #20
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop
 80052e4:	20004a88 	.word	0x20004a88
 80052e8:	20004a90 	.word	0x20004a90

080052ec <__libc_init_array>:
 80052ec:	b570      	push	{r4, r5, r6, lr}
 80052ee:	4e0d      	ldr	r6, [pc, #52]	; (8005324 <__libc_init_array+0x38>)
 80052f0:	4c0d      	ldr	r4, [pc, #52]	; (8005328 <__libc_init_array+0x3c>)
 80052f2:	1ba4      	subs	r4, r4, r6
 80052f4:	10a4      	asrs	r4, r4, #2
 80052f6:	2500      	movs	r5, #0
 80052f8:	42a5      	cmp	r5, r4
 80052fa:	d109      	bne.n	8005310 <__libc_init_array+0x24>
 80052fc:	4e0b      	ldr	r6, [pc, #44]	; (800532c <__libc_init_array+0x40>)
 80052fe:	4c0c      	ldr	r4, [pc, #48]	; (8005330 <__libc_init_array+0x44>)
 8005300:	f000 f8e4 	bl	80054cc <_init>
 8005304:	1ba4      	subs	r4, r4, r6
 8005306:	10a4      	asrs	r4, r4, #2
 8005308:	2500      	movs	r5, #0
 800530a:	42a5      	cmp	r5, r4
 800530c:	d105      	bne.n	800531a <__libc_init_array+0x2e>
 800530e:	bd70      	pop	{r4, r5, r6, pc}
 8005310:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005314:	4798      	blx	r3
 8005316:	3501      	adds	r5, #1
 8005318:	e7ee      	b.n	80052f8 <__libc_init_array+0xc>
 800531a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800531e:	4798      	blx	r3
 8005320:	3501      	adds	r5, #1
 8005322:	e7f2      	b.n	800530a <__libc_init_array+0x1e>
 8005324:	080055b0 	.word	0x080055b0
 8005328:	080055b0 	.word	0x080055b0
 800532c:	080055b0 	.word	0x080055b0
 8005330:	080055b4 	.word	0x080055b4

08005334 <memcpy>:
 8005334:	b510      	push	{r4, lr}
 8005336:	1e43      	subs	r3, r0, #1
 8005338:	440a      	add	r2, r1
 800533a:	4291      	cmp	r1, r2
 800533c:	d100      	bne.n	8005340 <memcpy+0xc>
 800533e:	bd10      	pop	{r4, pc}
 8005340:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005344:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005348:	e7f7      	b.n	800533a <memcpy+0x6>

0800534a <memset>:
 800534a:	4402      	add	r2, r0
 800534c:	4603      	mov	r3, r0
 800534e:	4293      	cmp	r3, r2
 8005350:	d100      	bne.n	8005354 <memset+0xa>
 8005352:	4770      	bx	lr
 8005354:	f803 1b01 	strb.w	r1, [r3], #1
 8005358:	e7f9      	b.n	800534e <memset+0x4>

0800535a <cleanup_glue>:
 800535a:	b538      	push	{r3, r4, r5, lr}
 800535c:	460c      	mov	r4, r1
 800535e:	6809      	ldr	r1, [r1, #0]
 8005360:	4605      	mov	r5, r0
 8005362:	b109      	cbz	r1, 8005368 <cleanup_glue+0xe>
 8005364:	f7ff fff9 	bl	800535a <cleanup_glue>
 8005368:	4621      	mov	r1, r4
 800536a:	4628      	mov	r0, r5
 800536c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005370:	f000 b85e 	b.w	8005430 <_free_r>

08005374 <_reclaim_reent>:
 8005374:	4b2c      	ldr	r3, [pc, #176]	; (8005428 <_reclaim_reent+0xb4>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4283      	cmp	r3, r0
 800537a:	b570      	push	{r4, r5, r6, lr}
 800537c:	4604      	mov	r4, r0
 800537e:	d051      	beq.n	8005424 <_reclaim_reent+0xb0>
 8005380:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005382:	b143      	cbz	r3, 8005396 <_reclaim_reent+0x22>
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d14a      	bne.n	8005420 <_reclaim_reent+0xac>
 800538a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800538c:	6819      	ldr	r1, [r3, #0]
 800538e:	b111      	cbz	r1, 8005396 <_reclaim_reent+0x22>
 8005390:	4620      	mov	r0, r4
 8005392:	f000 f84d 	bl	8005430 <_free_r>
 8005396:	6961      	ldr	r1, [r4, #20]
 8005398:	b111      	cbz	r1, 80053a0 <_reclaim_reent+0x2c>
 800539a:	4620      	mov	r0, r4
 800539c:	f000 f848 	bl	8005430 <_free_r>
 80053a0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80053a2:	b111      	cbz	r1, 80053aa <_reclaim_reent+0x36>
 80053a4:	4620      	mov	r0, r4
 80053a6:	f000 f843 	bl	8005430 <_free_r>
 80053aa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80053ac:	b111      	cbz	r1, 80053b4 <_reclaim_reent+0x40>
 80053ae:	4620      	mov	r0, r4
 80053b0:	f000 f83e 	bl	8005430 <_free_r>
 80053b4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80053b6:	b111      	cbz	r1, 80053be <_reclaim_reent+0x4a>
 80053b8:	4620      	mov	r0, r4
 80053ba:	f000 f839 	bl	8005430 <_free_r>
 80053be:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80053c0:	b111      	cbz	r1, 80053c8 <_reclaim_reent+0x54>
 80053c2:	4620      	mov	r0, r4
 80053c4:	f000 f834 	bl	8005430 <_free_r>
 80053c8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80053ca:	b111      	cbz	r1, 80053d2 <_reclaim_reent+0x5e>
 80053cc:	4620      	mov	r0, r4
 80053ce:	f000 f82f 	bl	8005430 <_free_r>
 80053d2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80053d4:	b111      	cbz	r1, 80053dc <_reclaim_reent+0x68>
 80053d6:	4620      	mov	r0, r4
 80053d8:	f000 f82a 	bl	8005430 <_free_r>
 80053dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80053de:	b111      	cbz	r1, 80053e6 <_reclaim_reent+0x72>
 80053e0:	4620      	mov	r0, r4
 80053e2:	f000 f825 	bl	8005430 <_free_r>
 80053e6:	69a3      	ldr	r3, [r4, #24]
 80053e8:	b1e3      	cbz	r3, 8005424 <_reclaim_reent+0xb0>
 80053ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80053ec:	4620      	mov	r0, r4
 80053ee:	4798      	blx	r3
 80053f0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80053f2:	b1b9      	cbz	r1, 8005424 <_reclaim_reent+0xb0>
 80053f4:	4620      	mov	r0, r4
 80053f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80053fa:	f7ff bfae 	b.w	800535a <cleanup_glue>
 80053fe:	5949      	ldr	r1, [r1, r5]
 8005400:	b941      	cbnz	r1, 8005414 <_reclaim_reent+0xa0>
 8005402:	3504      	adds	r5, #4
 8005404:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005406:	2d80      	cmp	r5, #128	; 0x80
 8005408:	68d9      	ldr	r1, [r3, #12]
 800540a:	d1f8      	bne.n	80053fe <_reclaim_reent+0x8a>
 800540c:	4620      	mov	r0, r4
 800540e:	f000 f80f 	bl	8005430 <_free_r>
 8005412:	e7ba      	b.n	800538a <_reclaim_reent+0x16>
 8005414:	680e      	ldr	r6, [r1, #0]
 8005416:	4620      	mov	r0, r4
 8005418:	f000 f80a 	bl	8005430 <_free_r>
 800541c:	4631      	mov	r1, r6
 800541e:	e7ef      	b.n	8005400 <_reclaim_reent+0x8c>
 8005420:	2500      	movs	r5, #0
 8005422:	e7ef      	b.n	8005404 <_reclaim_reent+0x90>
 8005424:	bd70      	pop	{r4, r5, r6, pc}
 8005426:	bf00      	nop
 8005428:	20000010 	.word	0x20000010

0800542c <__malloc_lock>:
 800542c:	4770      	bx	lr

0800542e <__malloc_unlock>:
 800542e:	4770      	bx	lr

08005430 <_free_r>:
 8005430:	b538      	push	{r3, r4, r5, lr}
 8005432:	4605      	mov	r5, r0
 8005434:	2900      	cmp	r1, #0
 8005436:	d045      	beq.n	80054c4 <_free_r+0x94>
 8005438:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800543c:	1f0c      	subs	r4, r1, #4
 800543e:	2b00      	cmp	r3, #0
 8005440:	bfb8      	it	lt
 8005442:	18e4      	addlt	r4, r4, r3
 8005444:	f7ff fff2 	bl	800542c <__malloc_lock>
 8005448:	4a1f      	ldr	r2, [pc, #124]	; (80054c8 <_free_r+0x98>)
 800544a:	6813      	ldr	r3, [r2, #0]
 800544c:	4610      	mov	r0, r2
 800544e:	b933      	cbnz	r3, 800545e <_free_r+0x2e>
 8005450:	6063      	str	r3, [r4, #4]
 8005452:	6014      	str	r4, [r2, #0]
 8005454:	4628      	mov	r0, r5
 8005456:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800545a:	f7ff bfe8 	b.w	800542e <__malloc_unlock>
 800545e:	42a3      	cmp	r3, r4
 8005460:	d90c      	bls.n	800547c <_free_r+0x4c>
 8005462:	6821      	ldr	r1, [r4, #0]
 8005464:	1862      	adds	r2, r4, r1
 8005466:	4293      	cmp	r3, r2
 8005468:	bf04      	itt	eq
 800546a:	681a      	ldreq	r2, [r3, #0]
 800546c:	685b      	ldreq	r3, [r3, #4]
 800546e:	6063      	str	r3, [r4, #4]
 8005470:	bf04      	itt	eq
 8005472:	1852      	addeq	r2, r2, r1
 8005474:	6022      	streq	r2, [r4, #0]
 8005476:	6004      	str	r4, [r0, #0]
 8005478:	e7ec      	b.n	8005454 <_free_r+0x24>
 800547a:	4613      	mov	r3, r2
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	b10a      	cbz	r2, 8005484 <_free_r+0x54>
 8005480:	42a2      	cmp	r2, r4
 8005482:	d9fa      	bls.n	800547a <_free_r+0x4a>
 8005484:	6819      	ldr	r1, [r3, #0]
 8005486:	1858      	adds	r0, r3, r1
 8005488:	42a0      	cmp	r0, r4
 800548a:	d10b      	bne.n	80054a4 <_free_r+0x74>
 800548c:	6820      	ldr	r0, [r4, #0]
 800548e:	4401      	add	r1, r0
 8005490:	1858      	adds	r0, r3, r1
 8005492:	4282      	cmp	r2, r0
 8005494:	6019      	str	r1, [r3, #0]
 8005496:	d1dd      	bne.n	8005454 <_free_r+0x24>
 8005498:	6810      	ldr	r0, [r2, #0]
 800549a:	6852      	ldr	r2, [r2, #4]
 800549c:	605a      	str	r2, [r3, #4]
 800549e:	4401      	add	r1, r0
 80054a0:	6019      	str	r1, [r3, #0]
 80054a2:	e7d7      	b.n	8005454 <_free_r+0x24>
 80054a4:	d902      	bls.n	80054ac <_free_r+0x7c>
 80054a6:	230c      	movs	r3, #12
 80054a8:	602b      	str	r3, [r5, #0]
 80054aa:	e7d3      	b.n	8005454 <_free_r+0x24>
 80054ac:	6820      	ldr	r0, [r4, #0]
 80054ae:	1821      	adds	r1, r4, r0
 80054b0:	428a      	cmp	r2, r1
 80054b2:	bf04      	itt	eq
 80054b4:	6811      	ldreq	r1, [r2, #0]
 80054b6:	6852      	ldreq	r2, [r2, #4]
 80054b8:	6062      	str	r2, [r4, #4]
 80054ba:	bf04      	itt	eq
 80054bc:	1809      	addeq	r1, r1, r0
 80054be:	6021      	streq	r1, [r4, #0]
 80054c0:	605c      	str	r4, [r3, #4]
 80054c2:	e7c7      	b.n	8005454 <_free_r+0x24>
 80054c4:	bd38      	pop	{r3, r4, r5, pc}
 80054c6:	bf00      	nop
 80054c8:	20004aa0 	.word	0x20004aa0

080054cc <_init>:
 80054cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ce:	bf00      	nop
 80054d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054d2:	bc08      	pop	{r3}
 80054d4:	469e      	mov	lr, r3
 80054d6:	4770      	bx	lr

080054d8 <_fini>:
 80054d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054da:	bf00      	nop
 80054dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054de:	bc08      	pop	{r3}
 80054e0:	469e      	mov	lr, r3
 80054e2:	4770      	bx	lr
