// 2K 2048  x 8 SRAM
module SRAM(data, address, OE_n, WE_n);

	inout [7:0] data; 
	input [10:0] address;
	wire OE_n, WE_n;

	reg [7:0] memory [0:2047];
	
	assign data = (~OE_n & WE_n) ? memory[address] : 8'bZ;
	
	always @(posedge WE_n) begin 
		if (OE_n) memory[address] <= data;
	end 
endmodule

