Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Jun 27 20:59:47 2016
| Host         : daniel-VM running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
| Design       : System_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   110 |
| Unused register locations in slices containing registers |   390 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             213 |           74 |
| No           | No                    | Yes                    |              98 |           38 |
| No           | Yes                   | No                     |             402 |          136 |
| Yes          | No                    | No                     |             535 |          134 |
| Yes          | No                    | Yes                    |             111 |           32 |
| Yes          | Yes                   | No                     |             523 |          161 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                            Enable Signal                                                                                                           |                                                                                                   Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1_n_0                               |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/AXI_TIMER_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                       |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/AXI_TIMER_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                                                                                     |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/AXI_TIMER_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                  |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0              |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                  |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                  |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_wr_reg2                                                                |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                 |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                 |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                      |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/AXI_Lite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                 |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0              |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                              |                                                                                                                                                                                                                      |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/Axi_Str_TxC_AReset                                                                                                                                                       |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                               | System_i/AXI_Lite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                         |                1 |              3 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                       |                1 |              3 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                      |                4 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/AXI_GPIO_INPUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                  |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                      |                3 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                  | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                     |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_TIMER_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                      | System_i/AXI_TIMER_0/U0/TC_CORE_I/TIMER_CONTROL_I/SR[0]                                                                                                                                                              |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                  | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                       |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_TIMER_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                    | System_i/AXI_TIMER_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                           |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_GPIO_INPUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                       | System_i/AXI_GPIO_INPUT/U0/bus2ip_reset                                                                                                                                                                              |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_GPIO_INPUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                     | System_i/AXI_GPIO_INPUT/U0/bus2ip_reset                                                                                                                                                                              |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/XADC/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                              | System_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                   |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                      |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                  | System_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                2 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_GPIO_INPUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                        | System_i/AXI_GPIO_INPUT/U0/bus2ip_reset                                                                                                                                                                              |                2 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                            |                2 |              5 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                3 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                           | System_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                      |                1 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/AXI_TIMER_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                         |                2 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/AXI_TIMER_0/U0/TC_CORE_I/TIMER_CONTROL_I/SR[0]                                                                                                                                                              |                1 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                          |                2 |              7 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_TIMER_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                      | System_i/AXI_TIMER_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                           |                2 |              7 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/AXI_TIMER_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                           |                5 |              7 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_TIMER_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                    | System_i/AXI_TIMER_0/U0/TC_CORE_I/TIMER_CONTROL_I/SR[0]                                                                                                                                                              |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                       | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                     |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/AXI_GPIO_INPUT/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                  |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_GPIO_INPUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                       | System_i/AXI_GPIO_INPUT/U0/bus2ip_reset                                                                                                                                                                              |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_TIMER_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                    | System_i/AXI_TIMER_0/U0/TC_CORE_I/TIMER_CONTROL_I/SR[0]                                                                                                                                                              |                3 |              9 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/SR[0]                                      |                3 |              9 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                      |                4 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count_reg[9][0]                                | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                         |                3 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9][0] | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                      |                3 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/AXI_Lite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                         |                4 |             11 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                       |                4 |             11 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                        |                4 |             11 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                 |                                                                                                                                                                                                                      |                4 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                   |                                                                                                                                                                                                                      |                3 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                   |                                                                                                                                                                                                                      |                3 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                 |                                                                                                                                                                                                                      |                4 |             12 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                |                4 |             13 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                         |                3 |             13 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                           |                                                                                                                                                                                                                      |                4 |             13 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                |                                                                                                                                                                                                                      |                4 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                              |                                                                                                                                                                                                                      |                3 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/SR[0]                                      |                3 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_TIMER_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                             | System_i/AXI_TIMER_0/U0/TC_CORE_I/TIMER_CONTROL_I/SR[0]                                                                                                                                                              |                3 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_TIMER_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                                                                                       | System_i/AXI_TIMER_0/U0/TC_CORE_I/TIMER_CONTROL_I/SR[0]                                                                                                                                                              |                7 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_TIMER_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                   | System_i/AXI_TIMER_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                           |               16 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_TIMER_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                          | System_i/AXI_TIMER_0/U0/TC_CORE_I/TIMER_CONTROL_I/SR[0]                                                                                                                                                              |                4 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_TIMER_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce__0[0]                                                                                                                                                 | System_i/AXI_TIMER_0/U0/TC_CORE_I/TIMER_CONTROL_I/SR[0]                                                                                                                                                              |                7 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg_reg[15][0]                                                                                                                                                |                4 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_GPIO_INPUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                               | System_i/AXI_GPIO_INPUT/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                              |                8 |             17 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                 | System_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                   |                7 |             17 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                        |                6 |             17 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                        |                5 |             18 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                           | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                         |                5 |             18 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                          | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                        |                6 |             18 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                         |                5 |             18 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                  |                                                                                                                                                                                                                      |                7 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                  |                                                                                                                                                                                                                      |                8 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2                                                                                                   |                                                                                                                                                                                                                      |                5 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                  | System_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                6 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grxd.fg_rxd_wr_length_reg[1][0]                | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grxd.fg_rxd_wr_length_reg[21][0] |                5 |             20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                    |                6 |             21 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[21][0]                        | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/SR[0]                                      |                8 |             22 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                         |               15 |             23 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                      | System_i/AXI_Lite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                         |                9 |             24 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                7 |             24 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                | System_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                7 |             25 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc1.gsym.count_reg[0]_0[0]               | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                       |                6 |             27 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gpr1.dout_i_reg[0]                                        |                                                                                                                                                                                                                      |                8 |             30 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gpr1.dout_i_reg[21]                                       |                                                                                                                                                                                                                      |                8 |             30 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                              | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                                                                      |                8 |             31 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                         |                                                                                                                                                                                                                      |               11 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                              | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                    |                5 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]_1[0]                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                         |                5 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                             | System_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                8 |             33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[40][0]                    |                                                                                                                                                                                                                      |               12 |             33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[40][0]                     |                                                                                                                                                                                                                      |               10 |             33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                              |                                                                                                                                                                                                                      |                9 |             34 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                        |                                                                                                                                                                                                                      |               11 |             35 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_i_1_n_0                                                                                                                                                     |               17 |             36 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              | System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/SR[0]                                      |               11 |             43 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/AXI_GPIO_INPUT/U0/bus2ip_reset                                                                                                                                                                              |               13 |             44 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                |                                                                                                                                                                                                                      |                8 |             47 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                              |                                                                                                                                                                                                                      |                8 |             47 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                               |                                                                                                                                                                                                                      |               10 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                               |                                                                                                                                                                                                                      |                8 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                |                                                                                                                                                                                                                      |                8 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                              |                                                                                                                                                                                                                      |               12 |             48 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/AXI_Lite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                           |               15 |             59 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    | System_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                   |               27 |            115 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                    |                                                                                                                                                                                                                      |               75 |            214 |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


