m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/program/FPGA/AD9250/simulation/modelsim
v3T8RBBRCVgkeM75i9Mm0vZEVe9ujTWloqLUggid+IUQ=
Z0 !s110 1576764111
!i10b 0
!s100 @WC?^l5KHK]4k4COGYUR^2
I^gOYb:RFfm[iMiJ;0cLKY0
Z1 VDg1SIo80bB@j0V0VzS_@n1
!i119 1
!i8a 250836672
Z2 dF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim
Z3 w1576764111
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_8b10b_dec.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_8b10b_dec.v
Z4 L0 38
Z5 OL;L;10.6d;65
r1
!s85 0
31
Z6 !s108 1576764111.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_8b10b_dec.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_8b10b_dec.v|-work|jesd204b_altera_jesd204_rx_mlpcs_161|
!i113 0
Z7 o-work jesd204b_altera_jesd204_rx_mlpcs_161
Z8 tCvgOpt 0
nbd1113
vfaiFNTIEXpVnwLczhxH4GfDyL3yAhcvsCKFoEl2vN2b7D9ytk0reFFw0oZQ8lb9Z
Z9 !s110 1576764113
!i10b 0
!s100 X]R48e0DKTl=3GTZVz0lb3
I_iZDRGODWDdMAZ5ed9AK02
R1
!i119 1
!i8a 1776759936
R2
Z10 w1576764113
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_mixed_width_dcfifo.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_mixed_width_dcfifo.v
R4
R5
r1
!s85 0
31
!s108 1576764113.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_mixed_width_dcfifo.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_mixed_width_dcfifo.v|-work|jesd204b_altera_jesd204_rx_mlpcs_161|
!i113 0
R7
R8
n709d33f
vK0xlkV3dbyRgto2x0rN/CrSOfBq7IBysnq6z6pE7OeU=
R9
!i10b 0
!s100 4IWh84A0jcVe3Sff:He4b0
IcHQ`]SomloX9FD@gg7nEV3
R1
!i119 1
!i8a 1675371600
R2
R10
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_pcfifo.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_pcfifo.v
R4
R5
r1
!s85 0
31
Z11 !s108 1576764112.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_pcfifo.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_pcfifo.v|-work|jesd204b_altera_jesd204_rx_mlpcs_161|
!i113 0
R7
R8
n36827f
vorclBf4Enh8Yx3UOFuzCoDbSEk1/IFOuUmRHYa8wglk=
!s110 1576764110
!i10b 0
!s100 hWBdT22z`nb>KE>KRW[bX1
I5aHzmJiRCbPdWfYRkH[eg2
R1
!i119 1
!i8a 839753504
R2
w1576764110
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_rx_mlpcs.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_rx_mlpcs.v
R4
R5
r1
!s85 0
31
!s108 1576764110.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_rx_mlpcs.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_rx_mlpcs.v|-work|jesd204b_altera_jesd204_rx_mlpcs_161|
!i113 0
R7
R8
n32f8663
vHYHEG3y5H9bw+nPnea5HrTM20RMdct9Z96oWev9qAIw=
R0
!i10b 0
!s100 GS@hGg5NPKIT4FQ;bfP?80
IzVN<9QjUQ56:^kfhGiofP2
R1
!i119 1
!i8a 656255616
R2
R3
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_rx_pcs.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_rx_pcs.v
R4
R5
r1
!s85 0
31
R6
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_rx_pcs.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_rx_pcs.v|-work|jesd204b_altera_jesd204_rx_mlpcs_161|
!i113 0
R7
R8
nc32b13
vYj5yeUtE4YMVBJ+gRmS7MVAuMbk0Tn4WTrV7RIDO9jI=
Z12 !s110 1576764112
!i10b 0
!s100 dALI1Aoo9SV3nnYejzW3;2
IGWHE890XnUfADbLL_lK<L0
R1
!i119 1
!i8a 2069411664
R2
Z13 w1576764112
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_wa.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_wa.v
R4
R5
r1
!s85 0
31
R6
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_wa.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_wa.v|-work|jesd204b_altera_jesd204_rx_mlpcs_161|
!i113 0
R7
R8
nf4db081
vT0gb5gv9BdFxjSblmjvOjEZoF8Dj/h4xwzv0KeqWZbA=
R12
!i10b 0
!s100 gD]ae=1dKFTln=`a[Jn=F1
IhPWkiYN5<10<E8<6Og7>K0
R1
!i119 1
!i8a 977464560
R2
R13
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_wys_lut.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_wys_lut.v
R4
R5
r1
!s85 0
31
R11
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_wys_lut.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_wys_lut.v|-work|jesd204b_altera_jesd204_rx_mlpcs_161|
!i113 0
R7
R8
ncfd98c4
vYa6Aky9En5Dafbs9bzZB86RJ0HlZSFzwiS8zIpayLpI=
R12
!i10b 0
!s100 SL5Czz^FINC5H5a:9oS?51
I9YBh>Um5F;PG5YkCNVXR^1
R1
!i119 1
!i8a 1380358560
R2
R13
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_xn_8b10b_dec.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_xn_8b10b_dec.v
R4
R5
r1
!s85 0
31
R11
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_xn_8b10b_dec.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/sim/mentor/altera_jesd204_xn_8b10b_dec.v|-work|jesd204b_altera_jesd204_rx_mlpcs_161|
!i113 0
R7
R8
n4ab3953
