#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0112D2E8 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v01180D68_0 .var "clk", 0 0;
v01180F78_0 .var "reset", 0 0;
S_0112CEA8 .scope module, "processor" "top" 2 6, 3 4, S_0112D2E8;
 .timescale 0 0;
v01180898_0 .net "alu_op", 2 0, v01180370_0; 1 drivers
v01180688_0 .net "alu_result", 7 0, v0112FCF0_0; 1 drivers
v01180420_0 .net "alu_src", 0 0, v01180108_0; 1 drivers
v01180580_0 .net "branch", 0 0, v01180738_0; 1 drivers
v011805D8_0 .net "clk", 0 0, v01180D68_0; 1 drivers
v011806E0_0 .net "instruction", 7 0, v011804D0_0; 1 drivers
v01180FD0_0 .net "jump", 0 0, v01180478_0; 1 drivers
v01180F20_0 .net "mem_read", 0 0, v01180AA8_0; 1 drivers
v01180B58_0 .net "mem_to_reg", 0 0, v011807E8_0; 1 drivers
v01180DC0_0 .net "mem_write", 0 0, v011802C0_0; 1 drivers
v01180EC8_0 .net "pc", 7 0, v01180160_0; 1 drivers
v01180CB8_0 .net "reg_dst", 0 0, v01180B00_0; 1 drivers
v01180D10_0 .net "reg_write", 0 0, v01180790_0; 1 drivers
v01180BB0_0 .net "reset", 0 0, v01180F78_0; 1 drivers
v01180E70_0 .net "zero", 0 0, L_01181A30; 1 drivers
S_0112CC88 .scope module, "imem" "instruction_memory" 3 18, 4 1, S_0112CEA8;
 .timescale 0 0;
v011803C8_0 .var/i "i", 31 0;
v011804D0_0 .var "instruction", 7 0;
v011801B8 .array "mem", 255 0, 7 0;
v01180210_0 .alias "pc", 7 0, v01180EC8_0;
v011801B8_0 .array/port v011801B8, 0;
v011801B8_1 .array/port v011801B8, 1;
v011801B8_2 .array/port v011801B8, 2;
E_011476D0/0 .event edge, v0117FB50_0, v011801B8_0, v011801B8_1, v011801B8_2;
v011801B8_3 .array/port v011801B8, 3;
v011801B8_4 .array/port v011801B8, 4;
v011801B8_5 .array/port v011801B8, 5;
v011801B8_6 .array/port v011801B8, 6;
E_011476D0/1 .event edge, v011801B8_3, v011801B8_4, v011801B8_5, v011801B8_6;
v011801B8_7 .array/port v011801B8, 7;
v011801B8_8 .array/port v011801B8, 8;
v011801B8_9 .array/port v011801B8, 9;
v011801B8_10 .array/port v011801B8, 10;
E_011476D0/2 .event edge, v011801B8_7, v011801B8_8, v011801B8_9, v011801B8_10;
v011801B8_11 .array/port v011801B8, 11;
v011801B8_12 .array/port v011801B8, 12;
v011801B8_13 .array/port v011801B8, 13;
v011801B8_14 .array/port v011801B8, 14;
E_011476D0/3 .event edge, v011801B8_11, v011801B8_12, v011801B8_13, v011801B8_14;
v011801B8_15 .array/port v011801B8, 15;
v011801B8_16 .array/port v011801B8, 16;
v011801B8_17 .array/port v011801B8, 17;
v011801B8_18 .array/port v011801B8, 18;
E_011476D0/4 .event edge, v011801B8_15, v011801B8_16, v011801B8_17, v011801B8_18;
v011801B8_19 .array/port v011801B8, 19;
v011801B8_20 .array/port v011801B8, 20;
v011801B8_21 .array/port v011801B8, 21;
v011801B8_22 .array/port v011801B8, 22;
E_011476D0/5 .event edge, v011801B8_19, v011801B8_20, v011801B8_21, v011801B8_22;
v011801B8_23 .array/port v011801B8, 23;
v011801B8_24 .array/port v011801B8, 24;
v011801B8_25 .array/port v011801B8, 25;
v011801B8_26 .array/port v011801B8, 26;
E_011476D0/6 .event edge, v011801B8_23, v011801B8_24, v011801B8_25, v011801B8_26;
v011801B8_27 .array/port v011801B8, 27;
v011801B8_28 .array/port v011801B8, 28;
v011801B8_29 .array/port v011801B8, 29;
v011801B8_30 .array/port v011801B8, 30;
E_011476D0/7 .event edge, v011801B8_27, v011801B8_28, v011801B8_29, v011801B8_30;
v011801B8_31 .array/port v011801B8, 31;
v011801B8_32 .array/port v011801B8, 32;
v011801B8_33 .array/port v011801B8, 33;
v011801B8_34 .array/port v011801B8, 34;
E_011476D0/8 .event edge, v011801B8_31, v011801B8_32, v011801B8_33, v011801B8_34;
v011801B8_35 .array/port v011801B8, 35;
v011801B8_36 .array/port v011801B8, 36;
v011801B8_37 .array/port v011801B8, 37;
v011801B8_38 .array/port v011801B8, 38;
E_011476D0/9 .event edge, v011801B8_35, v011801B8_36, v011801B8_37, v011801B8_38;
v011801B8_39 .array/port v011801B8, 39;
v011801B8_40 .array/port v011801B8, 40;
v011801B8_41 .array/port v011801B8, 41;
v011801B8_42 .array/port v011801B8, 42;
E_011476D0/10 .event edge, v011801B8_39, v011801B8_40, v011801B8_41, v011801B8_42;
v011801B8_43 .array/port v011801B8, 43;
v011801B8_44 .array/port v011801B8, 44;
v011801B8_45 .array/port v011801B8, 45;
v011801B8_46 .array/port v011801B8, 46;
E_011476D0/11 .event edge, v011801B8_43, v011801B8_44, v011801B8_45, v011801B8_46;
v011801B8_47 .array/port v011801B8, 47;
v011801B8_48 .array/port v011801B8, 48;
v011801B8_49 .array/port v011801B8, 49;
v011801B8_50 .array/port v011801B8, 50;
E_011476D0/12 .event edge, v011801B8_47, v011801B8_48, v011801B8_49, v011801B8_50;
v011801B8_51 .array/port v011801B8, 51;
v011801B8_52 .array/port v011801B8, 52;
v011801B8_53 .array/port v011801B8, 53;
v011801B8_54 .array/port v011801B8, 54;
E_011476D0/13 .event edge, v011801B8_51, v011801B8_52, v011801B8_53, v011801B8_54;
v011801B8_55 .array/port v011801B8, 55;
v011801B8_56 .array/port v011801B8, 56;
v011801B8_57 .array/port v011801B8, 57;
v011801B8_58 .array/port v011801B8, 58;
E_011476D0/14 .event edge, v011801B8_55, v011801B8_56, v011801B8_57, v011801B8_58;
v011801B8_59 .array/port v011801B8, 59;
v011801B8_60 .array/port v011801B8, 60;
v011801B8_61 .array/port v011801B8, 61;
v011801B8_62 .array/port v011801B8, 62;
E_011476D0/15 .event edge, v011801B8_59, v011801B8_60, v011801B8_61, v011801B8_62;
v011801B8_63 .array/port v011801B8, 63;
v011801B8_64 .array/port v011801B8, 64;
v011801B8_65 .array/port v011801B8, 65;
v011801B8_66 .array/port v011801B8, 66;
E_011476D0/16 .event edge, v011801B8_63, v011801B8_64, v011801B8_65, v011801B8_66;
v011801B8_67 .array/port v011801B8, 67;
v011801B8_68 .array/port v011801B8, 68;
v011801B8_69 .array/port v011801B8, 69;
v011801B8_70 .array/port v011801B8, 70;
E_011476D0/17 .event edge, v011801B8_67, v011801B8_68, v011801B8_69, v011801B8_70;
v011801B8_71 .array/port v011801B8, 71;
v011801B8_72 .array/port v011801B8, 72;
v011801B8_73 .array/port v011801B8, 73;
v011801B8_74 .array/port v011801B8, 74;
E_011476D0/18 .event edge, v011801B8_71, v011801B8_72, v011801B8_73, v011801B8_74;
v011801B8_75 .array/port v011801B8, 75;
v011801B8_76 .array/port v011801B8, 76;
v011801B8_77 .array/port v011801B8, 77;
v011801B8_78 .array/port v011801B8, 78;
E_011476D0/19 .event edge, v011801B8_75, v011801B8_76, v011801B8_77, v011801B8_78;
v011801B8_79 .array/port v011801B8, 79;
v011801B8_80 .array/port v011801B8, 80;
v011801B8_81 .array/port v011801B8, 81;
v011801B8_82 .array/port v011801B8, 82;
E_011476D0/20 .event edge, v011801B8_79, v011801B8_80, v011801B8_81, v011801B8_82;
v011801B8_83 .array/port v011801B8, 83;
v011801B8_84 .array/port v011801B8, 84;
v011801B8_85 .array/port v011801B8, 85;
v011801B8_86 .array/port v011801B8, 86;
E_011476D0/21 .event edge, v011801B8_83, v011801B8_84, v011801B8_85, v011801B8_86;
v011801B8_87 .array/port v011801B8, 87;
v011801B8_88 .array/port v011801B8, 88;
v011801B8_89 .array/port v011801B8, 89;
v011801B8_90 .array/port v011801B8, 90;
E_011476D0/22 .event edge, v011801B8_87, v011801B8_88, v011801B8_89, v011801B8_90;
v011801B8_91 .array/port v011801B8, 91;
v011801B8_92 .array/port v011801B8, 92;
v011801B8_93 .array/port v011801B8, 93;
v011801B8_94 .array/port v011801B8, 94;
E_011476D0/23 .event edge, v011801B8_91, v011801B8_92, v011801B8_93, v011801B8_94;
v011801B8_95 .array/port v011801B8, 95;
v011801B8_96 .array/port v011801B8, 96;
v011801B8_97 .array/port v011801B8, 97;
v011801B8_98 .array/port v011801B8, 98;
E_011476D0/24 .event edge, v011801B8_95, v011801B8_96, v011801B8_97, v011801B8_98;
v011801B8_99 .array/port v011801B8, 99;
v011801B8_100 .array/port v011801B8, 100;
v011801B8_101 .array/port v011801B8, 101;
v011801B8_102 .array/port v011801B8, 102;
E_011476D0/25 .event edge, v011801B8_99, v011801B8_100, v011801B8_101, v011801B8_102;
v011801B8_103 .array/port v011801B8, 103;
v011801B8_104 .array/port v011801B8, 104;
v011801B8_105 .array/port v011801B8, 105;
v011801B8_106 .array/port v011801B8, 106;
E_011476D0/26 .event edge, v011801B8_103, v011801B8_104, v011801B8_105, v011801B8_106;
v011801B8_107 .array/port v011801B8, 107;
v011801B8_108 .array/port v011801B8, 108;
v011801B8_109 .array/port v011801B8, 109;
v011801B8_110 .array/port v011801B8, 110;
E_011476D0/27 .event edge, v011801B8_107, v011801B8_108, v011801B8_109, v011801B8_110;
v011801B8_111 .array/port v011801B8, 111;
v011801B8_112 .array/port v011801B8, 112;
v011801B8_113 .array/port v011801B8, 113;
v011801B8_114 .array/port v011801B8, 114;
E_011476D0/28 .event edge, v011801B8_111, v011801B8_112, v011801B8_113, v011801B8_114;
v011801B8_115 .array/port v011801B8, 115;
v011801B8_116 .array/port v011801B8, 116;
v011801B8_117 .array/port v011801B8, 117;
v011801B8_118 .array/port v011801B8, 118;
E_011476D0/29 .event edge, v011801B8_115, v011801B8_116, v011801B8_117, v011801B8_118;
v011801B8_119 .array/port v011801B8, 119;
v011801B8_120 .array/port v011801B8, 120;
v011801B8_121 .array/port v011801B8, 121;
v011801B8_122 .array/port v011801B8, 122;
E_011476D0/30 .event edge, v011801B8_119, v011801B8_120, v011801B8_121, v011801B8_122;
v011801B8_123 .array/port v011801B8, 123;
v011801B8_124 .array/port v011801B8, 124;
v011801B8_125 .array/port v011801B8, 125;
v011801B8_126 .array/port v011801B8, 126;
E_011476D0/31 .event edge, v011801B8_123, v011801B8_124, v011801B8_125, v011801B8_126;
v011801B8_127 .array/port v011801B8, 127;
v011801B8_128 .array/port v011801B8, 128;
v011801B8_129 .array/port v011801B8, 129;
v011801B8_130 .array/port v011801B8, 130;
E_011476D0/32 .event edge, v011801B8_127, v011801B8_128, v011801B8_129, v011801B8_130;
v011801B8_131 .array/port v011801B8, 131;
v011801B8_132 .array/port v011801B8, 132;
v011801B8_133 .array/port v011801B8, 133;
v011801B8_134 .array/port v011801B8, 134;
E_011476D0/33 .event edge, v011801B8_131, v011801B8_132, v011801B8_133, v011801B8_134;
v011801B8_135 .array/port v011801B8, 135;
v011801B8_136 .array/port v011801B8, 136;
v011801B8_137 .array/port v011801B8, 137;
v011801B8_138 .array/port v011801B8, 138;
E_011476D0/34 .event edge, v011801B8_135, v011801B8_136, v011801B8_137, v011801B8_138;
v011801B8_139 .array/port v011801B8, 139;
v011801B8_140 .array/port v011801B8, 140;
v011801B8_141 .array/port v011801B8, 141;
v011801B8_142 .array/port v011801B8, 142;
E_011476D0/35 .event edge, v011801B8_139, v011801B8_140, v011801B8_141, v011801B8_142;
v011801B8_143 .array/port v011801B8, 143;
v011801B8_144 .array/port v011801B8, 144;
v011801B8_145 .array/port v011801B8, 145;
v011801B8_146 .array/port v011801B8, 146;
E_011476D0/36 .event edge, v011801B8_143, v011801B8_144, v011801B8_145, v011801B8_146;
v011801B8_147 .array/port v011801B8, 147;
v011801B8_148 .array/port v011801B8, 148;
v011801B8_149 .array/port v011801B8, 149;
v011801B8_150 .array/port v011801B8, 150;
E_011476D0/37 .event edge, v011801B8_147, v011801B8_148, v011801B8_149, v011801B8_150;
v011801B8_151 .array/port v011801B8, 151;
v011801B8_152 .array/port v011801B8, 152;
v011801B8_153 .array/port v011801B8, 153;
v011801B8_154 .array/port v011801B8, 154;
E_011476D0/38 .event edge, v011801B8_151, v011801B8_152, v011801B8_153, v011801B8_154;
v011801B8_155 .array/port v011801B8, 155;
v011801B8_156 .array/port v011801B8, 156;
v011801B8_157 .array/port v011801B8, 157;
v011801B8_158 .array/port v011801B8, 158;
E_011476D0/39 .event edge, v011801B8_155, v011801B8_156, v011801B8_157, v011801B8_158;
v011801B8_159 .array/port v011801B8, 159;
v011801B8_160 .array/port v011801B8, 160;
v011801B8_161 .array/port v011801B8, 161;
v011801B8_162 .array/port v011801B8, 162;
E_011476D0/40 .event edge, v011801B8_159, v011801B8_160, v011801B8_161, v011801B8_162;
v011801B8_163 .array/port v011801B8, 163;
v011801B8_164 .array/port v011801B8, 164;
v011801B8_165 .array/port v011801B8, 165;
v011801B8_166 .array/port v011801B8, 166;
E_011476D0/41 .event edge, v011801B8_163, v011801B8_164, v011801B8_165, v011801B8_166;
v011801B8_167 .array/port v011801B8, 167;
v011801B8_168 .array/port v011801B8, 168;
v011801B8_169 .array/port v011801B8, 169;
v011801B8_170 .array/port v011801B8, 170;
E_011476D0/42 .event edge, v011801B8_167, v011801B8_168, v011801B8_169, v011801B8_170;
v011801B8_171 .array/port v011801B8, 171;
v011801B8_172 .array/port v011801B8, 172;
v011801B8_173 .array/port v011801B8, 173;
v011801B8_174 .array/port v011801B8, 174;
E_011476D0/43 .event edge, v011801B8_171, v011801B8_172, v011801B8_173, v011801B8_174;
v011801B8_175 .array/port v011801B8, 175;
v011801B8_176 .array/port v011801B8, 176;
v011801B8_177 .array/port v011801B8, 177;
v011801B8_178 .array/port v011801B8, 178;
E_011476D0/44 .event edge, v011801B8_175, v011801B8_176, v011801B8_177, v011801B8_178;
v011801B8_179 .array/port v011801B8, 179;
v011801B8_180 .array/port v011801B8, 180;
v011801B8_181 .array/port v011801B8, 181;
v011801B8_182 .array/port v011801B8, 182;
E_011476D0/45 .event edge, v011801B8_179, v011801B8_180, v011801B8_181, v011801B8_182;
v011801B8_183 .array/port v011801B8, 183;
v011801B8_184 .array/port v011801B8, 184;
v011801B8_185 .array/port v011801B8, 185;
v011801B8_186 .array/port v011801B8, 186;
E_011476D0/46 .event edge, v011801B8_183, v011801B8_184, v011801B8_185, v011801B8_186;
v011801B8_187 .array/port v011801B8, 187;
v011801B8_188 .array/port v011801B8, 188;
v011801B8_189 .array/port v011801B8, 189;
v011801B8_190 .array/port v011801B8, 190;
E_011476D0/47 .event edge, v011801B8_187, v011801B8_188, v011801B8_189, v011801B8_190;
v011801B8_191 .array/port v011801B8, 191;
v011801B8_192 .array/port v011801B8, 192;
v011801B8_193 .array/port v011801B8, 193;
v011801B8_194 .array/port v011801B8, 194;
E_011476D0/48 .event edge, v011801B8_191, v011801B8_192, v011801B8_193, v011801B8_194;
v011801B8_195 .array/port v011801B8, 195;
v011801B8_196 .array/port v011801B8, 196;
v011801B8_197 .array/port v011801B8, 197;
v011801B8_198 .array/port v011801B8, 198;
E_011476D0/49 .event edge, v011801B8_195, v011801B8_196, v011801B8_197, v011801B8_198;
v011801B8_199 .array/port v011801B8, 199;
v011801B8_200 .array/port v011801B8, 200;
v011801B8_201 .array/port v011801B8, 201;
v011801B8_202 .array/port v011801B8, 202;
E_011476D0/50 .event edge, v011801B8_199, v011801B8_200, v011801B8_201, v011801B8_202;
v011801B8_203 .array/port v011801B8, 203;
v011801B8_204 .array/port v011801B8, 204;
v011801B8_205 .array/port v011801B8, 205;
v011801B8_206 .array/port v011801B8, 206;
E_011476D0/51 .event edge, v011801B8_203, v011801B8_204, v011801B8_205, v011801B8_206;
v011801B8_207 .array/port v011801B8, 207;
v011801B8_208 .array/port v011801B8, 208;
v011801B8_209 .array/port v011801B8, 209;
v011801B8_210 .array/port v011801B8, 210;
E_011476D0/52 .event edge, v011801B8_207, v011801B8_208, v011801B8_209, v011801B8_210;
v011801B8_211 .array/port v011801B8, 211;
v011801B8_212 .array/port v011801B8, 212;
v011801B8_213 .array/port v011801B8, 213;
v011801B8_214 .array/port v011801B8, 214;
E_011476D0/53 .event edge, v011801B8_211, v011801B8_212, v011801B8_213, v011801B8_214;
v011801B8_215 .array/port v011801B8, 215;
v011801B8_216 .array/port v011801B8, 216;
v011801B8_217 .array/port v011801B8, 217;
v011801B8_218 .array/port v011801B8, 218;
E_011476D0/54 .event edge, v011801B8_215, v011801B8_216, v011801B8_217, v011801B8_218;
v011801B8_219 .array/port v011801B8, 219;
v011801B8_220 .array/port v011801B8, 220;
v011801B8_221 .array/port v011801B8, 221;
v011801B8_222 .array/port v011801B8, 222;
E_011476D0/55 .event edge, v011801B8_219, v011801B8_220, v011801B8_221, v011801B8_222;
v011801B8_223 .array/port v011801B8, 223;
v011801B8_224 .array/port v011801B8, 224;
v011801B8_225 .array/port v011801B8, 225;
v011801B8_226 .array/port v011801B8, 226;
E_011476D0/56 .event edge, v011801B8_223, v011801B8_224, v011801B8_225, v011801B8_226;
v011801B8_227 .array/port v011801B8, 227;
v011801B8_228 .array/port v011801B8, 228;
v011801B8_229 .array/port v011801B8, 229;
v011801B8_230 .array/port v011801B8, 230;
E_011476D0/57 .event edge, v011801B8_227, v011801B8_228, v011801B8_229, v011801B8_230;
v011801B8_231 .array/port v011801B8, 231;
v011801B8_232 .array/port v011801B8, 232;
v011801B8_233 .array/port v011801B8, 233;
v011801B8_234 .array/port v011801B8, 234;
E_011476D0/58 .event edge, v011801B8_231, v011801B8_232, v011801B8_233, v011801B8_234;
v011801B8_235 .array/port v011801B8, 235;
v011801B8_236 .array/port v011801B8, 236;
v011801B8_237 .array/port v011801B8, 237;
v011801B8_238 .array/port v011801B8, 238;
E_011476D0/59 .event edge, v011801B8_235, v011801B8_236, v011801B8_237, v011801B8_238;
v011801B8_239 .array/port v011801B8, 239;
v011801B8_240 .array/port v011801B8, 240;
v011801B8_241 .array/port v011801B8, 241;
v011801B8_242 .array/port v011801B8, 242;
E_011476D0/60 .event edge, v011801B8_239, v011801B8_240, v011801B8_241, v011801B8_242;
v011801B8_243 .array/port v011801B8, 243;
v011801B8_244 .array/port v011801B8, 244;
v011801B8_245 .array/port v011801B8, 245;
v011801B8_246 .array/port v011801B8, 246;
E_011476D0/61 .event edge, v011801B8_243, v011801B8_244, v011801B8_245, v011801B8_246;
v011801B8_247 .array/port v011801B8, 247;
v011801B8_248 .array/port v011801B8, 248;
v011801B8_249 .array/port v011801B8, 249;
v011801B8_250 .array/port v011801B8, 250;
E_011476D0/62 .event edge, v011801B8_247, v011801B8_248, v011801B8_249, v011801B8_250;
v011801B8_251 .array/port v011801B8, 251;
v011801B8_252 .array/port v011801B8, 252;
v011801B8_253 .array/port v011801B8, 253;
v011801B8_254 .array/port v011801B8, 254;
E_011476D0/63 .event edge, v011801B8_251, v011801B8_252, v011801B8_253, v011801B8_254;
v011801B8_255 .array/port v011801B8, 255;
E_011476D0/64 .event edge, v011801B8_255;
E_011476D0 .event/or E_011476D0/0, E_011476D0/1, E_011476D0/2, E_011476D0/3, E_011476D0/4, E_011476D0/5, E_011476D0/6, E_011476D0/7, E_011476D0/8, E_011476D0/9, E_011476D0/10, E_011476D0/11, E_011476D0/12, E_011476D0/13, E_011476D0/14, E_011476D0/15, E_011476D0/16, E_011476D0/17, E_011476D0/18, E_011476D0/19, E_011476D0/20, E_011476D0/21, E_011476D0/22, E_011476D0/23, E_011476D0/24, E_011476D0/25, E_011476D0/26, E_011476D0/27, E_011476D0/28, E_011476D0/29, E_011476D0/30, E_011476D0/31, E_011476D0/32, E_011476D0/33, E_011476D0/34, E_011476D0/35, E_011476D0/36, E_011476D0/37, E_011476D0/38, E_011476D0/39, E_011476D0/40, E_011476D0/41, E_011476D0/42, E_011476D0/43, E_011476D0/44, E_011476D0/45, E_011476D0/46, E_011476D0/47, E_011476D0/48, E_011476D0/49, E_011476D0/50, E_011476D0/51, E_011476D0/52, E_011476D0/53, E_011476D0/54, E_011476D0/55, E_011476D0/56, E_011476D0/57, E_011476D0/58, E_011476D0/59, E_011476D0/60, E_011476D0/61, E_011476D0/62, E_011476D0/63, E_011476D0/64;
S_0112D040 .scope module, "ctrl" "control" 3 24, 5 1, S_0112CEA8;
 .timescale 0 0;
v01180370_0 .var "alu_op", 2 0;
v01180108_0 .var "alu_src", 0 0;
v01180738_0 .var "branch", 0 0;
v011809F8_0 .alias "instruction", 7 0, v011806E0_0;
v01180478_0 .var "jump", 0 0;
v01180AA8_0 .var "mem_read", 0 0;
v011807E8_0 .var "mem_to_reg", 0 0;
v011802C0_0 .var "mem_write", 0 0;
v01180840_0 .net "opcode", 2 0, L_01180E18; 1 drivers
v01180B00_0 .var "reg_dst", 0 0;
v01180790_0 .var "reg_write", 0 0;
E_01147B90 .event edge, v01180840_0, v0117FFC8_0;
L_01180E18 .part v011804D0_0, 5, 3;
S_0112C518 .scope module, "dp" "datapath" 3 38, 6 4, S_0112CEA8;
 .timescale 0 0;
L_0112AF70 .functor AND 1, v01180738_0, L_01181A30, C4<1>, C4<1>;
v0117F158_0 .net *"_s11", 4 0, L_011818D0; 1 drivers
v0117F890_0 .net *"_s14", 0 0, L_0112AF70; 1 drivers
v0117F5D0_0 .net *"_s16", 7 0, L_01181F00; 1 drivers
v0117F418_0 .net *"_s2", 7 0, C4<00000001>; 1 drivers
v0117F050_0 .net *"_s25", 0 0, L_01182008; 1 drivers
v0117F628_0 .net *"_s26", 4 0, L_01182060; 1 drivers
v0117F9F0_0 .net *"_s29", 1 0, L_01181DA0; 1 drivers
v0117F6D8_0 .net *"_s30", 6 0, L_01181980; 1 drivers
v0117F8E8_0 .net *"_s35", 0 0, C4<0>; 1 drivers
v0117F788_0 .net *"_s41", 2 0, L_01181D48; 1 drivers
v0117F0A8_0 .net *"_s43", 1 0, L_01181E50; 1 drivers
v0117F7E0_0 .net *"_s44", 2 0, L_011822C8; 1 drivers
v0117F998_0 .net *"_s47", 0 0, C4<0>; 1 drivers
v0117F100_0 .net *"_s9", 2 0, L_01182218; 1 drivers
v0117F1B0_0 .net "alu_b", 7 0, L_01182270; 1 drivers
v0117F208_0 .alias "alu_op", 2 0, v01180898_0;
v0117FC58_0 .alias "alu_result", 7 0, v01180688_0;
v0117FC00_0 .alias "alu_src", 0 0, v01180420_0;
v0117FE10_0 .alias "branch", 0 0, v01180580_0;
v0117FCB0_0 .net "branch_addr", 7 0, L_01180C60; 1 drivers
v0117FE68_0 .alias "clk", 0 0, v011805D8_0;
v0117FFC8_0 .alias "instruction", 7 0, v011806E0_0;
v0117FDB8_0 .alias "jump", 0 0, v01180FD0_0;
v0117FF18_0 .net "jump_addr", 7 0, L_01181A88; 1 drivers
v0117FD08_0 .alias "mem_read", 0 0, v01180F20_0;
v0117FEC0_0 .net "mem_read_data", 7 0, v0112FFB0_0; 1 drivers
v0117FD60_0 .alias "mem_to_reg", 0 0, v01180B58_0;
v0117FF70_0 .alias "mem_write", 0 0, v01180DC0_0;
v0117FB50_0 .alias "pc", 7 0, v01180EC8_0;
v0117FBA8_0 .net "pc_next", 7 0, L_01182168; 1 drivers
v01180A50_0 .net "pc_plus_1", 7 0, L_01180C08; 1 drivers
v01180160_0 .var "pc_reg", 7 0;
v01180318_0 .net "read_data1", 7 0, L_01181FB0; 1 drivers
v01180058_0 .net "read_data2", 7 0, L_011819D8; 1 drivers
v011809A0_0 .alias "reg_dst", 0 0, v01180CB8_0;
v01180528_0 .alias "reg_write", 0 0, v01180D10_0;
v01180630_0 .alias "reset", 0 0, v01180BB0_0;
v011808F0_0 .net "sign_ext_imm", 7 0, L_01182320; 1 drivers
v011800B0_0 .net "write_data", 7 0, L_01181C98; 1 drivers
v01180948_0 .net "write_reg", 2 0, L_01181B90; 1 drivers
v01180268_0 .alias "zero", 0 0, v01180E70_0;
L_01180C08 .arith/sum 8, v01180160_0, C4<00000001>;
L_01180C60 .arith/sum 8, L_01180C08, L_01182320;
L_01182218 .part L_01180C08, 5, 3;
L_011818D0 .part v011804D0_0, 0, 5;
L_01181A88 .concat [ 5 3 0 0], L_011818D0, L_01182218;
L_01181F00 .functor MUXZ 8, L_01180C08, L_01180C60, L_0112AF70, C4<>;
L_01182168 .functor MUXZ 8, L_01181F00, L_01181A88, v01180478_0, C4<>;
L_01182110 .part v011804D0_0, 2, 3;
L_01181B38 .part v011804D0_0, 0, 3;
L_01182008 .part v011804D0_0, 1, 1;
LS_01182060_0_0 .concat [ 1 1 1 1], L_01182008, L_01182008, L_01182008, L_01182008;
LS_01182060_0_4 .concat [ 1 0 0 0], L_01182008;
L_01182060 .concat [ 4 1 0 0], LS_01182060_0_0, LS_01182060_0_4;
L_01181DA0 .part v011804D0_0, 0, 2;
L_01181980 .concat [ 2 5 0 0], L_01181DA0, L_01182060;
L_01182320 .concat [ 7 1 0 0], L_01181980, C4<0>;
L_01182270 .functor MUXZ 8, L_011819D8, L_01182320, v01180108_0, C4<>;
L_01181C98 .functor MUXZ 8, v0112FCF0_0, v0112FFB0_0, v011807E8_0, C4<>;
L_01181D48 .part v011804D0_0, 2, 3;
L_01181E50 .part v011804D0_0, 0, 2;
L_011822C8 .concat [ 2 1 0 0], L_01181E50, C4<0>;
L_01181B90 .functor MUXZ 3, L_011822C8, L_01181D48, v01180B00_0, C4<>;
S_0112CD10 .scope module, "rf" "register_file" 6 45, 7 1, S_0112C518;
 .timescale 0 0;
v0112FDA0_0 .net *"_s0", 2 0, C4<000>; 1 drivers
v0112FDF8_0 .net *"_s10", 2 0, C4<000>; 1 drivers
v0112FE50_0 .net *"_s12", 0 0, L_011821C0; 1 drivers
v0112FEA8_0 .net *"_s14", 7 0, C4<00000000>; 1 drivers
v0117F368_0 .net *"_s16", 7 0, L_01181F58; 1 drivers
v0117F2B8_0 .net *"_s2", 0 0, L_01181928; 1 drivers
v0117F730_0 .net *"_s4", 7 0, C4<00000000>; 1 drivers
v0117FA48_0 .net *"_s6", 7 0, L_01181AE0; 1 drivers
v0117F838_0 .alias "clk", 0 0, v011805D8_0;
v0117F470_0 .var/i "i", 31 0;
v0117FAA0_0 .alias "read_data1", 7 0, v01180318_0;
v0117F4C8_0 .alias "read_data2", 7 0, v01180058_0;
v0117F940_0 .net "read_reg1", 2 0, L_01182110; 1 drivers
v0117F260_0 .net "read_reg2", 2 0, L_01181B38; 1 drivers
v0117F310_0 .alias "reg_write", 0 0, v01180D10_0;
v0117F578 .array "regs", 7 0, 7 0;
v0117F3C0_0 .alias "reset", 0 0, v01180BB0_0;
v0117FAF8_0 .alias "write_data", 7 0, v011800B0_0;
v0117F680_0 .alias "write_reg", 2 0, v01180948_0;
E_011475D0 .event posedge, v0117F3C0_0, v0112FC98_0;
L_01181928 .cmp/eq 3, L_01182110, C4<000>;
L_01181AE0 .array/port v0117F578, L_01182110;
L_01181FB0 .functor MUXZ 8, L_01181AE0, C4<00000000>, L_01181928, C4<>;
L_011821C0 .cmp/eq 3, L_01181B38, C4<000>;
L_01181F58 .array/port v0117F578, L_01181B38;
L_011819D8 .functor MUXZ 8, L_01181F58, C4<00000000>, L_011821C0, C4<>;
S_0112CF30 .scope module, "alu_unit" "alu" 6 60, 8 1, S_0112C518;
 .timescale 0 0;
P_01148454 .param/l "ADD" 8 8, C4<000>;
P_01148468 .param/l "AND" 8 10, C4<010>;
P_0114847C .param/l "NOT" 8 13, C4<101>;
P_01148490 .param/l "OR" 8 11, C4<011>;
P_011484A4 .param/l "SLT" 8 14, C4<110>;
P_011484B8 .param/l "SUB" 8 9, C4<001>;
P_011484CC .param/l "XOR" 8 12, C4<100>;
v0112FD48_0 .net *"_s0", 7 0, C4<00000000>; 1 drivers
v01130008_0 .alias "a", 7 0, v01180318_0;
v01130320_0 .alias "b", 7 0, v0117F1B0_0;
v011303D0_0 .alias "op", 2 0, v01180898_0;
v0112FCF0_0 .var "out", 7 0;
v011300B8_0 .alias "zero", 0 0, v01180E70_0;
E_011477D0 .event edge, v011303D0_0, v01130008_0, v01130320_0;
L_01181A30 .cmp/eq 8, v0112FCF0_0, C4<00000000>;
S_0112C5A0 .scope module, "dmem" "data_memory" 6 69, 9 1, S_0112C518;
 .timescale 0 0;
v01130168_0 .alias "address", 7 0, v01180688_0;
v0112FC98_0 .alias "clk", 0 0, v011805D8_0;
v011301C0_0 .var/i "i", 31 0;
v01130218 .array "mem", 255 0, 7 0;
v011302C8_0 .alias "mem_read", 0 0, v01180F20_0;
v01130270_0 .alias "mem_write", 0 0, v01180DC0_0;
v0112FFB0_0 .var "read_data", 7 0;
v01130378_0 .alias "write_data", 7 0, v01180058_0;
E_011477B0 .event posedge, v0112FC98_0;
v01130218_0 .array/port v01130218, 0;
v01130218_1 .array/port v01130218, 1;
E_011474D0/0 .event edge, v011302C8_0, v01130168_0, v01130218_0, v01130218_1;
v01130218_2 .array/port v01130218, 2;
v01130218_3 .array/port v01130218, 3;
v01130218_4 .array/port v01130218, 4;
v01130218_5 .array/port v01130218, 5;
E_011474D0/1 .event edge, v01130218_2, v01130218_3, v01130218_4, v01130218_5;
v01130218_6 .array/port v01130218, 6;
v01130218_7 .array/port v01130218, 7;
v01130218_8 .array/port v01130218, 8;
v01130218_9 .array/port v01130218, 9;
E_011474D0/2 .event edge, v01130218_6, v01130218_7, v01130218_8, v01130218_9;
v01130218_10 .array/port v01130218, 10;
v01130218_11 .array/port v01130218, 11;
v01130218_12 .array/port v01130218, 12;
v01130218_13 .array/port v01130218, 13;
E_011474D0/3 .event edge, v01130218_10, v01130218_11, v01130218_12, v01130218_13;
v01130218_14 .array/port v01130218, 14;
v01130218_15 .array/port v01130218, 15;
v01130218_16 .array/port v01130218, 16;
v01130218_17 .array/port v01130218, 17;
E_011474D0/4 .event edge, v01130218_14, v01130218_15, v01130218_16, v01130218_17;
v01130218_18 .array/port v01130218, 18;
v01130218_19 .array/port v01130218, 19;
v01130218_20 .array/port v01130218, 20;
v01130218_21 .array/port v01130218, 21;
E_011474D0/5 .event edge, v01130218_18, v01130218_19, v01130218_20, v01130218_21;
v01130218_22 .array/port v01130218, 22;
v01130218_23 .array/port v01130218, 23;
v01130218_24 .array/port v01130218, 24;
v01130218_25 .array/port v01130218, 25;
E_011474D0/6 .event edge, v01130218_22, v01130218_23, v01130218_24, v01130218_25;
v01130218_26 .array/port v01130218, 26;
v01130218_27 .array/port v01130218, 27;
v01130218_28 .array/port v01130218, 28;
v01130218_29 .array/port v01130218, 29;
E_011474D0/7 .event edge, v01130218_26, v01130218_27, v01130218_28, v01130218_29;
v01130218_30 .array/port v01130218, 30;
v01130218_31 .array/port v01130218, 31;
v01130218_32 .array/port v01130218, 32;
v01130218_33 .array/port v01130218, 33;
E_011474D0/8 .event edge, v01130218_30, v01130218_31, v01130218_32, v01130218_33;
v01130218_34 .array/port v01130218, 34;
v01130218_35 .array/port v01130218, 35;
v01130218_36 .array/port v01130218, 36;
v01130218_37 .array/port v01130218, 37;
E_011474D0/9 .event edge, v01130218_34, v01130218_35, v01130218_36, v01130218_37;
v01130218_38 .array/port v01130218, 38;
v01130218_39 .array/port v01130218, 39;
v01130218_40 .array/port v01130218, 40;
v01130218_41 .array/port v01130218, 41;
E_011474D0/10 .event edge, v01130218_38, v01130218_39, v01130218_40, v01130218_41;
v01130218_42 .array/port v01130218, 42;
v01130218_43 .array/port v01130218, 43;
v01130218_44 .array/port v01130218, 44;
v01130218_45 .array/port v01130218, 45;
E_011474D0/11 .event edge, v01130218_42, v01130218_43, v01130218_44, v01130218_45;
v01130218_46 .array/port v01130218, 46;
v01130218_47 .array/port v01130218, 47;
v01130218_48 .array/port v01130218, 48;
v01130218_49 .array/port v01130218, 49;
E_011474D0/12 .event edge, v01130218_46, v01130218_47, v01130218_48, v01130218_49;
v01130218_50 .array/port v01130218, 50;
v01130218_51 .array/port v01130218, 51;
v01130218_52 .array/port v01130218, 52;
v01130218_53 .array/port v01130218, 53;
E_011474D0/13 .event edge, v01130218_50, v01130218_51, v01130218_52, v01130218_53;
v01130218_54 .array/port v01130218, 54;
v01130218_55 .array/port v01130218, 55;
v01130218_56 .array/port v01130218, 56;
v01130218_57 .array/port v01130218, 57;
E_011474D0/14 .event edge, v01130218_54, v01130218_55, v01130218_56, v01130218_57;
v01130218_58 .array/port v01130218, 58;
v01130218_59 .array/port v01130218, 59;
v01130218_60 .array/port v01130218, 60;
v01130218_61 .array/port v01130218, 61;
E_011474D0/15 .event edge, v01130218_58, v01130218_59, v01130218_60, v01130218_61;
v01130218_62 .array/port v01130218, 62;
v01130218_63 .array/port v01130218, 63;
v01130218_64 .array/port v01130218, 64;
v01130218_65 .array/port v01130218, 65;
E_011474D0/16 .event edge, v01130218_62, v01130218_63, v01130218_64, v01130218_65;
v01130218_66 .array/port v01130218, 66;
v01130218_67 .array/port v01130218, 67;
v01130218_68 .array/port v01130218, 68;
v01130218_69 .array/port v01130218, 69;
E_011474D0/17 .event edge, v01130218_66, v01130218_67, v01130218_68, v01130218_69;
v01130218_70 .array/port v01130218, 70;
v01130218_71 .array/port v01130218, 71;
v01130218_72 .array/port v01130218, 72;
v01130218_73 .array/port v01130218, 73;
E_011474D0/18 .event edge, v01130218_70, v01130218_71, v01130218_72, v01130218_73;
v01130218_74 .array/port v01130218, 74;
v01130218_75 .array/port v01130218, 75;
v01130218_76 .array/port v01130218, 76;
v01130218_77 .array/port v01130218, 77;
E_011474D0/19 .event edge, v01130218_74, v01130218_75, v01130218_76, v01130218_77;
v01130218_78 .array/port v01130218, 78;
v01130218_79 .array/port v01130218, 79;
v01130218_80 .array/port v01130218, 80;
v01130218_81 .array/port v01130218, 81;
E_011474D0/20 .event edge, v01130218_78, v01130218_79, v01130218_80, v01130218_81;
v01130218_82 .array/port v01130218, 82;
v01130218_83 .array/port v01130218, 83;
v01130218_84 .array/port v01130218, 84;
v01130218_85 .array/port v01130218, 85;
E_011474D0/21 .event edge, v01130218_82, v01130218_83, v01130218_84, v01130218_85;
v01130218_86 .array/port v01130218, 86;
v01130218_87 .array/port v01130218, 87;
v01130218_88 .array/port v01130218, 88;
v01130218_89 .array/port v01130218, 89;
E_011474D0/22 .event edge, v01130218_86, v01130218_87, v01130218_88, v01130218_89;
v01130218_90 .array/port v01130218, 90;
v01130218_91 .array/port v01130218, 91;
v01130218_92 .array/port v01130218, 92;
v01130218_93 .array/port v01130218, 93;
E_011474D0/23 .event edge, v01130218_90, v01130218_91, v01130218_92, v01130218_93;
v01130218_94 .array/port v01130218, 94;
v01130218_95 .array/port v01130218, 95;
v01130218_96 .array/port v01130218, 96;
v01130218_97 .array/port v01130218, 97;
E_011474D0/24 .event edge, v01130218_94, v01130218_95, v01130218_96, v01130218_97;
v01130218_98 .array/port v01130218, 98;
v01130218_99 .array/port v01130218, 99;
v01130218_100 .array/port v01130218, 100;
v01130218_101 .array/port v01130218, 101;
E_011474D0/25 .event edge, v01130218_98, v01130218_99, v01130218_100, v01130218_101;
v01130218_102 .array/port v01130218, 102;
v01130218_103 .array/port v01130218, 103;
v01130218_104 .array/port v01130218, 104;
v01130218_105 .array/port v01130218, 105;
E_011474D0/26 .event edge, v01130218_102, v01130218_103, v01130218_104, v01130218_105;
v01130218_106 .array/port v01130218, 106;
v01130218_107 .array/port v01130218, 107;
v01130218_108 .array/port v01130218, 108;
v01130218_109 .array/port v01130218, 109;
E_011474D0/27 .event edge, v01130218_106, v01130218_107, v01130218_108, v01130218_109;
v01130218_110 .array/port v01130218, 110;
v01130218_111 .array/port v01130218, 111;
v01130218_112 .array/port v01130218, 112;
v01130218_113 .array/port v01130218, 113;
E_011474D0/28 .event edge, v01130218_110, v01130218_111, v01130218_112, v01130218_113;
v01130218_114 .array/port v01130218, 114;
v01130218_115 .array/port v01130218, 115;
v01130218_116 .array/port v01130218, 116;
v01130218_117 .array/port v01130218, 117;
E_011474D0/29 .event edge, v01130218_114, v01130218_115, v01130218_116, v01130218_117;
v01130218_118 .array/port v01130218, 118;
v01130218_119 .array/port v01130218, 119;
v01130218_120 .array/port v01130218, 120;
v01130218_121 .array/port v01130218, 121;
E_011474D0/30 .event edge, v01130218_118, v01130218_119, v01130218_120, v01130218_121;
v01130218_122 .array/port v01130218, 122;
v01130218_123 .array/port v01130218, 123;
v01130218_124 .array/port v01130218, 124;
v01130218_125 .array/port v01130218, 125;
E_011474D0/31 .event edge, v01130218_122, v01130218_123, v01130218_124, v01130218_125;
v01130218_126 .array/port v01130218, 126;
v01130218_127 .array/port v01130218, 127;
v01130218_128 .array/port v01130218, 128;
v01130218_129 .array/port v01130218, 129;
E_011474D0/32 .event edge, v01130218_126, v01130218_127, v01130218_128, v01130218_129;
v01130218_130 .array/port v01130218, 130;
v01130218_131 .array/port v01130218, 131;
v01130218_132 .array/port v01130218, 132;
v01130218_133 .array/port v01130218, 133;
E_011474D0/33 .event edge, v01130218_130, v01130218_131, v01130218_132, v01130218_133;
v01130218_134 .array/port v01130218, 134;
v01130218_135 .array/port v01130218, 135;
v01130218_136 .array/port v01130218, 136;
v01130218_137 .array/port v01130218, 137;
E_011474D0/34 .event edge, v01130218_134, v01130218_135, v01130218_136, v01130218_137;
v01130218_138 .array/port v01130218, 138;
v01130218_139 .array/port v01130218, 139;
v01130218_140 .array/port v01130218, 140;
v01130218_141 .array/port v01130218, 141;
E_011474D0/35 .event edge, v01130218_138, v01130218_139, v01130218_140, v01130218_141;
v01130218_142 .array/port v01130218, 142;
v01130218_143 .array/port v01130218, 143;
v01130218_144 .array/port v01130218, 144;
v01130218_145 .array/port v01130218, 145;
E_011474D0/36 .event edge, v01130218_142, v01130218_143, v01130218_144, v01130218_145;
v01130218_146 .array/port v01130218, 146;
v01130218_147 .array/port v01130218, 147;
v01130218_148 .array/port v01130218, 148;
v01130218_149 .array/port v01130218, 149;
E_011474D0/37 .event edge, v01130218_146, v01130218_147, v01130218_148, v01130218_149;
v01130218_150 .array/port v01130218, 150;
v01130218_151 .array/port v01130218, 151;
v01130218_152 .array/port v01130218, 152;
v01130218_153 .array/port v01130218, 153;
E_011474D0/38 .event edge, v01130218_150, v01130218_151, v01130218_152, v01130218_153;
v01130218_154 .array/port v01130218, 154;
v01130218_155 .array/port v01130218, 155;
v01130218_156 .array/port v01130218, 156;
v01130218_157 .array/port v01130218, 157;
E_011474D0/39 .event edge, v01130218_154, v01130218_155, v01130218_156, v01130218_157;
v01130218_158 .array/port v01130218, 158;
v01130218_159 .array/port v01130218, 159;
v01130218_160 .array/port v01130218, 160;
v01130218_161 .array/port v01130218, 161;
E_011474D0/40 .event edge, v01130218_158, v01130218_159, v01130218_160, v01130218_161;
v01130218_162 .array/port v01130218, 162;
v01130218_163 .array/port v01130218, 163;
v01130218_164 .array/port v01130218, 164;
v01130218_165 .array/port v01130218, 165;
E_011474D0/41 .event edge, v01130218_162, v01130218_163, v01130218_164, v01130218_165;
v01130218_166 .array/port v01130218, 166;
v01130218_167 .array/port v01130218, 167;
v01130218_168 .array/port v01130218, 168;
v01130218_169 .array/port v01130218, 169;
E_011474D0/42 .event edge, v01130218_166, v01130218_167, v01130218_168, v01130218_169;
v01130218_170 .array/port v01130218, 170;
v01130218_171 .array/port v01130218, 171;
v01130218_172 .array/port v01130218, 172;
v01130218_173 .array/port v01130218, 173;
E_011474D0/43 .event edge, v01130218_170, v01130218_171, v01130218_172, v01130218_173;
v01130218_174 .array/port v01130218, 174;
v01130218_175 .array/port v01130218, 175;
v01130218_176 .array/port v01130218, 176;
v01130218_177 .array/port v01130218, 177;
E_011474D0/44 .event edge, v01130218_174, v01130218_175, v01130218_176, v01130218_177;
v01130218_178 .array/port v01130218, 178;
v01130218_179 .array/port v01130218, 179;
v01130218_180 .array/port v01130218, 180;
v01130218_181 .array/port v01130218, 181;
E_011474D0/45 .event edge, v01130218_178, v01130218_179, v01130218_180, v01130218_181;
v01130218_182 .array/port v01130218, 182;
v01130218_183 .array/port v01130218, 183;
v01130218_184 .array/port v01130218, 184;
v01130218_185 .array/port v01130218, 185;
E_011474D0/46 .event edge, v01130218_182, v01130218_183, v01130218_184, v01130218_185;
v01130218_186 .array/port v01130218, 186;
v01130218_187 .array/port v01130218, 187;
v01130218_188 .array/port v01130218, 188;
v01130218_189 .array/port v01130218, 189;
E_011474D0/47 .event edge, v01130218_186, v01130218_187, v01130218_188, v01130218_189;
v01130218_190 .array/port v01130218, 190;
v01130218_191 .array/port v01130218, 191;
v01130218_192 .array/port v01130218, 192;
v01130218_193 .array/port v01130218, 193;
E_011474D0/48 .event edge, v01130218_190, v01130218_191, v01130218_192, v01130218_193;
v01130218_194 .array/port v01130218, 194;
v01130218_195 .array/port v01130218, 195;
v01130218_196 .array/port v01130218, 196;
v01130218_197 .array/port v01130218, 197;
E_011474D0/49 .event edge, v01130218_194, v01130218_195, v01130218_196, v01130218_197;
v01130218_198 .array/port v01130218, 198;
v01130218_199 .array/port v01130218, 199;
v01130218_200 .array/port v01130218, 200;
v01130218_201 .array/port v01130218, 201;
E_011474D0/50 .event edge, v01130218_198, v01130218_199, v01130218_200, v01130218_201;
v01130218_202 .array/port v01130218, 202;
v01130218_203 .array/port v01130218, 203;
v01130218_204 .array/port v01130218, 204;
v01130218_205 .array/port v01130218, 205;
E_011474D0/51 .event edge, v01130218_202, v01130218_203, v01130218_204, v01130218_205;
v01130218_206 .array/port v01130218, 206;
v01130218_207 .array/port v01130218, 207;
v01130218_208 .array/port v01130218, 208;
v01130218_209 .array/port v01130218, 209;
E_011474D0/52 .event edge, v01130218_206, v01130218_207, v01130218_208, v01130218_209;
v01130218_210 .array/port v01130218, 210;
v01130218_211 .array/port v01130218, 211;
v01130218_212 .array/port v01130218, 212;
v01130218_213 .array/port v01130218, 213;
E_011474D0/53 .event edge, v01130218_210, v01130218_211, v01130218_212, v01130218_213;
v01130218_214 .array/port v01130218, 214;
v01130218_215 .array/port v01130218, 215;
v01130218_216 .array/port v01130218, 216;
v01130218_217 .array/port v01130218, 217;
E_011474D0/54 .event edge, v01130218_214, v01130218_215, v01130218_216, v01130218_217;
v01130218_218 .array/port v01130218, 218;
v01130218_219 .array/port v01130218, 219;
v01130218_220 .array/port v01130218, 220;
v01130218_221 .array/port v01130218, 221;
E_011474D0/55 .event edge, v01130218_218, v01130218_219, v01130218_220, v01130218_221;
v01130218_222 .array/port v01130218, 222;
v01130218_223 .array/port v01130218, 223;
v01130218_224 .array/port v01130218, 224;
v01130218_225 .array/port v01130218, 225;
E_011474D0/56 .event edge, v01130218_222, v01130218_223, v01130218_224, v01130218_225;
v01130218_226 .array/port v01130218, 226;
v01130218_227 .array/port v01130218, 227;
v01130218_228 .array/port v01130218, 228;
v01130218_229 .array/port v01130218, 229;
E_011474D0/57 .event edge, v01130218_226, v01130218_227, v01130218_228, v01130218_229;
v01130218_230 .array/port v01130218, 230;
v01130218_231 .array/port v01130218, 231;
v01130218_232 .array/port v01130218, 232;
v01130218_233 .array/port v01130218, 233;
E_011474D0/58 .event edge, v01130218_230, v01130218_231, v01130218_232, v01130218_233;
v01130218_234 .array/port v01130218, 234;
v01130218_235 .array/port v01130218, 235;
v01130218_236 .array/port v01130218, 236;
v01130218_237 .array/port v01130218, 237;
E_011474D0/59 .event edge, v01130218_234, v01130218_235, v01130218_236, v01130218_237;
v01130218_238 .array/port v01130218, 238;
v01130218_239 .array/port v01130218, 239;
v01130218_240 .array/port v01130218, 240;
v01130218_241 .array/port v01130218, 241;
E_011474D0/60 .event edge, v01130218_238, v01130218_239, v01130218_240, v01130218_241;
v01130218_242 .array/port v01130218, 242;
v01130218_243 .array/port v01130218, 243;
v01130218_244 .array/port v01130218, 244;
v01130218_245 .array/port v01130218, 245;
E_011474D0/61 .event edge, v01130218_242, v01130218_243, v01130218_244, v01130218_245;
v01130218_246 .array/port v01130218, 246;
v01130218_247 .array/port v01130218, 247;
v01130218_248 .array/port v01130218, 248;
v01130218_249 .array/port v01130218, 249;
E_011474D0/62 .event edge, v01130218_246, v01130218_247, v01130218_248, v01130218_249;
v01130218_250 .array/port v01130218, 250;
v01130218_251 .array/port v01130218, 251;
v01130218_252 .array/port v01130218, 252;
v01130218_253 .array/port v01130218, 253;
E_011474D0/63 .event edge, v01130218_250, v01130218_251, v01130218_252, v01130218_253;
v01130218_254 .array/port v01130218, 254;
v01130218_255 .array/port v01130218, 255;
E_011474D0/64 .event edge, v01130218_254, v01130218_255;
E_011474D0 .event/or E_011474D0/0, E_011474D0/1, E_011474D0/2, E_011474D0/3, E_011474D0/4, E_011474D0/5, E_011474D0/6, E_011474D0/7, E_011474D0/8, E_011474D0/9, E_011474D0/10, E_011474D0/11, E_011474D0/12, E_011474D0/13, E_011474D0/14, E_011474D0/15, E_011474D0/16, E_011474D0/17, E_011474D0/18, E_011474D0/19, E_011474D0/20, E_011474D0/21, E_011474D0/22, E_011474D0/23, E_011474D0/24, E_011474D0/25, E_011474D0/26, E_011474D0/27, E_011474D0/28, E_011474D0/29, E_011474D0/30, E_011474D0/31, E_011474D0/32, E_011474D0/33, E_011474D0/34, E_011474D0/35, E_011474D0/36, E_011474D0/37, E_011474D0/38, E_011474D0/39, E_011474D0/40, E_011474D0/41, E_011474D0/42, E_011474D0/43, E_011474D0/44, E_011474D0/45, E_011474D0/46, E_011474D0/47, E_011474D0/48, E_011474D0/49, E_011474D0/50, E_011474D0/51, E_011474D0/52, E_011474D0/53, E_011474D0/54, E_011474D0/55, E_011474D0/56, E_011474D0/57, E_011474D0/58, E_011474D0/59, E_011474D0/60, E_011474D0/61, E_011474D0/62, E_011474D0/63, E_011474D0/64;
    .scope S_0112CC88;
T_0 ;
    %movi 8, 10, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v011801B8, 8, 8;
    %movi 8, 51, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v011801B8, 8, 8;
    %movi 8, 76, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v011801B8, 8, 8;
    %movi 8, 117, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v011801B8, 8, 8;
    %movi 8, 4, 32;
    %set/v v011803C8_0, 8, 32;
T_0.0 ;
    %load/v 8, v011803C8_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 3, v011803C8_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v011801B8, 0, 8;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011803C8_0, 32;
    %set/v v011803C8_0, 8, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0112CC88;
T_1 ;
    %wait E_011476D0;
    %ix/getv 3, v01180210_0;
    %load/av 8, v011801B8, 8;
    %set/v v011804D0_0, 8, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0112D040;
T_2 ;
    %wait E_01147B90;
    %set/v v01180790_0, 0, 1;
    %set/v v011807E8_0, 0, 1;
    %set/v v01180AA8_0, 0, 1;
    %set/v v011802C0_0, 0, 1;
    %set/v v01180370_0, 0, 3;
    %set/v v01180108_0, 0, 1;
    %set/v v01180B00_0, 0, 1;
    %set/v v01180738_0, 0, 1;
    %set/v v01180478_0, 0, 1;
    %load/v 8, v01180840_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_2.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_2.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %set/v v01180790_0, 1, 1;
    %set/v v01180B00_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.6, 4;
    %load/x1p 8, v011809F8_0, 3;
    %jmp T_2.7;
T_2.6 ;
    %mov 8, 2, 3;
T_2.7 ;
; Save base=8 wid=3 in lookaside.
    %set/v v01180370_0, 8, 3;
    %jmp T_2.5;
T_2.1 ;
    %set/v v01180790_0, 1, 1;
    %set/v v011807E8_0, 1, 1;
    %set/v v01180AA8_0, 1, 1;
    %set/v v01180108_0, 1, 1;
    %set/v v01180370_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %set/v v011802C0_0, 1, 1;
    %set/v v01180108_0, 1, 1;
    %set/v v01180370_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %set/v v01180738_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v01180370_0, 8, 3;
    %jmp T_2.5;
T_2.4 ;
    %set/v v01180478_0, 1, 1;
    %jmp T_2.5;
T_2.5 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0112CD10;
T_3 ;
    %wait E_011475D0;
    %load/v 8, v0117F3C0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0117F470_0, 0, 32;
T_3.2 ;
    %load/v 8, v0117F470_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_3.3, 5;
    %ix/getv/s 3, v0117F470_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0117F578, 0, 0;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0117F470_0, 32;
    %set/v v0117F470_0, 8, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0117F310_0, 1;
    %load/v 9, v0117F680_0, 3;
    %cmpi/u 9, 0, 3;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v0117FAF8_0, 8;
    %ix/getv 3, v0117F680_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0117F578, 0, 8;
t_2 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0112CF30;
T_4 ;
    %wait E_011477D0;
    %load/v 8, v011303D0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_4.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_4.6, 6;
    %set/v v0112FCF0_0, 0, 8;
    %jmp T_4.8;
T_4.0 ;
    %load/v 8, v01130008_0, 8;
    %load/v 16, v01130320_0, 8;
    %add 8, 16, 8;
    %set/v v0112FCF0_0, 8, 8;
    %jmp T_4.8;
T_4.1 ;
    %load/v 8, v01130008_0, 8;
    %load/v 16, v01130320_0, 8;
    %sub 8, 16, 8;
    %set/v v0112FCF0_0, 8, 8;
    %jmp T_4.8;
T_4.2 ;
    %load/v 8, v01130008_0, 8;
    %load/v 16, v01130320_0, 8;
    %and 8, 16, 8;
    %set/v v0112FCF0_0, 8, 8;
    %jmp T_4.8;
T_4.3 ;
    %load/v 8, v01130008_0, 8;
    %load/v 16, v01130320_0, 8;
    %or 8, 16, 8;
    %set/v v0112FCF0_0, 8, 8;
    %jmp T_4.8;
T_4.4 ;
    %load/v 8, v01130008_0, 8;
    %load/v 16, v01130320_0, 8;
    %xor 8, 16, 8;
    %set/v v0112FCF0_0, 8, 8;
    %jmp T_4.8;
T_4.5 ;
    %load/v 8, v01130008_0, 8;
    %inv 8, 8;
    %set/v v0112FCF0_0, 8, 8;
    %jmp T_4.8;
T_4.6 ;
    %load/v 8, v01130008_0, 8;
    %load/v 16, v01130320_0, 8;
    %cmp/u 8, 16, 8;
    %mov 8, 5, 1;
    %jmp/0  T_4.9, 8;
    %movi 9, 1, 8;
    %jmp/1  T_4.11, 8;
T_4.9 ; End of true expr.
    %jmp/0  T_4.10, 8;
 ; End of false expr.
    %blend  9, 0, 8; Condition unknown.
    %jmp  T_4.11;
T_4.10 ;
    %mov 9, 0, 8; Return false value
T_4.11 ;
    %set/v v0112FCF0_0, 9, 8;
    %jmp T_4.8;
T_4.8 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0112C5A0;
T_5 ;
    %set/v v011301C0_0, 0, 32;
T_5.0 ;
    %load/v 8, v011301C0_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 3, v011301C0_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v01130218, 0, 8;
t_3 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011301C0_0, 32;
    %set/v v011301C0_0, 8, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0112C5A0;
T_6 ;
    %wait E_011474D0;
    %load/v 8, v011302C8_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/getv 3, v01130168_0;
    %load/av 8, v01130218, 8;
    %set/v v0112FFB0_0, 8, 8;
    %jmp T_6.1;
T_6.0 ;
    %set/v v0112FFB0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0112C5A0;
T_7 ;
    %wait E_011477B0;
    %load/v 8, v01130270_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v01130378_0, 8;
    %ix/getv 3, v01130168_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01130218, 0, 8;
t_4 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0112C518;
T_8 ;
    %wait E_011475D0;
    %load/v 8, v01180630_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v01180160_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0117FBA8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v01180160_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0112D2E8;
T_9 ;
    %set/v v01180D68_0, 0, 1;
T_9.0 ;
    %delay 5, 0;
    %load/v 8, v01180D68_0, 1;
    %inv 8, 1;
    %set/v v01180D68_0, 8, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0112D2E8;
T_10 ;
    %set/v v01180F78_0, 1, 1;
    %delay 20, 0;
    %set/v v01180F78_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 23 "$finish";
    %end;
    .thread T_10;
    .scope S_0112D2E8;
T_11 ;
    %vpi_call 2 28 "$monitor", "Time=%0t PC=%h Instr=%h ALU_Result=%h", $time, v01180EC8_0, v011806E0_0, v01180688_0;
    %end;
    .thread T_11;
    .scope S_0112D2E8;
T_12 ;
    %vpi_call 2 33 "$dumpfile", "testbench.vcd";
    %vpi_call 2 34 "$dumpvars", 1'sb0, S_0112D2E8;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./top.v";
    "./../Instruction Memory/instruction_memory.v";
    "./../Cntrol Unit/control.v";
    "./../Data Path/datapath.v";
    "./../Register/register.v";
    "./../ALU/alu.v";
    "./../Data Memory/data_memory.v";
