   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"hw_config.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.NVIC_GetPriorityGrouping,"ax",%progbits
  19              		.align	2
  20              		.thumb
  21              		.thumb_func
  23              	NVIC_GetPriorityGrouping:
  24              	.LFB40:
  25              		.file 1 "/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h"
   1:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * @version  V3.01
   5:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * @date     22. March 2012
   6:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  *
   7:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * @note
   8:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  *
  10:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * @par
  11:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * within development tools that are supporting such ARM based processors.
  14:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  *
  15:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * @par
  16:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  *
  22:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  23:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if defined ( __ICCARM__ )
  24:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
  26:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  27:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  28:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  extern "C" {
  29:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
  30:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  31:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  34:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  35:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  36:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  37:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  38:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  39:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  40:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  41:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  42:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  43:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  44:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  45:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
  46:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  47:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  48:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  49:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  50:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  51:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup Cortex_M3
  52:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
  53:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
  54:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  55:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  56:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  57:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x01)                                   /*!< [15:0]  CMSIS HAL s
  58:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | \
  59:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  60:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  61:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (0x03)                                   /*!< Cortex-M Core      
  62:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  63:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  64:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if   defined ( __CC_ARM )
  65:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  66:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  67:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  68:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  69:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  70:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  71:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  72:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
  73:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  74:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __TMS470__ )
  75:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  76:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
  77:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  78:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  79:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  80:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  81:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
  82:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  83:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
  84:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  85:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  86:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
  87:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  88:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
  89:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  90:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all
  91:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** */
  92:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0
  93:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  94:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  95:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  96:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  97:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
  98:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
  99:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
 100:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
 101:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 102:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 103:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 104:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __TMS470__ )
 105:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #if defined __TI__VFP_SUPPORT____
 106:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 107:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 108:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 109:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
 110:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 111:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 112:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 113:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 114:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 115:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 116:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 117:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 118:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
 119:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 120:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #include <stdint.h>                      /* standard types definitions                      */
 121:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 122:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 123:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 124:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 125:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 126:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 127:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 128:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 129:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 130:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 131:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 132:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 133:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 134:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200
 135:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 136:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 137:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 138:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 139:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0
 140:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 141:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 142:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 143:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 144:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          4
 145:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 146:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 147:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 148:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 149:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0
 150:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 151:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #endif
 152:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
 153:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 154:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 155:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /**
 156:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 157:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 158:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 159:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 160:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 161:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** */
 162:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 163:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 164:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #else
 165:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 166:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
 167:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 168:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 169:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 170:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 171:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 172:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 173:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 174:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 175:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 176:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   Core Register contain:
 177:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core Register
 178:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 179:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 180:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 181:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 182:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 183:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 184:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 185:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 186:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** */
 187:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 188:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup    CMSIS_core_register
 189:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 190:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief  Core Register type definitions.
 191:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 192:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 193:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 194:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 195:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 196:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef union
 197:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 198:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   struct
 199:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   {
 200:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if (__CORTEX_M != 0x04)
 201:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 202:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #else
 203:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 204:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 205:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 206:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
 207:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 208:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 209:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 210:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 211:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 212:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 213:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 214:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } APSR_Type;
 215:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 216:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 217:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 218:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 219:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef union
 220:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 221:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   struct
 222:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   {
 223:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 224:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 225:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 226:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 227:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 228:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 229:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 230:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 231:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 232:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef union
 233:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 234:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   struct
 235:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   {
 236:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 237:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if (__CORTEX_M != 0x04)
 238:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 239:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #else
 240:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 241:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 242:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 243:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
 244:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 245:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 246:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 247:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 248:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 249:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 250:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 251:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 252:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 253:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 254:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 255:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 256:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 257:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 258:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef union
 259:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 260:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   struct
 261:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   {
 262:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 263:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 264:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 265:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 266:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 267:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 268:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 269:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 270:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 271:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 272:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 273:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup    CMSIS_core_register
 274:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 275:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the NVIC Registers
 276:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 277:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 278:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 279:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 280:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 281:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
 282:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 283:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 284:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[24];
 285:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 286:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RSERVED1[24];
 287:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 288:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED2[24];
 289:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 290:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED3[24];
 291:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 292:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED4[56];
 293:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 294:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED5[644];
 295:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 296:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 297:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 298:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 299:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 300:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 301:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 302:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 303:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 304:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 305:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 306:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 307:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the System Control Block Registers
 308:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 309:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 310:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 311:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 312:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 313:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
 314:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 315:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 316:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 317:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 318:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 319:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 320:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 321:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 322:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 323:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 324:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 325:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 326:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 327:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 328:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 329:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 330:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 331:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 332:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 333:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 334:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[5];
 335:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 336:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } SCB_Type;
 337:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 338:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 339:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 340:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 341:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 342:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 343:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 344:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 345:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 346:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 347:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 348:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 349:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 350:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 351:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 352:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 353:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 354:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 355:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 356:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 357:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 358:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 359:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 360:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 361:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 362:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 363:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 364:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 365:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 366:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 367:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 368:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 369:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 370:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 371:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 372:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 373:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 374:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 375:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 376:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 377:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 378:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 379:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 380:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 381:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 382:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 383:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 384:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 385:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 386:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if (__CM3_REV < 0x0201)                   /* core r2p1 */
 387:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 388:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 389:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 390:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 391:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 392:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #else
 393:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 394:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 395:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
 396:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 397:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 398:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 399:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 400:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 401:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 402:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 403:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 404:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 405:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 406:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 407:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 408:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 409:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 410:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 411:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 412:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 413:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 414:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 415:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 416:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 417:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 418:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 419:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 420:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 421:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 422:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 423:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 424:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 425:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 426:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 427:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 428:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 429:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 430:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 431:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 432:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 433:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 434:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 435:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 436:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 437:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 438:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 439:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 440:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 441:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 442:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 443:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 444:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 445:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 446:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 447:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 448:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 449:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 450:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 451:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 452:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 453:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 454:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 455:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 456:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 457:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 458:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 459:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 460:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 461:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 462:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 463:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 464:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 465:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 466:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 467:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 468:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 469:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 470:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 471:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 472:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 473:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 474:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 475:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 476:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 477:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 478:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 479:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 480:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 481:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 482:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 483:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 484:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 485:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 486:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 487:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 488:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 489:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 490:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 491:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 492:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 493:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 494:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 495:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 496:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 497:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 498:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 499:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 500:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 501:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 502:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 503:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 504:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 505:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 506:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 507:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 508:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 509:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 510:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 511:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 512:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 513:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 514:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 515:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 516:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 517:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 518:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 519:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 520:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 521:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 522:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 523:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 524:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 525:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 526:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 527:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 528:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 529:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 530:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 531:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 532:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 533:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 534:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 535:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 536:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 537:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 538:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
 539:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 540:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[1];
 541:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 542:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 543:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 544:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #else
 545:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED1[1];
 546:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
 547:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 548:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 549:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 550:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 551:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 552:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 553:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 554:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 555:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 556:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 557:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 558:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 559:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 560:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 561:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 562:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 563:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 564:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 565:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 566:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 567:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 568:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 569:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the System Timer Registers.
 570:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 571:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 572:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 573:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 574:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 575:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
 576:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 577:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 578:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 579:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 580:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 581:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 582:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 583:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 584:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 585:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 586:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 587:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 588:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 589:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 590:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 591:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 592:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 593:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 594:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 595:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 596:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 597:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 598:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 599:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 600:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 601:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 602:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 603:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 604:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 605:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 606:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 607:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 608:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 609:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 610:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 611:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 612:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 613:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 614:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 615:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 616:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 617:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 618:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 619:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 620:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 621:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 622:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 623:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 624:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 625:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
 626:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 627:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __O  union
 628:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   {
 629:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 630:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 631:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 632:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 633:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[864];
 634:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 635:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED1[15];
 636:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 637:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED2[15];
 638:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 639:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 640:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 641:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 642:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 643:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 644:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 645:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 646:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 647:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 648:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 649:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 650:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 651:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 652:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 653:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 654:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 655:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 656:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 657:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 658:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 659:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } ITM_Type;
 660:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 661:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 662:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 663:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 664:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 665:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 666:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 667:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 668:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 669:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 670:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 671:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 672:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 673:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 674:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 675:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 676:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 677:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 678:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 679:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 680:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 681:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 682:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 683:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 684:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 685:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 686:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 687:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 688:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 689:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 690:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 691:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 692:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 693:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 694:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 695:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 696:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 697:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 698:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 699:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 700:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 701:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 702:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 703:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 704:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 705:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 706:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 707:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 708:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 709:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 710:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 711:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 712:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 713:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 714:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 715:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 716:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 717:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 718:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 719:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 720:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 721:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 722:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 723:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 724:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 725:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 726:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
 727:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 728:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 729:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 730:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 731:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 732:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 733:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 734:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 735:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 736:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 737:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 738:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 739:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[1];
 740:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 741:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 742:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 743:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED1[1];
 744:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 745:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 746:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 747:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED2[1];
 748:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 749:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 750:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 751:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } DWT_Type;
 752:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 753:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 754:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 755:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 756:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 757:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 758:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 759:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 760:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 761:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 762:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 763:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 764:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 765:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 766:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 767:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 768:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 769:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 770:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 771:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 772:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 773:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 774:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 775:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 776:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 777:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 778:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 779:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 780:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 781:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 782:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 783:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 784:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 785:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 786:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 787:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 788:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 789:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 790:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 791:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 792:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 793:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 794:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 795:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 796:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 797:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 798:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 799:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 800:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 801:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 802:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 803:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 804:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 805:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 806:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 807:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 808:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 809:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 810:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 811:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 812:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 813:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 814:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 815:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 816:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 817:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 818:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 819:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 820:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 821:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 822:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 823:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 824:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 825:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 826:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 827:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 828:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 829:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 830:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 831:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 832:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 833:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 834:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 835:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 836:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 837:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 838:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 839:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 840:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 841:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 842:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 843:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 844:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 845:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 846:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 847:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 848:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 849:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 850:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 851:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 852:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 853:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 854:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 855:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 856:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 857:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 858:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 859:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 860:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 861:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 862:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 863:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 864:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 865:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 866:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
 867:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 868:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 869:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 870:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
 871:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
 872:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 873:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 874:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 875:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[2];
 876:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 877:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED1[55];
 878:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 879:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED2[131];
 880:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 881:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 882:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 883:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED3[759];
 884:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 885:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 886:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 887:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED4[1];
 888:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 889:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 890:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 891:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED5[39];
 892:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 893:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 894:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED7[8];
 895:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 896:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 897:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } TPI_Type;
 898:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 899:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 900:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 901:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 902:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 903:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
 904:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 905:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 906:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 907:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
 908:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 909:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 910:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 911:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 912:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 913:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 914:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 915:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 916:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 917:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 918:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 919:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 920:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
 921:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 922:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 923:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 924:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 925:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 926:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 927:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
 928:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 929:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 930:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 931:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 932:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 933:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 934:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 935:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 936:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 937:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 938:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 939:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 940:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 941:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 942:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 943:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 944:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 945:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 946:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 947:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 948:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 949:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 950:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 951:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
 952:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 953:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
 954:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
 955:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
 956:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 957:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
 958:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 959:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
 960:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 961:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 962:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
 963:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 964:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 965:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
 966:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 967:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 968:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
 969:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 970:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
 971:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
 972:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 973:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
 974:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
 975:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 976:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
 977:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
 978:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 979:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
 980:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
 981:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
 982:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 983:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
 984:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
 985:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
 986:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 987:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
 988:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
 989:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
 990:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 991:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
 992:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
 993:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 994:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
 995:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
 996:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
 997:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
 998:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
 999:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1000:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1001:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1002:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1003:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1004:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1005:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1006:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1007:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1008:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1009:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1010:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1011:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1012:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1013:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1014:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1015:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1016:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if (__MPU_PRESENT == 1)
1017:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
1018:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1019:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1020:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
1021:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1022:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1023:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1024:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1025:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
1026:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1027:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1028:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1029:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1030:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1031:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1032:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1033:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1034:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1035:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1036:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1037:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1038:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } MPU_Type;
1039:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1040:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* MPU Type Register */
1041:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1042:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1043:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1044:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1045:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1046:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1047:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1048:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1049:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1050:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* MPU Control Register */
1051:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1052:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1053:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1054:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1055:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1056:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1057:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1058:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1059:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1060:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register */
1061:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1062:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1063:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1064:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register */
1065:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1066:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1067:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1068:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1069:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1070:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1071:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1072:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1073:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1074:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register */
1075:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1076:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1077:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1078:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1079:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1080:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1081:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1082:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1083:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1084:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1085:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1086:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1087:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1088:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1089:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1090:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1091:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1092:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1093:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1094:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1095:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1096:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1097:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1098:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1099:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1100:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1101:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1102:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1103:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1104:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1105:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1106:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
1107:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1108:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1109:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
1110:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1111:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the Core Debug Registers
1112:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
1113:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1114:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1115:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1116:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1117:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** typedef struct
1118:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1119:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1120:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1121:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1122:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1123:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1124:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1125:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register */
1126:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1127:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1128:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1129:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1130:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1131:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1132:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1133:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1134:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1135:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1136:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1137:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1138:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1139:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1140:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1141:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1142:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1143:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1144:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1145:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1146:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1147:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1148:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1149:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1150:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1151:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1152:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1153:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1154:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1155:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1156:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1157:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1158:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1159:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1160:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1161:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1162:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register */
1163:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1164:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1165:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1166:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1167:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1168:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1169:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register */
1170:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1171:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1172:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1173:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1174:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1175:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1176:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1177:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1178:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1179:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1180:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1181:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1182:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1183:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1184:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1185:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1186:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1187:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1188:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1189:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1190:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1191:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1192:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1193:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1194:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1195:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1196:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1197:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1198:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1199:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1200:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1201:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1202:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1203:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1204:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1205:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1206:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1207:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1208:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1209:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1210:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1211:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1212:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup    CMSIS_core_register
1213:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup   CMSIS_core_base     Core Definitions
1214:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Definitions for base addresses, unions, and structures.
1215:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
1216:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1217:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1218:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1219:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1220:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1221:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1222:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1223:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1224:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1225:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1226:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1227:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1228:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1229:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1230:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1231:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1232:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1233:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1234:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1235:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1236:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1237:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if (__MPU_PRESENT == 1)
1238:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1239:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1240:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #endif
1241:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1242:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} */
1243:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1244:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1245:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1246:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1247:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1248:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1249:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1250:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1251:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1252:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1253:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1254:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1255:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** */
1256:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1257:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1258:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1259:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1260:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1261:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1262:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1263:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     @{
1264:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1265:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1266:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Set Priority Grouping
1267:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1268:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   The function sets the priority grouping field using the required unlock sequence.
1269:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1270:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   Only values from 0..7 are used.
1271:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   In case of a conflict between priority grouping and available
1272:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1273:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1274:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field.
1275:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1276:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1277:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1278:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1279:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1280:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1281:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1282:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1283:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                 |
1284:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1285:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1286:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1287:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1288:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1289:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1290:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Get Priority Grouping
1291:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1292:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1293:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1294:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1295:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1296:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1297:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
  26              		.loc 1 1297 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 00AF     		add	r7, sp, #0
  36              	.LCFI1:
  37              		.cfi_def_cfa_register 7
1298:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
  38              		.loc 1 1298 0
  39 0004 4FF46D43 		mov	r3, #60672
  40 0008 CEF20003 		movt	r3, 57344
  41 000c DB68     		ldr	r3, [r3, #12]
  42 000e 03F4E063 		and	r3, r3, #1792
  43 0012 4FEA1323 		lsr	r3, r3, #8
1299:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
  44              		.loc 1 1299 0
  45 0016 1846     		mov	r0, r3
  46 0018 BD46     		mov	sp, r7
  47 001a 80BC     		pop	{r7}
  48 001c 7047     		bx	lr
  49              		.cfi_endproc
  50              	.LFE40:
  52 001e 00BF     		.section	.text.NVIC_SetPriority,"ax",%progbits
  53              		.align	2
  54              		.thumb
  55              		.thumb_func
  57              	NVIC_SetPriority:
  58              	.LFB47:
1300:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1301:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1302:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Enable External Interrupt
1303:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1304:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1305:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1306:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1307:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1308:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1309:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1310:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
1311:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1312:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1313:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1314:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Disable External Interrupt
1315:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1316:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1317:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1318:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1319:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1320:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1321:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1322:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1323:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1324:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1325:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1326:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Get Pending Interrupt
1327:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1328:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function reads the pending register in the NVIC and returns the pending bit
1329:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     for the specified interrupt.
1330:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1331:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1332:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1333:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return             0  Interrupt status is not pending.
1334:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return             1  Interrupt status is pending.
1335:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1336:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1337:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1338:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1339:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1340:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1341:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1342:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Set Pending Interrupt
1343:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1344:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function sets the pending bit of an external interrupt.
1345:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1346:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1347:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1348:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1349:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1350:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1351:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1352:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1353:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1354:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Clear Pending Interrupt
1355:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1356:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function clears the pending bit of an external interrupt.
1357:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1358:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1359:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1360:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1361:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1362:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1363:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1364:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1365:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1366:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Get Active Interrupt
1367:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1368:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function reads the active register in NVIC and returns the active bit.
1369:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1370:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1371:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1372:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return             0  Interrupt status is not active.
1373:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return             1  Interrupt status is active.
1374:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1375:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1376:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1377:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1378:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1379:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1380:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1381:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Set Interrupt Priority
1382:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1383:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function sets the priority of an interrupt.
1384:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1385:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \note The priority cannot be set for every core interrupt.
1386:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1387:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1388:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]  priority  Priority to set.
1389:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1390:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1391:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
  59              		.loc 1 1391 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 8
  62              		@ frame_needed = 1, uses_anonymous_args = 0
  63              		@ link register save eliminated.
  64 0000 80B4     		push	{r7}
  65              	.LCFI2:
  66              		.cfi_def_cfa_offset 4
  67              		.cfi_offset 7, -4
  68 0002 83B0     		sub	sp, sp, #12
  69              	.LCFI3:
  70              		.cfi_def_cfa_offset 16
  71 0004 00AF     		add	r7, sp, #0
  72              	.LCFI4:
  73              		.cfi_def_cfa_register 7
  74 0006 0346     		mov	r3, r0
  75 0008 3960     		str	r1, [r7, #0]
  76 000a FB71     		strb	r3, [r7, #7]
1392:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   if(IRQn < 0) {
  77              		.loc 1 1392 0
  78 000c 97F90730 		ldrsb	r3, [r7, #7]
  79 0010 002B     		cmp	r3, #0
  80 0012 10DA     		bge	.L4
1393:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
  81              		.loc 1 1393 0
  82 0014 4FF46D43 		mov	r3, #60672
  83 0018 CEF20003 		movt	r3, 57344
  84 001c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
  85 001e 02F00F02 		and	r2, r2, #15
  86 0022 A2F10401 		sub	r1, r2, #4
  87 0026 3A68     		ldr	r2, [r7, #0]
  88 0028 D2B2     		uxtb	r2, r2
  89 002a 4FEA0212 		lsl	r2, r2, #4
  90 002e D2B2     		uxtb	r2, r2
  91 0030 5B18     		adds	r3, r3, r1
  92 0032 1A76     		strb	r2, [r3, #24]
  93 0034 0DE0     		b	.L3
  94              	.L4:
1394:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   else {
1395:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
  95              		.loc 1 1395 0
  96 0036 4FF46143 		mov	r3, #57600
  97 003a CEF20003 		movt	r3, 57344
  98 003e 97F90710 		ldrsb	r1, [r7, #7]
  99 0042 3A68     		ldr	r2, [r7, #0]
 100 0044 D2B2     		uxtb	r2, r2
 101 0046 4FEA0212 		lsl	r2, r2, #4
 102 004a D2B2     		uxtb	r2, r2
 103 004c 5B18     		adds	r3, r3, r1
 104 004e 83F80023 		strb	r2, [r3, #768]
 105              	.L3:
1396:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
 106              		.loc 1 1396 0
 107 0052 07F10C07 		add	r7, r7, #12
 108 0056 BD46     		mov	sp, r7
 109 0058 80BC     		pop	{r7}
 110 005a 7047     		bx	lr
 111              		.cfi_endproc
 112              	.LFE47:
 114              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 115              		.align	2
 116              		.thumb
 117              		.thumb_func
 119              	NVIC_EncodePriority:
 120              	.LFB49:
1397:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1398:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1399:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Get Interrupt Priority
1400:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1401:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function reads the priority of an interrupt. The interrupt
1402:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     number can be positive to specify an external (device specific)
1403:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     interrupt, or negative to specify an internal (core) interrupt.
1404:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1405:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1406:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]   IRQn  Interrupt number.
1407:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1408:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                         priority bits of the microcontroller.
1409:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1410:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1411:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1412:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1413:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   if(IRQn < 0) {
1414:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1415:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   else {
1416:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1417:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1418:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1419:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1420:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Encode Priority
1421:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1422:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function encodes the priority for an interrupt with the given priority group,
1423:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     preemptive priority value, and subpriority value.
1424:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     In case of a conflict between priority grouping and available
1425:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
1426:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1427:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]     PriorityGroup  Used priority group.
1428:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1429:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1430:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1431:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1432:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1433:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 121              		.loc 1 1433 0
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 32
 124              		@ frame_needed = 1, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 126 0000 80B4     		push	{r7}
 127              	.LCFI5:
 128              		.cfi_def_cfa_offset 4
 129              		.cfi_offset 7, -4
 130 0002 89B0     		sub	sp, sp, #36
 131              	.LCFI6:
 132              		.cfi_def_cfa_offset 40
 133 0004 00AF     		add	r7, sp, #0
 134              	.LCFI7:
 135              		.cfi_def_cfa_register 7
 136 0006 F860     		str	r0, [r7, #12]
 137 0008 B960     		str	r1, [r7, #8]
 138 000a 7A60     		str	r2, [r7, #4]
1434:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
 139              		.loc 1 1434 0
 140 000c FB68     		ldr	r3, [r7, #12]
 141 000e 03F00703 		and	r3, r3, #7
 142 0012 FB61     		str	r3, [r7, #28]
1435:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1436:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1437:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1438:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
 143              		.loc 1 1438 0
 144 0014 FB69     		ldr	r3, [r7, #28]
 145 0016 C3F10703 		rsb	r3, r3, #7
 146 001a 042B     		cmp	r3, #4
 147 001c 28BF     		it	cs
 148 001e 0423     		movcs	r3, #4
 149 0020 BB61     		str	r3, [r7, #24]
1439:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
 150              		.loc 1 1439 0
 151 0022 FB69     		ldr	r3, [r7, #28]
 152 0024 03F10403 		add	r3, r3, #4
 153 0028 062B     		cmp	r3, #6
 154 002a 03D9     		bls	.L7
 155              		.loc 1 1439 0 is_stmt 0 discriminator 1
 156 002c FB69     		ldr	r3, [r7, #28]
 157 002e A3F10303 		sub	r3, r3, #3
 158 0032 01E0     		b	.L8
 159              	.L7:
 160              		.loc 1 1439 0 discriminator 2
 161 0034 4FF00003 		mov	r3, #0
 162              	.L8:
 163              		.loc 1 1439 0 discriminator 3
 164 0038 7B61     		str	r3, [r7, #20]
1440:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1441:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   return (
1442:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 165              		.loc 1 1442 0 is_stmt 1 discriminator 3
 166 003a BB69     		ldr	r3, [r7, #24]
 167 003c 4FF00102 		mov	r2, #1
 168 0040 02FA03F3 		lsl	r3, r2, r3
 169 0044 03F1FF33 		add	r3, r3, #-1
 170 0048 1A46     		mov	r2, r3
 171 004a BB68     		ldr	r3, [r7, #8]
 172 004c 1A40     		ands	r2, r2, r3
 173 004e 7B69     		ldr	r3, [r7, #20]
 174 0050 02FA03F2 		lsl	r2, r2, r3
1443:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 175              		.loc 1 1443 0 discriminator 3
 176 0054 7B69     		ldr	r3, [r7, #20]
 177 0056 4FF00101 		mov	r1, #1
 178 005a 01FA03F3 		lsl	r3, r1, r3
 179 005e 03F1FF33 		add	r3, r3, #-1
 180 0062 1946     		mov	r1, r3
 181 0064 7B68     		ldr	r3, [r7, #4]
 182 0066 0B40     		ands	r3, r3, r1
1441:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   return (
 183              		.loc 1 1441 0 discriminator 3
 184 0068 1343     		orrs	r3, r3, r2
1444:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****          );
1445:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
 185              		.loc 1 1445 0 discriminator 3
 186 006a 1846     		mov	r0, r3
 187 006c 07F12407 		add	r7, r7, #36
 188 0070 BD46     		mov	sp, r7
 189 0072 80BC     		pop	{r7}
 190 0074 7047     		bx	lr
 191              		.cfi_endproc
 192              	.LFE49:
 194 0076 00BF     		.section	.text.SysTick_Config,"ax",%progbits
 195              		.align	2
 196              		.thumb
 197              		.thumb_func
 199              	SysTick_Config:
 200              	.LFB52:
1446:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1447:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1448:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  Decode Priority
1449:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1450:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function decodes an interrupt priority value with a given priority group to
1451:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     preemptive priority value and subpriority value.
1452:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     In case of a conflict between priority grouping and available
1453:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1454:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1455:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1456:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]     PriorityGroup  Used priority group.
1457:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1458:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1459:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1460:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1461:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1462:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1463:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1464:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1465:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1466:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1467:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1468:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1469:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1470:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1471:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1472:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1473:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1474:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  System Reset
1475:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1476:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function initiates a system reset request to reset the MCU.
1477:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1478:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1479:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
1480:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1481:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                                                                   buffered write are completed befo
1482:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1483:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1484:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1485:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   __DSB();                                                     /* Ensure completion of memory acces
1486:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   while(1);                                                    /* wait until reset */
1487:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
1488:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1489:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1490:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1491:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1492:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1493:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /* ##################################    SysTick function  ########################################
1494:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1495:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1496:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \brief      Functions that configure the System.
1497:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   @{
1498:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1499:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1500:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** #if (__Vendor_SysTickConfig == 0)
1501:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1502:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** /** \brief  System Tick Configuration
1503:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1504:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
1505:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     Counter is in free running mode to generate periodic interrupts.
1506:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1507:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \param [in]  ticks  Number of ticks between two interrupts.
1508:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1509:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return          0  Function succeeded.
1510:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \return          1  Function failed.
1511:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1512:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1513:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
1514:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****     must contain a vendor-specific implementation of this function.
1515:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1516:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****  */
1517:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1518:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** {
 201              		.loc 1 1518 0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 8
 204              		@ frame_needed = 1, uses_anonymous_args = 0
 205 0000 80B5     		push	{r7, lr}
 206              	.LCFI8:
 207              		.cfi_def_cfa_offset 8
 208              		.cfi_offset 7, -8
 209              		.cfi_offset 14, -4
 210 0002 82B0     		sub	sp, sp, #8
 211              	.LCFI9:
 212              		.cfi_def_cfa_offset 16
 213 0004 00AF     		add	r7, sp, #0
 214              	.LCFI10:
 215              		.cfi_def_cfa_register 7
 216 0006 7860     		str	r0, [r7, #4]
1519:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 217              		.loc 1 1519 0
 218 0008 7A68     		ldr	r2, [r7, #4]
 219 000a 6FF07F43 		mvn	r3, #-16777216
 220 000e 9A42     		cmp	r2, r3
 221 0010 02D9     		bls	.L11
 222              		.loc 1 1519 0 is_stmt 0 discriminator 1
 223 0012 4FF00103 		mov	r3, #1
 224 0016 1FE0     		b	.L12
 225              	.L11:
1520:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** 
1521:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 226              		.loc 1 1521 0 is_stmt 1
 227 0018 4EF21003 		movw	r3, #57360
 228 001c CEF20003 		movt	r3, 57344
 229 0020 7A68     		ldr	r2, [r7, #4]
 230 0022 22F07F42 		bic	r2, r2, #-16777216
 231 0026 02F1FF32 		add	r2, r2, #-1
 232 002a 5A60     		str	r2, [r3, #4]
1522:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrup
 233              		.loc 1 1522 0
 234 002c 4FF0FF30 		mov	r0, #-1
 235 0030 4FF00F01 		mov	r1, #15
 236 0034 FFF7FEFF 		bl	NVIC_SetPriority
1523:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 237              		.loc 1 1523 0
 238 0038 4EF21003 		movw	r3, #57360
 239 003c CEF20003 		movt	r3, 57344
 240 0040 4FF00002 		mov	r2, #0
 241 0044 9A60     		str	r2, [r3, #8]
1524:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 242              		.loc 1 1524 0
 243 0046 4EF21003 		movw	r3, #57360
 244 004a CEF20003 		movt	r3, 57344
 245 004e 4FF00702 		mov	r2, #7
 246 0052 1A60     		str	r2, [r3, #0]
1525:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   |
1526:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1527:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h ****   return (0);                                                  /* Function successful */
 247              		.loc 1 1527 0
 248 0054 4FF00003 		mov	r3, #0
 249              	.L12:
1528:/Users/zac/code/spark/marvin/libraries/CMSIS/Include/core_cm3.h **** }
 250              		.loc 1 1528 0
 251 0058 1846     		mov	r0, r3
 252 005a 07F10807 		add	r7, r7, #8
 253 005e BD46     		mov	sp, r7
 254 0060 80BD     		pop	{r7, pc}
 255              		.cfi_endproc
 256              	.LFE52:
 258              		.global	DIO_PORT
 259 0062 00BF     		.data
 260              		.align	2
 263              	DIO_PORT:
 264 0000 000C0140 		.word	1073810432
 265 0004 000C0140 		.word	1073810432
 266 0008 000C0140 		.word	1073810432
 267 000c 000C0140 		.word	1073810432
 268 0010 000C0140 		.word	1073810432
 269 0014 00080140 		.word	1073809408
 270 0018 00080140 		.word	1073809408
 271 001c 00080140 		.word	1073809408
 272              		.global	DIO_PIN
 273              		.section	.rodata
 274              		.align	2
 277              	DIO_PIN:
 278 0000 8000     		.short	128
 279 0002 4000     		.short	64
 280 0004 2000     		.short	32
 281 0006 1000     		.short	16
 282 0008 0800     		.short	8
 283 000a 0080     		.short	-32768
 284 000c 0040     		.short	16384
 285 000e 0020     		.short	8192
 286              		.global	DIO_CLK
 287              		.align	2
 290              	DIO_CLK:
 291 0010 08000000 		.word	8
 292 0014 08000000 		.word	8
 293 0018 08000000 		.word	8
 294 001c 08000000 		.word	8
 295 0020 08000000 		.word	8
 296 0024 04000000 		.word	4
 297 0028 04000000 		.word	4
 298 002c 04000000 		.word	4
 299              		.global	LED_PORT
 300              		.data
 301              		.align	2
 304              	LED_PORT:
 305 0020 00080140 		.word	1073809408
 306 0024 00080140 		.word	1073809408
 307              		.global	LED_PIN
 308              		.section	.rodata
 309              		.align	2
 312              	LED_PIN:
 313 0030 0001     		.short	256
 314 0032 0002     		.short	512
 315              		.global	LED_CLK
 316              		.align	2
 319              	LED_CLK:
 320 0034 04000000 		.word	4
 321 0038 04000000 		.word	4
 322              		.global	BUTTON_PORT
 323              		.data
 324              		.align	2
 327              	BUTTON_PORT:
 328 0028 00080140 		.word	1073809408
 329 002c 00000000 		.word	0
 330              		.global	BUTTON_PIN
 331              		.section	.rodata
 332              		.align	2
 335              	BUTTON_PIN:
 336 003c 0004     		.short	1024
 337 003e 0000     		.short	0
 338              		.global	BUTTON_CLK
 339              		.align	2
 342              	BUTTON_CLK:
 343 0040 04000000 		.word	4
 344 0044 00000000 		.word	0
 345              		.global	BUTTON_GPIO_MODE
 346              		.data
 347              		.align	2
 350              	BUTTON_GPIO_MODE:
 351 0030 48       		.byte	72
 352 0031 00       		.byte	0
 353              		.global	BUTTON_DEBOUNCED
 354              		.bss
 355              		.align	2
 358              	BUTTON_DEBOUNCED:
 359 0000 0000     		.space	2
 360              		.global	BUTTON_EXTI_LINE
 361              		.section	.rodata
 362              		.align	2
 365              	BUTTON_EXTI_LINE:
 366 0048 0004     		.short	1024
 367 004a 0000     		.short	0
 368              		.global	BUTTON_PORT_SOURCE
 369              		.align	2
 372              	BUTTON_PORT_SOURCE:
 373 004c 00000000 		.space	4
 374              		.global	BUTTON_PIN_SOURCE
 375              		.align	2
 378              	BUTTON_PIN_SOURCE:
 379 0050 0A00     		.short	10
 380 0052 0000     		.short	0
 381              		.global	BUTTON_IRQn
 382              		.align	2
 385              	BUTTON_IRQn:
 386 0054 2800     		.short	40
 387 0056 0000     		.short	0
 388              		.global	BUTTON_EXTI_TRIGGER
 389              		.data
 390 0032 0000     		.align	2
 393              	BUTTON_EXTI_TRIGGER:
 394 0034 0C       		.byte	12
 395 0035 00       		.byte	0
 396              		.comm	USART_Rx_Buffer,256,4
 397              		.global	USART_Rx_ptr_in
 398              		.bss
 399 0002 0000     		.align	2
 402              	USART_Rx_ptr_in:
 403 0004 00000000 		.space	4
 404              		.global	USART_Rx_ptr_out
 405              		.align	2
 408              	USART_Rx_ptr_out:
 409 0008 00000000 		.space	4
 410              		.global	USART_Rx_length
 411              		.align	2
 414              	USART_Rx_length:
 415 000c 00000000 		.space	4
 416              		.comm	USB_Rx_Buffer,64,4
 417              		.global	USB_Rx_length
 418              		.align	1
 421              	USB_Rx_length:
 422 0010 0000     		.space	2
 423              		.global	USB_Rx_ptr
 424              		.align	1
 427              	USB_Rx_ptr:
 428 0012 0000     		.space	2
 429              		.global	USB_Tx_State
 432              	USB_Tx_State:
 433 0014 00       		.space	1
 434              		.global	USB_Rx_State
 437              	USB_Rx_State:
 438 0015 00       		.space	1
 439              		.global	USB_USART_BaudRate
 440 0016 0000     		.data
 441 0036 0000     		.align	2
 444              	USB_USART_BaudRate:
 445 0038 80250000 		.word	9600
 446              		.section	.text.Set_System,"ax",%progbits
 447              		.align	2
 448              		.global	Set_System
 449              		.thumb
 450              		.thumb_func
 452              	Set_System:
 453              	.LFB56:
 454              		.file 2 "../src/hw_config.c"
   1:../src/hw_config.c **** /**
   2:../src/hw_config.c ****  ******************************************************************************
   3:../src/hw_config.c ****  * @file    hw_config.c
   4:../src/hw_config.c ****  * @author  Spark Application Team
   5:../src/hw_config.c ****  * @version V1.0.0
   6:../src/hw_config.c ****  * @date    13-March-2013
   7:../src/hw_config.c ****  * @brief   Hardware Configuration & Setup
   8:../src/hw_config.c ****  ******************************************************************************
   9:../src/hw_config.c ****  */
  10:../src/hw_config.c **** 
  11:../src/hw_config.c **** /* Includes ------------------------------------------------------------------*/
  12:../src/hw_config.c **** #include "hw_config.h"
  13:../src/hw_config.c **** #include "usb_conf.h"
  14:../src/hw_config.c **** #include "usb_lib.h"
  15:../src/hw_config.c **** #include "usb_prop.h"
  16:../src/hw_config.c **** #include "usb_desc.h"
  17:../src/hw_config.c **** #include "usb_pwr.h"
  18:../src/hw_config.c **** 
  19:../src/hw_config.c **** /* Private typedef -----------------------------------------------------------*/
  20:../src/hw_config.c **** 
  21:../src/hw_config.c **** /* Private define ------------------------------------------------------------*/
  22:../src/hw_config.c **** 
  23:../src/hw_config.c **** /* Private macro -------------------------------------------------------------*/
  24:../src/hw_config.c **** 
  25:../src/hw_config.c **** /* Private variables ---------------------------------------------------------*/
  26:../src/hw_config.c **** GPIO_TypeDef* DIO_PORT[Dn] = {D0_GPIO_PORT, D1_GPIO_PORT, D2_GPIO_PORT, D3_GPIO_PORT,
  27:../src/hw_config.c **** 								D4_GPIO_PORT, D5_GPIO_PORT, D6_GPIO_PORT, D7_GPIO_PORT};
  28:../src/hw_config.c **** const uint16_t DIO_PIN[Dn] = {D0_PIN, D1_PIN, D2_PIN, D3_PIN,
  29:../src/hw_config.c **** 								D4_PIN, D5_PIN, D6_PIN, D7_PIN};
  30:../src/hw_config.c **** const uint32_t DIO_CLK[Dn] = {D0_GPIO_CLK, D1_GPIO_CLK, D2_GPIO_CLK, D3_GPIO_CLK,
  31:../src/hw_config.c **** 								D4_GPIO_CLK, D5_GPIO_CLK, D6_GPIO_CLK, D7_GPIO_CLK};
  32:../src/hw_config.c **** 
  33:../src/hw_config.c **** GPIO_TypeDef* LED_PORT[LEDn] = {LED1_GPIO_PORT, LED2_GPIO_PORT};
  34:../src/hw_config.c **** const uint16_t LED_PIN[LEDn] = {LED1_PIN, LED2_PIN};
  35:../src/hw_config.c **** const uint32_t LED_CLK[LEDn] = {LED1_GPIO_CLK, LED2_GPIO_CLK};
  36:../src/hw_config.c **** 
  37:../src/hw_config.c **** GPIO_TypeDef* BUTTON_PORT[BUTTONn] = {BUTTON1_GPIO_PORT, BUTTON2_GPIO_PORT};
  38:../src/hw_config.c **** const uint16_t BUTTON_PIN[BUTTONn] = {BUTTON1_PIN, BUTTON2_PIN};
  39:../src/hw_config.c **** const uint32_t BUTTON_CLK[BUTTONn] = {BUTTON1_GPIO_CLK, BUTTON2_GPIO_CLK};
  40:../src/hw_config.c **** GPIOMode_TypeDef BUTTON_GPIO_MODE[BUTTONn] = {BUTTON1_GPIO_MODE, BUTTON2_GPIO_MODE};
  41:../src/hw_config.c **** __IO uint8_t BUTTON_DEBOUNCED[BUTTONn] = {0x00, 0x00};
  42:../src/hw_config.c **** 
  43:../src/hw_config.c **** const uint16_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON1_EXTI_LINE, BUTTON2_EXTI_LINE};
  44:../src/hw_config.c **** const uint16_t BUTTON_PORT_SOURCE[BUTTONn] = {BUTTON1_EXTI_PORT_SOURCE, BUTTON2_EXTI_PORT_SOURCE};
  45:../src/hw_config.c **** const uint16_t BUTTON_PIN_SOURCE[BUTTONn] = {BUTTON1_EXTI_PIN_SOURCE, BUTTON2_EXTI_PIN_SOURCE};
  46:../src/hw_config.c **** const uint16_t BUTTON_IRQn[BUTTONn] = {BUTTON1_EXTI_IRQn, BUTTON2_EXTI_IRQn};
  47:../src/hw_config.c **** EXTITrigger_TypeDef BUTTON_EXTI_TRIGGER[BUTTONn] = {BUTTON1_EXTI_TRIGGER, BUTTON2_EXTI_TRIGGER};
  48:../src/hw_config.c **** 
  49:../src/hw_config.c **** uint8_t  USART_Rx_Buffer[USART_RX_DATA_SIZE];
  50:../src/hw_config.c **** uint32_t USART_Rx_ptr_in = 0;
  51:../src/hw_config.c **** uint32_t USART_Rx_ptr_out = 0;
  52:../src/hw_config.c **** uint32_t USART_Rx_length  = 0;
  53:../src/hw_config.c **** 
  54:../src/hw_config.c **** uint8_t USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
  55:../src/hw_config.c **** uint16_t USB_Rx_length = 0;
  56:../src/hw_config.c **** uint16_t USB_Rx_ptr = 0;
  57:../src/hw_config.c **** 
  58:../src/hw_config.c **** uint8_t  USB_Tx_State = 0;
  59:../src/hw_config.c **** uint8_t  USB_Rx_State = 0;
  60:../src/hw_config.c **** 
  61:../src/hw_config.c **** uint32_t USB_USART_BaudRate = 9600;
  62:../src/hw_config.c **** 
  63:../src/hw_config.c **** static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len);
  64:../src/hw_config.c **** 
  65:../src/hw_config.c **** /* Extern variables ----------------------------------------------------------*/
  66:../src/hw_config.c **** extern LINE_CODING linecoding;
  67:../src/hw_config.c **** 
  68:../src/hw_config.c **** /* Private function prototypes -----------------------------------------------*/
  69:../src/hw_config.c **** 
  70:../src/hw_config.c **** /* Private functions ---------------------------------------------------------*/
  71:../src/hw_config.c **** /**
  72:../src/hw_config.c ****  * @brief  Configures Main system clocks & power.
  73:../src/hw_config.c ****  * @param  None
  74:../src/hw_config.c ****  * @retval None
  75:../src/hw_config.c ****  */
  76:../src/hw_config.c **** void Set_System(void)
  77:../src/hw_config.c **** {
 455              		.loc 2 77 0
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 8
 458              		@ frame_needed = 1, uses_anonymous_args = 0
 459 0000 80B5     		push	{r7, lr}
 460              	.LCFI11:
 461              		.cfi_def_cfa_offset 8
 462              		.cfi_offset 7, -8
 463              		.cfi_offset 14, -4
 464 0002 82B0     		sub	sp, sp, #8
 465              	.LCFI12:
 466              		.cfi_def_cfa_offset 16
 467 0004 00AF     		add	r7, sp, #0
 468              	.LCFI13:
 469              		.cfi_def_cfa_register 7
  78:../src/hw_config.c **** 	/*!< At this stage the microcontroller clock setting is already configured,
  79:../src/hw_config.c **** 	 this is done through SystemInit() function which is called from startup
  80:../src/hw_config.c **** 	 file (startup_stm32f10x_xx.S) before to branch to application main.
  81:../src/hw_config.c **** 	 To reconfigure the default setting of SystemInit() function, refer to
  82:../src/hw_config.c **** 	 system_stm32f10x.c file
  83:../src/hw_config.c **** 	 */
  84:../src/hw_config.c **** 
  85:../src/hw_config.c **** 	/* Enable PWR and BKP clock */
  86:../src/hw_config.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR | RCC_APB1Periph_BKP, ENABLE);
 470              		.loc 2 86 0
 471 0006 4FF0C050 		mov	r0, #402653184
 472 000a 4FF00101 		mov	r1, #1
 473 000e FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
  87:../src/hw_config.c **** 
  88:../src/hw_config.c **** 	/* Enable write access to Backup domain */
  89:../src/hw_config.c **** 	PWR_BackupAccessCmd(ENABLE);
 474              		.loc 2 89 0
 475 0012 4FF00100 		mov	r0, #1
 476 0016 FFF7FEFF 		bl	PWR_BackupAccessCmd
  90:../src/hw_config.c **** 
  91:../src/hw_config.c **** 	/* NVIC configuration */
  92:../src/hw_config.c **** 	NVIC_Configuration();
 477              		.loc 2 92 0
 478 001a FFF7FEFF 		bl	NVIC_Configuration
  93:../src/hw_config.c **** 
  94:../src/hw_config.c ****     /* Enable AFIO clock */
  95:../src/hw_config.c ****     RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 479              		.loc 2 95 0
 480 001e 4FF00100 		mov	r0, #1
 481 0022 4FF00101 		mov	r1, #1
 482 0026 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
  96:../src/hw_config.c **** 
  97:../src/hw_config.c **** #ifdef SWD_JTAG_DISABLE
  98:../src/hw_config.c ****     /* Disable the Serial Wire JTAG Debug Port SWJ-DP */
  99:../src/hw_config.c ****     GPIO_PinRemapConfig(GPIO_Remap_SWJ_Disable, ENABLE);
 483              		.loc 2 99 0
 484 002a 4FF48060 		mov	r0, #1024
 485 002e C0F23000 		movt	r0, 48
 486 0032 4FF00101 		mov	r1, #1
 487 0036 FFF7FEFF 		bl	GPIO_PinRemapConfig
 100:../src/hw_config.c **** #endif
 101:../src/hw_config.c **** 
 102:../src/hw_config.c **** 	/* Configure DIOs */
 103:../src/hw_config.c **** 	int Dx;
 104:../src/hw_config.c **** 	for(Dx = 0; Dx < Dn; ++Dx)
 488              		.loc 2 104 0
 489 003a 4FF00003 		mov	r3, #0
 490 003e 7B60     		str	r3, [r7, #4]
 491 0040 08E0     		b	.L14
 492              	.L15:
 105:../src/hw_config.c **** 	{
 106:../src/hw_config.c **** 		DIO_Init(Dx);
 493              		.loc 2 106 0 discriminator 2
 494 0042 7B68     		ldr	r3, [r7, #4]
 495 0044 DBB2     		uxtb	r3, r3
 496 0046 1846     		mov	r0, r3
 497 0048 FFF7FEFF 		bl	DIO_Init
 104:../src/hw_config.c **** 	for(Dx = 0; Dx < Dn; ++Dx)
 498              		.loc 2 104 0 discriminator 2
 499 004c 7B68     		ldr	r3, [r7, #4]
 500 004e 03F10103 		add	r3, r3, #1
 501 0052 7B60     		str	r3, [r7, #4]
 502              	.L14:
 104:../src/hw_config.c **** 	for(Dx = 0; Dx < Dn; ++Dx)
 503              		.loc 2 104 0 is_stmt 0 discriminator 1
 504 0054 7B68     		ldr	r3, [r7, #4]
 505 0056 072B     		cmp	r3, #7
 506 0058 F3DD     		ble	.L15
 107:../src/hw_config.c **** 	}
 108:../src/hw_config.c **** 
 109:../src/hw_config.c **** 	/* Configure the LEDs and set the default states */
 110:../src/hw_config.c **** 	int LEDx;
 111:../src/hw_config.c **** 	for(LEDx = 0; LEDx < LEDn; ++LEDx)
 507              		.loc 2 111 0 is_stmt 1
 508 005a 4FF00003 		mov	r3, #0
 509 005e 3B60     		str	r3, [r7, #0]
 510 0060 0DE0     		b	.L16
 511              	.L17:
 112:../src/hw_config.c **** 	{
 113:../src/hw_config.c **** 	    LED_Init(LEDx);
 512              		.loc 2 113 0 discriminator 2
 513 0062 3B68     		ldr	r3, [r7, #0]
 514 0064 DBB2     		uxtb	r3, r3
 515 0066 1846     		mov	r0, r3
 516 0068 FFF7FEFF 		bl	LED_Init
 114:../src/hw_config.c **** 	    LED_Off(LEDx);
 517              		.loc 2 114 0 discriminator 2
 518 006c 3B68     		ldr	r3, [r7, #0]
 519 006e DBB2     		uxtb	r3, r3
 520 0070 1846     		mov	r0, r3
 521 0072 FFF7FEFF 		bl	LED_Off
 111:../src/hw_config.c **** 	for(LEDx = 0; LEDx < LEDn; ++LEDx)
 522              		.loc 2 111 0 discriminator 2
 523 0076 3B68     		ldr	r3, [r7, #0]
 524 0078 03F10103 		add	r3, r3, #1
 525 007c 3B60     		str	r3, [r7, #0]
 526              	.L16:
 111:../src/hw_config.c **** 	for(LEDx = 0; LEDx < LEDn; ++LEDx)
 527              		.loc 2 111 0 is_stmt 0 discriminator 1
 528 007e 3B68     		ldr	r3, [r7, #0]
 529 0080 012B     		cmp	r3, #1
 530 0082 EEDD     		ble	.L17
 115:../src/hw_config.c **** 	}
 116:../src/hw_config.c **** 
 117:../src/hw_config.c ****     /* Configure the Button */
 118:../src/hw_config.c ****     BUTTON_Init(BUTTON1, BUTTON_MODE_EXTI);
 531              		.loc 2 118 0 is_stmt 1
 532 0084 4FF00000 		mov	r0, #0
 533 0088 4FF00101 		mov	r1, #1
 534 008c FFF7FEFF 		bl	BUTTON_Init
 119:../src/hw_config.c **** 
 120:../src/hw_config.c **** 	/* Setup SysTick Timer for 1 msec interrupts */
 121:../src/hw_config.c **** 	if (SysTick_Config(SystemCoreClock / 1000))
 535              		.loc 2 121 0
 536 0090 40F20003 		movw	r3, #:lower16:SystemCoreClock
 537 0094 C0F20003 		movt	r3, #:upper16:SystemCoreClock
 538 0098 1A68     		ldr	r2, [r3, #0]
 539 009a 44F6D353 		movw	r3, #19923
 540 009e C1F26203 		movt	r3, 4194
 541 00a2 A3FB0213 		umull	r1, r3, r3, r2
 542 00a6 4FEA9313 		lsr	r3, r3, #6
 543 00aa 1846     		mov	r0, r3
 544 00ac FFF7FEFF 		bl	SysTick_Config
 545 00b0 0346     		mov	r3, r0
 546 00b2 002B     		cmp	r3, #0
 547 00b4 00D0     		beq	.L18
 548              	.L19:
 122:../src/hw_config.c **** 	{
 123:../src/hw_config.c **** 		/* Capture error */
 124:../src/hw_config.c **** 		while (1)
 125:../src/hw_config.c **** 		{
 126:../src/hw_config.c **** 		}
 549              		.loc 2 126 0 discriminator 1
 550 00b6 FEE7     		b	.L19
 551              	.L18:
 127:../src/hw_config.c **** 	}
 128:../src/hw_config.c **** 	/* Configure the SysTick Handler Priority: Preemption priority and subpriority */
 129:../src/hw_config.c **** 	NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0x03, 0x00));
 552              		.loc 2 129 0
 553 00b8 FFF7FEFF 		bl	NVIC_GetPriorityGrouping
 554 00bc 0346     		mov	r3, r0
 555 00be 1846     		mov	r0, r3
 556 00c0 4FF00301 		mov	r1, #3
 557 00c4 4FF00002 		mov	r2, #0
 558 00c8 FFF7FEFF 		bl	NVIC_EncodePriority
 559 00cc 0346     		mov	r3, r0
 560 00ce 4FF0FF30 		mov	r0, #-1
 561 00d2 1946     		mov	r1, r3
 562 00d4 FFF7FEFF 		bl	NVIC_SetPriority
 130:../src/hw_config.c **** }
 563              		.loc 2 130 0
 564 00d8 07F10807 		add	r7, r7, #8
 565 00dc BD46     		mov	sp, r7
 566 00de 80BD     		pop	{r7, pc}
 567              		.cfi_endproc
 568              	.LFE56:
 570              		.section	.text.NVIC_Configuration,"ax",%progbits
 571              		.align	2
 572              		.global	NVIC_Configuration
 573              		.thumb
 574              		.thumb_func
 576              	NVIC_Configuration:
 577              	.LFB57:
 131:../src/hw_config.c **** 
 132:../src/hw_config.c **** /*******************************************************************************
 133:../src/hw_config.c ****  * Function Name  : NVIC_Configuration
 134:../src/hw_config.c ****  * Description    : Configures Vector Table base location.
 135:../src/hw_config.c ****  * Input          : None
 136:../src/hw_config.c ****  * Output         : None
 137:../src/hw_config.c ****  * Return         : None
 138:../src/hw_config.c ****  *******************************************************************************/
 139:../src/hw_config.c **** void NVIC_Configuration(void)
 140:../src/hw_config.c **** {
 578              		.loc 2 140 0
 579              		.cfi_startproc
 580              		@ args = 0, pretend = 0, frame = 0
 581              		@ frame_needed = 1, uses_anonymous_args = 0
 582 0000 80B5     		push	{r7, lr}
 583              	.LCFI14:
 584              		.cfi_def_cfa_offset 8
 585              		.cfi_offset 7, -8
 586              		.cfi_offset 14, -4
 587 0002 00AF     		add	r7, sp, #0
 588              	.LCFI15:
 589              		.cfi_def_cfa_register 7
 141:../src/hw_config.c **** #ifdef DFU_BUILD_ENABLE
 142:../src/hw_config.c **** 	/* Set the Vector Table(VT) base location at 0xA000 */
 143:../src/hw_config.c **** 	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0xA000);
 590              		.loc 2 143 0
 591 0004 4FF00060 		mov	r0, #134217728
 592 0008 4FF42041 		mov	r1, #40960
 593 000c FFF7FEFF 		bl	NVIC_SetVectorTable
 144:../src/hw_config.c **** #endif
 145:../src/hw_config.c **** 
 146:../src/hw_config.c **** 	/* Configure the NVIC Preemption Priority Bits */
 147:../src/hw_config.c **** 	/* 4 bits for pre-emption priority(0-15 PreemptionPriority) and 0 bits for subpriority(0 SubPriori
 148:../src/hw_config.c **** 	//NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 149:../src/hw_config.c **** 
 150:../src/hw_config.c **** 	/* Configure the Priority Group to 2 bits */
 151:../src/hw_config.c **** 	/* 2 bits for pre-emption priority(0-3 PreemptionPriority) and 2 bits for subpriority(0-3 SubPrior
 152:../src/hw_config.c **** 	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 594              		.loc 2 152 0
 595 0010 4FF4A060 		mov	r0, #1280
 596 0014 FFF7FEFF 		bl	NVIC_PriorityGroupConfig
 153:../src/hw_config.c **** }
 597              		.loc 2 153 0
 598 0018 80BD     		pop	{r7, pc}
 599              		.cfi_endproc
 600              	.LFE57:
 602 001a 00BF     		.section	.text.DIO_Init,"ax",%progbits
 603              		.align	2
 604              		.global	DIO_Init
 605              		.thumb
 606              		.thumb_func
 608              	DIO_Init:
 609              	.LFB58:
 154:../src/hw_config.c **** 
 155:../src/hw_config.c **** /**
 156:../src/hw_config.c ****   * @brief  Configures Dx GPIO.
 157:../src/hw_config.c ****   * @param  Dx: Specifies the Dx to be configured.
 158:../src/hw_config.c ****   * @retval None
 159:../src/hw_config.c ****   */
 160:../src/hw_config.c **** void DIO_Init(DIO_TypeDef Dx)
 161:../src/hw_config.c **** {
 610              		.loc 2 161 0
 611              		.cfi_startproc
 612              		@ args = 0, pretend = 0, frame = 16
 613              		@ frame_needed = 1, uses_anonymous_args = 0
 614 0000 80B5     		push	{r7, lr}
 615              	.LCFI16:
 616              		.cfi_def_cfa_offset 8
 617              		.cfi_offset 7, -8
 618              		.cfi_offset 14, -4
 619 0002 84B0     		sub	sp, sp, #16
 620              	.LCFI17:
 621              		.cfi_def_cfa_offset 24
 622 0004 00AF     		add	r7, sp, #0
 623              	.LCFI18:
 624              		.cfi_def_cfa_register 7
 625 0006 0346     		mov	r3, r0
 626 0008 FB71     		strb	r3, [r7, #7]
 162:../src/hw_config.c ****     GPIO_InitTypeDef  GPIO_InitStructure;
 163:../src/hw_config.c **** 
 164:../src/hw_config.c ****     /* Enable the GPIO_Dx Clock */
 165:../src/hw_config.c ****     RCC_APB2PeriphClockCmd(DIO_CLK[Dx], ENABLE);
 627              		.loc 2 165 0
 628 000a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 629 000c 40F20003 		movw	r3, #:lower16:DIO_CLK
 630 0010 C0F20003 		movt	r3, #:upper16:DIO_CLK
 631 0014 53F82230 		ldr	r3, [r3, r2, lsl #2]
 632 0018 1846     		mov	r0, r3
 633 001a 4FF00101 		mov	r1, #1
 634 001e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 166:../src/hw_config.c **** 
 167:../src/hw_config.c ****     /* Configure the GPIO_Dx pin */
 168:../src/hw_config.c ****     GPIO_InitStructure.GPIO_Pin = DIO_PIN[Dx];
 635              		.loc 2 168 0
 636 0022 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 637 0024 40F20003 		movw	r3, #:lower16:DIO_PIN
 638 0028 C0F20003 		movt	r3, #:upper16:DIO_PIN
 639 002c 33F81230 		ldrh	r3, [r3, r2, lsl #1]
 640 0030 BB81     		strh	r3, [r7, #12]	@ movhi
 169:../src/hw_config.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 641              		.loc 2 169 0
 642 0032 4FF01003 		mov	r3, #16
 643 0036 FB73     		strb	r3, [r7, #15]
 170:../src/hw_config.c ****     GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 644              		.loc 2 170 0
 645 0038 4FF00303 		mov	r3, #3
 646 003c BB73     		strb	r3, [r7, #14]
 171:../src/hw_config.c ****     GPIO_Init(DIO_PORT[Dx], &GPIO_InitStructure);
 647              		.loc 2 171 0
 648 003e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 649 0040 40F20003 		movw	r3, #:lower16:DIO_PORT
 650 0044 C0F20003 		movt	r3, #:upper16:DIO_PORT
 651 0048 53F82220 		ldr	r2, [r3, r2, lsl #2]
 652 004c 07F10C03 		add	r3, r7, #12
 653 0050 1046     		mov	r0, r2
 654 0052 1946     		mov	r1, r3
 655 0054 FFF7FEFF 		bl	GPIO_Init
 172:../src/hw_config.c **** 
 173:../src/hw_config.c ****     /* Set to Off State */
 174:../src/hw_config.c ****     DIO_SetState(Dx, LOW);
 656              		.loc 2 174 0
 657 0058 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 658 005a 1846     		mov	r0, r3
 659 005c 4FF00001 		mov	r1, #0
 660 0060 FFF7FEFF 		bl	DIO_SetState
 175:../src/hw_config.c **** }
 661              		.loc 2 175 0
 662 0064 07F11007 		add	r7, r7, #16
 663 0068 BD46     		mov	sp, r7
 664 006a 80BD     		pop	{r7, pc}
 665              		.cfi_endproc
 666              	.LFE58:
 668              		.section	.text.DIO_SetState,"ax",%progbits
 669              		.align	2
 670              		.global	DIO_SetState
 671              		.thumb
 672              		.thumb_func
 674              	DIO_SetState:
 675              	.LFB59:
 176:../src/hw_config.c **** 
 177:../src/hw_config.c **** /**
 178:../src/hw_config.c ****   * @brief  Turns selected Dx On/Off.
 179:../src/hw_config.c ****   * @param  Dx: Specifies the Dx.
 180:../src/hw_config.c ****   * @param  State: Set On or Off.
 181:../src/hw_config.c ****   * @retval None
 182:../src/hw_config.c ****   */
 183:../src/hw_config.c **** DIO_Error_TypeDef DIO_SetState(DIO_TypeDef Dx, DIO_State_TypeDef State)
 184:../src/hw_config.c **** {
 676              		.loc 2 184 0
 677              		.cfi_startproc
 678              		@ args = 0, pretend = 0, frame = 8
 679              		@ frame_needed = 1, uses_anonymous_args = 0
 680              		@ link register save eliminated.
 681 0000 80B4     		push	{r7}
 682              	.LCFI19:
 683              		.cfi_def_cfa_offset 4
 684              		.cfi_offset 7, -4
 685 0002 83B0     		sub	sp, sp, #12
 686              	.LCFI20:
 687              		.cfi_def_cfa_offset 16
 688 0004 00AF     		add	r7, sp, #0
 689              	.LCFI21:
 690              		.cfi_def_cfa_register 7
 691 0006 0246     		mov	r2, r0
 692 0008 0B46     		mov	r3, r1
 693 000a FA71     		strb	r2, [r7, #7]
 694 000c BB71     		strb	r3, [r7, #6]
 185:../src/hw_config.c **** 	if(Dx < 0 || Dx > Dn)
 695              		.loc 2 185 0
 696 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 697 0010 082B     		cmp	r3, #8
 698 0012 02D9     		bls	.L23
 186:../src/hw_config.c **** 		return FAIL;
 699              		.loc 2 186 0
 700 0014 4FF0FF03 		mov	r3, #255
 701 0018 26E0     		b	.L24
 702              	.L23:
 187:../src/hw_config.c **** 	else if(State == HIGH)
 703              		.loc 2 187 0
 704 001a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 705 001c 012B     		cmp	r3, #1
 706 001e 0FD1     		bne	.L25
 188:../src/hw_config.c **** 		DIO_PORT[Dx]->BSRR = DIO_PIN[Dx];
 707              		.loc 2 188 0
 708 0020 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 709 0022 40F20003 		movw	r3, #:lower16:DIO_PORT
 710 0026 C0F20003 		movt	r3, #:upper16:DIO_PORT
 711 002a 53F82220 		ldr	r2, [r3, r2, lsl #2]
 712 002e F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 713 0030 40F20003 		movw	r3, #:lower16:DIO_PIN
 714 0034 C0F20003 		movt	r3, #:upper16:DIO_PIN
 715 0038 33F81130 		ldrh	r3, [r3, r1, lsl #1]
 716 003c 1361     		str	r3, [r2, #16]
 717 003e 11E0     		b	.L26
 718              	.L25:
 189:../src/hw_config.c **** 	else if(State == LOW)
 719              		.loc 2 189 0
 720 0040 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 721 0042 002B     		cmp	r3, #0
 722 0044 0ED1     		bne	.L26
 190:../src/hw_config.c **** 		DIO_PORT[Dx]->BRR = DIO_PIN[Dx];
 723              		.loc 2 190 0
 724 0046 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 725 0048 40F20003 		movw	r3, #:lower16:DIO_PORT
 726 004c C0F20003 		movt	r3, #:upper16:DIO_PORT
 727 0050 53F82220 		ldr	r2, [r3, r2, lsl #2]
 728 0054 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 729 0056 40F20003 		movw	r3, #:lower16:DIO_PIN
 730 005a C0F20003 		movt	r3, #:upper16:DIO_PIN
 731 005e 33F81130 		ldrh	r3, [r3, r1, lsl #1]
 732 0062 5361     		str	r3, [r2, #20]
 733              	.L26:
 191:../src/hw_config.c **** 
 192:../src/hw_config.c **** 	return OK;
 734              		.loc 2 192 0
 735 0064 4FF00003 		mov	r3, #0
 736              	.L24:
 737 0068 5BB2     		sxtb	r3, r3
 193:../src/hw_config.c **** }
 738              		.loc 2 193 0
 739 006a 1846     		mov	r0, r3
 740 006c 07F10C07 		add	r7, r7, #12
 741 0070 BD46     		mov	sp, r7
 742 0072 80BC     		pop	{r7}
 743 0074 7047     		bx	lr
 744              		.cfi_endproc
 745              	.LFE59:
 747 0076 00BF     		.section	.text.LED_Init,"ax",%progbits
 748              		.align	2
 749              		.global	LED_Init
 750              		.thumb
 751              		.thumb_func
 753              	LED_Init:
 754              	.LFB60:
 194:../src/hw_config.c **** 
 195:../src/hw_config.c **** /**
 196:../src/hw_config.c ****   * @brief  Configures LED GPIO.
 197:../src/hw_config.c ****   * @param  Led: Specifies the Led to be configured.
 198:../src/hw_config.c ****   *   This parameter can be one of following parameters:
 199:../src/hw_config.c ****   *     @arg LED1
 200:../src/hw_config.c ****   *     @arg LED2
 201:../src/hw_config.c ****   * @retval None
 202:../src/hw_config.c ****   */
 203:../src/hw_config.c **** void LED_Init(Led_TypeDef Led)
 204:../src/hw_config.c **** {
 755              		.loc 2 204 0
 756              		.cfi_startproc
 757              		@ args = 0, pretend = 0, frame = 16
 758              		@ frame_needed = 1, uses_anonymous_args = 0
 759 0000 80B5     		push	{r7, lr}
 760              	.LCFI22:
 761              		.cfi_def_cfa_offset 8
 762              		.cfi_offset 7, -8
 763              		.cfi_offset 14, -4
 764 0002 84B0     		sub	sp, sp, #16
 765              	.LCFI23:
 766              		.cfi_def_cfa_offset 24
 767 0004 00AF     		add	r7, sp, #0
 768              	.LCFI24:
 769              		.cfi_def_cfa_register 7
 770 0006 0346     		mov	r3, r0
 771 0008 FB71     		strb	r3, [r7, #7]
 205:../src/hw_config.c ****     GPIO_InitTypeDef  GPIO_InitStructure;
 206:../src/hw_config.c **** 
 207:../src/hw_config.c ****     /* Enable the GPIO_LED Clock */
 208:../src/hw_config.c ****     RCC_APB2PeriphClockCmd(LED_CLK[Led], ENABLE);
 772              		.loc 2 208 0
 773 000a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 774 000c 40F20003 		movw	r3, #:lower16:LED_CLK
 775 0010 C0F20003 		movt	r3, #:upper16:LED_CLK
 776 0014 53F82230 		ldr	r3, [r3, r2, lsl #2]
 777 0018 1846     		mov	r0, r3
 778 001a 4FF00101 		mov	r1, #1
 779 001e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 209:../src/hw_config.c **** 
 210:../src/hw_config.c ****     /* Configure the GPIO_LED pin */
 211:../src/hw_config.c ****     GPIO_InitStructure.GPIO_Pin = LED_PIN[Led];
 780              		.loc 2 211 0
 781 0022 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 782 0024 40F20003 		movw	r3, #:lower16:LED_PIN
 783 0028 C0F20003 		movt	r3, #:upper16:LED_PIN
 784 002c 33F81230 		ldrh	r3, [r3, r2, lsl #1]
 785 0030 BB81     		strh	r3, [r7, #12]	@ movhi
 212:../src/hw_config.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 786              		.loc 2 212 0
 787 0032 4FF01003 		mov	r3, #16
 788 0036 FB73     		strb	r3, [r7, #15]
 213:../src/hw_config.c ****     GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 789              		.loc 2 213 0
 790 0038 4FF00303 		mov	r3, #3
 791 003c BB73     		strb	r3, [r7, #14]
 214:../src/hw_config.c **** 
 215:../src/hw_config.c ****     GPIO_Init(LED_PORT[Led], &GPIO_InitStructure);
 792              		.loc 2 215 0
 793 003e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 794 0040 40F20003 		movw	r3, #:lower16:LED_PORT
 795 0044 C0F20003 		movt	r3, #:upper16:LED_PORT
 796 0048 53F82220 		ldr	r2, [r3, r2, lsl #2]
 797 004c 07F10C03 		add	r3, r7, #12
 798 0050 1046     		mov	r0, r2
 799 0052 1946     		mov	r1, r3
 800 0054 FFF7FEFF 		bl	GPIO_Init
 216:../src/hw_config.c **** }
 801              		.loc 2 216 0
 802 0058 07F11007 		add	r7, r7, #16
 803 005c BD46     		mov	sp, r7
 804 005e 80BD     		pop	{r7, pc}
 805              		.cfi_endproc
 806              	.LFE60:
 808              		.section	.text.LED_On,"ax",%progbits
 809              		.align	2
 810              		.global	LED_On
 811              		.thumb
 812              		.thumb_func
 814              	LED_On:
 815              	.LFB61:
 217:../src/hw_config.c **** 
 218:../src/hw_config.c **** /**
 219:../src/hw_config.c ****   * @brief  Turns selected LED On.
 220:../src/hw_config.c ****   * @param  Led: Specifies the Led to be set on.
 221:../src/hw_config.c ****   *   This parameter can be one of following parameters:
 222:../src/hw_config.c ****   *     @arg LED1
 223:../src/hw_config.c ****   *     @arg LED2
 224:../src/hw_config.c ****   * @retval None
 225:../src/hw_config.c ****   */
 226:../src/hw_config.c **** void LED_On(Led_TypeDef Led)
 227:../src/hw_config.c **** {
 816              		.loc 2 227 0
 817              		.cfi_startproc
 818              		@ args = 0, pretend = 0, frame = 8
 819              		@ frame_needed = 1, uses_anonymous_args = 0
 820              		@ link register save eliminated.
 821 0000 80B4     		push	{r7}
 822              	.LCFI25:
 823              		.cfi_def_cfa_offset 4
 824              		.cfi_offset 7, -4
 825 0002 83B0     		sub	sp, sp, #12
 826              	.LCFI26:
 827              		.cfi_def_cfa_offset 16
 828 0004 00AF     		add	r7, sp, #0
 829              	.LCFI27:
 830              		.cfi_def_cfa_register 7
 831 0006 0346     		mov	r3, r0
 832 0008 FB71     		strb	r3, [r7, #7]
 228:../src/hw_config.c ****     LED_PORT[Led]->BSRR = LED_PIN[Led];
 833              		.loc 2 228 0
 834 000a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 835 000c 40F20003 		movw	r3, #:lower16:LED_PORT
 836 0010 C0F20003 		movt	r3, #:upper16:LED_PORT
 837 0014 53F82220 		ldr	r2, [r3, r2, lsl #2]
 838 0018 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 839 001a 40F20003 		movw	r3, #:lower16:LED_PIN
 840 001e C0F20003 		movt	r3, #:upper16:LED_PIN
 841 0022 33F81130 		ldrh	r3, [r3, r1, lsl #1]
 842 0026 1361     		str	r3, [r2, #16]
 229:../src/hw_config.c **** }
 843              		.loc 2 229 0
 844 0028 07F10C07 		add	r7, r7, #12
 845 002c BD46     		mov	sp, r7
 846 002e 80BC     		pop	{r7}
 847 0030 7047     		bx	lr
 848              		.cfi_endproc
 849              	.LFE61:
 851 0032 00BF     		.section	.text.LED_Off,"ax",%progbits
 852              		.align	2
 853              		.global	LED_Off
 854              		.thumb
 855              		.thumb_func
 857              	LED_Off:
 858              	.LFB62:
 230:../src/hw_config.c **** 
 231:../src/hw_config.c **** /**
 232:../src/hw_config.c ****   * @brief  Turns selected LED Off.
 233:../src/hw_config.c ****   * @param  Led: Specifies the Led to be set off.
 234:../src/hw_config.c ****   *   This parameter can be one of following parameters:
 235:../src/hw_config.c ****   *     @arg LED1
 236:../src/hw_config.c ****   *     @arg LED2
 237:../src/hw_config.c ****   * @retval None
 238:../src/hw_config.c ****   */
 239:../src/hw_config.c **** void LED_Off(Led_TypeDef Led)
 240:../src/hw_config.c **** {
 859              		.loc 2 240 0
 860              		.cfi_startproc
 861              		@ args = 0, pretend = 0, frame = 8
 862              		@ frame_needed = 1, uses_anonymous_args = 0
 863              		@ link register save eliminated.
 864 0000 80B4     		push	{r7}
 865              	.LCFI28:
 866              		.cfi_def_cfa_offset 4
 867              		.cfi_offset 7, -4
 868 0002 83B0     		sub	sp, sp, #12
 869              	.LCFI29:
 870              		.cfi_def_cfa_offset 16
 871 0004 00AF     		add	r7, sp, #0
 872              	.LCFI30:
 873              		.cfi_def_cfa_register 7
 874 0006 0346     		mov	r3, r0
 875 0008 FB71     		strb	r3, [r7, #7]
 241:../src/hw_config.c ****     LED_PORT[Led]->BRR = LED_PIN[Led];
 876              		.loc 2 241 0
 877 000a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 878 000c 40F20003 		movw	r3, #:lower16:LED_PORT
 879 0010 C0F20003 		movt	r3, #:upper16:LED_PORT
 880 0014 53F82220 		ldr	r2, [r3, r2, lsl #2]
 881 0018 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 882 001a 40F20003 		movw	r3, #:lower16:LED_PIN
 883 001e C0F20003 		movt	r3, #:upper16:LED_PIN
 884 0022 33F81130 		ldrh	r3, [r3, r1, lsl #1]
 885 0026 5361     		str	r3, [r2, #20]
 242:../src/hw_config.c **** }
 886              		.loc 2 242 0
 887 0028 07F10C07 		add	r7, r7, #12
 888 002c BD46     		mov	sp, r7
 889 002e 80BC     		pop	{r7}
 890 0030 7047     		bx	lr
 891              		.cfi_endproc
 892              	.LFE62:
 894 0032 00BF     		.section	.text.LED_Toggle,"ax",%progbits
 895              		.align	2
 896              		.global	LED_Toggle
 897              		.thumb
 898              		.thumb_func
 900              	LED_Toggle:
 901              	.LFB63:
 243:../src/hw_config.c **** 
 244:../src/hw_config.c **** /**
 245:../src/hw_config.c ****   * @brief  Toggles the selected LED.
 246:../src/hw_config.c ****   * @param  Led: Specifies the Led to be toggled.
 247:../src/hw_config.c ****   *   This parameter can be one of following parameters:
 248:../src/hw_config.c ****   *     @arg LED1
 249:../src/hw_config.c ****   *     @arg LED2
 250:../src/hw_config.c ****   * @retval None
 251:../src/hw_config.c ****   */
 252:../src/hw_config.c **** void LED_Toggle(Led_TypeDef Led)
 253:../src/hw_config.c **** {
 902              		.loc 2 253 0
 903              		.cfi_startproc
 904              		@ args = 0, pretend = 0, frame = 8
 905              		@ frame_needed = 1, uses_anonymous_args = 0
 906              		@ link register save eliminated.
 907 0000 80B4     		push	{r7}
 908              	.LCFI31:
 909              		.cfi_def_cfa_offset 4
 910              		.cfi_offset 7, -4
 911 0002 83B0     		sub	sp, sp, #12
 912              	.LCFI32:
 913              		.cfi_def_cfa_offset 16
 914 0004 00AF     		add	r7, sp, #0
 915              	.LCFI33:
 916              		.cfi_def_cfa_register 7
 917 0006 0346     		mov	r3, r0
 918 0008 FB71     		strb	r3, [r7, #7]
 254:../src/hw_config.c ****     LED_PORT[Led]->ODR ^= LED_PIN[Led];
 919              		.loc 2 254 0
 920 000a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 921 000c 40F20003 		movw	r3, #:lower16:LED_PORT
 922 0010 C0F20003 		movt	r3, #:upper16:LED_PORT
 923 0014 53F82220 		ldr	r2, [r3, r2, lsl #2]
 924 0018 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 925 001a 40F20003 		movw	r3, #:lower16:LED_PORT
 926 001e C0F20003 		movt	r3, #:upper16:LED_PORT
 927 0022 53F82130 		ldr	r3, [r3, r1, lsl #2]
 928 0026 D968     		ldr	r1, [r3, #12]
 929 0028 F879     		ldrb	r0, [r7, #7]	@ zero_extendqisi2
 930 002a 40F20003 		movw	r3, #:lower16:LED_PIN
 931 002e C0F20003 		movt	r3, #:upper16:LED_PIN
 932 0032 33F81030 		ldrh	r3, [r3, r0, lsl #1]
 933 0036 4B40     		eors	r3, r3, r1
 934 0038 D360     		str	r3, [r2, #12]
 255:../src/hw_config.c **** }
 935              		.loc 2 255 0
 936 003a 07F10C07 		add	r7, r7, #12
 937 003e BD46     		mov	sp, r7
 938 0040 80BC     		pop	{r7}
 939 0042 7047     		bx	lr
 940              		.cfi_endproc
 941              	.LFE63:
 943              		.section	.text.BUTTON_Init,"ax",%progbits
 944              		.align	2
 945              		.global	BUTTON_Init
 946              		.thumb
 947              		.thumb_func
 949              	BUTTON_Init:
 950              	.LFB64:
 256:../src/hw_config.c **** 
 257:../src/hw_config.c **** /**
 258:../src/hw_config.c ****   * @brief  Configures Button GPIO, EXTI Line and DEBOUNCE Timer.
 259:../src/hw_config.c ****   * @param  Button: Specifies the Button to be configured.
 260:../src/hw_config.c ****   *   This parameter can be one of following parameters:
 261:../src/hw_config.c ****   *     @arg BUTTON1: Button1
 262:../src/hw_config.c ****   *     @arg BUTTON2: Button2
 263:../src/hw_config.c ****   * @param  Button_Mode: Specifies Button mode.
 264:../src/hw_config.c ****   *   This parameter can be one of following parameters:
 265:../src/hw_config.c ****   *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO
 266:../src/hw_config.c ****   *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
 267:../src/hw_config.c ****   *                     generation capability
 268:../src/hw_config.c ****   * @retval None
 269:../src/hw_config.c ****   */
 270:../src/hw_config.c **** void BUTTON_Init(Button_TypeDef Button, ButtonMode_TypeDef Button_Mode)
 271:../src/hw_config.c **** {
 951              		.loc 2 271 0
 952              		.cfi_startproc
 953              		@ args = 0, pretend = 0, frame = 32
 954              		@ frame_needed = 1, uses_anonymous_args = 0
 955 0000 80B5     		push	{r7, lr}
 956              	.LCFI34:
 957              		.cfi_def_cfa_offset 8
 958              		.cfi_offset 7, -8
 959              		.cfi_offset 14, -4
 960 0002 88B0     		sub	sp, sp, #32
 961              	.LCFI35:
 962              		.cfi_def_cfa_offset 40
 963 0004 00AF     		add	r7, sp, #0
 964              	.LCFI36:
 965              		.cfi_def_cfa_register 7
 966 0006 0246     		mov	r2, r0
 967 0008 0B46     		mov	r3, r1
 968 000a FA71     		strb	r2, [r7, #7]
 969 000c BB71     		strb	r3, [r7, #6]
 272:../src/hw_config.c ****     GPIO_InitTypeDef GPIO_InitStructure;
 273:../src/hw_config.c ****     NVIC_InitTypeDef NVIC_InitStructure;
 274:../src/hw_config.c ****     TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 275:../src/hw_config.c **** 
 276:../src/hw_config.c ****     /* Enable the BUTTON Clock */
 277:../src/hw_config.c ****     RCC_APB2PeriphClockCmd(BUTTON_CLK[Button] | RCC_APB2Periph_AFIO, ENABLE);
 970              		.loc 2 277 0
 971 000e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 972 0010 40F20003 		movw	r3, #:lower16:BUTTON_CLK
 973 0014 C0F20003 		movt	r3, #:upper16:BUTTON_CLK
 974 0018 53F82230 		ldr	r3, [r3, r2, lsl #2]
 975 001c 43F00103 		orr	r3, r3, #1
 976 0020 1846     		mov	r0, r3
 977 0022 4FF00101 		mov	r1, #1
 978 0026 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 278:../src/hw_config.c **** 
 279:../src/hw_config.c ****     /* Configure Button pin as input floating */
 280:../src/hw_config.c ****     GPIO_InitStructure.GPIO_Mode = BUTTON_GPIO_MODE[Button];
 979              		.loc 2 280 0
 980 002a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 981 002c 40F20003 		movw	r3, #:lower16:BUTTON_GPIO_MODE
 982 0030 C0F20003 		movt	r3, #:upper16:BUTTON_GPIO_MODE
 983 0034 9B5C     		ldrb	r3, [r3, r2]	@ zero_extendqisi2
 984 0036 FB76     		strb	r3, [r7, #27]
 281:../src/hw_config.c ****     GPIO_InitStructure.GPIO_Pin = BUTTON_PIN[Button];
 985              		.loc 2 281 0
 986 0038 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 987 003a 40F20003 		movw	r3, #:lower16:BUTTON_PIN
 988 003e C0F20003 		movt	r3, #:upper16:BUTTON_PIN
 989 0042 33F81230 		ldrh	r3, [r3, r2, lsl #1]
 990 0046 3B83     		strh	r3, [r7, #24]	@ movhi
 282:../src/hw_config.c ****     GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStructure);
 991              		.loc 2 282 0
 992 0048 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 993 004a 40F20003 		movw	r3, #:lower16:BUTTON_PORT
 994 004e C0F20003 		movt	r3, #:upper16:BUTTON_PORT
 995 0052 53F82220 		ldr	r2, [r3, r2, lsl #2]
 996 0056 07F11803 		add	r3, r7, #24
 997 005a 1046     		mov	r0, r2
 998 005c 1946     		mov	r1, r3
 999 005e FFF7FEFF 		bl	GPIO_Init
 283:../src/hw_config.c **** 
 284:../src/hw_config.c ****     if (Button_Mode == BUTTON_MODE_EXTI)
 1000              		.loc 2 284 0
 1001 0062 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1002 0064 012B     		cmp	r3, #1
 1003 0066 40F08280 		bne	.L31
 1004              	.LBB2:
 285:../src/hw_config.c ****     {
 286:../src/hw_config.c ****         /* Enable TIM clock */
 287:../src/hw_config.c ****     	DEBOUNCE_TIMER_CLK_CMD(DEBOUNCE_TIMER_CLK, ENABLE);
 1005              		.loc 2 287 0
 1006 006a 4FF40060 		mov	r0, #2048
 1007 006e 4FF00101 		mov	r1, #1
 1008 0072 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 288:../src/hw_config.c **** 
 289:../src/hw_config.c ****         /* TIM Update Frequency = 72000000/7200/100 = 100Hz = 10ms */
 290:../src/hw_config.c ****         /* TIM_Prescaler: 7199 */
 291:../src/hw_config.c ****         /* TIM_Autoreload: 99 -> 100Hz = 10ms */
 292:../src/hw_config.c ****         uint16_t TIM_Prescaler = (SystemCoreClock / 10000) - 1;
 1009              		.loc 2 292 0
 1010 0076 40F20003 		movw	r3, #:lower16:SystemCoreClock
 1011 007a C0F20003 		movt	r3, #:upper16:SystemCoreClock
 1012 007e 1A68     		ldr	r2, [r3, #0]
 1013 0080 41F25973 		movw	r3, #5977
 1014 0084 CDF2B713 		movt	r3, 53687
 1015 0088 A3FB0213 		umull	r1, r3, r3, r2
 1016 008c 4FEA5333 		lsr	r3, r3, #13
 1017 0090 9BB2     		uxth	r3, r3
 1018 0092 03F1FF33 		add	r3, r3, #-1
 1019 0096 FB83     		strh	r3, [r7, #30]	@ movhi
 293:../src/hw_config.c ****         uint16_t TIM_Autoreload = (10000 / DEBOUNCE_FREQ) - 1;
 1020              		.loc 2 293 0
 1021 0098 4FF06303 		mov	r3, #99
 1022 009c BB83     		strh	r3, [r7, #28]	@ movhi
 294:../src/hw_config.c **** 
 295:../src/hw_config.c ****         /* Time Base Configuration */
 296:../src/hw_config.c ****     	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 1023              		.loc 2 296 0
 1024 009e 07F10803 		add	r3, r7, #8
 1025 00a2 1846     		mov	r0, r3
 1026 00a4 FFF7FEFF 		bl	TIM_TimeBaseStructInit
 297:../src/hw_config.c ****     	TIM_TimeBaseStructure.TIM_Prescaler = TIM_Prescaler;
 1027              		.loc 2 297 0
 1028 00a8 FB8B     		ldrh	r3, [r7, #30]	@ movhi
 1029 00aa 3B81     		strh	r3, [r7, #8]	@ movhi
 298:../src/hw_config.c ****     	TIM_TimeBaseStructure.TIM_Period = TIM_Autoreload;
 1030              		.loc 2 298 0
 1031 00ac BB8B     		ldrh	r3, [r7, #28]	@ movhi
 1032 00ae BB81     		strh	r3, [r7, #12]	@ movhi
 299:../src/hw_config.c ****     	TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;
 1033              		.loc 2 299 0
 1034 00b0 4FF00003 		mov	r3, #0
 1035 00b4 FB81     		strh	r3, [r7, #14]	@ movhi
 300:../src/hw_config.c ****     	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 1036              		.loc 2 300 0
 1037 00b6 4FF00003 		mov	r3, #0
 1038 00ba 7B81     		strh	r3, [r7, #10]	@ movhi
 301:../src/hw_config.c ****     	TIM_TimeBaseInit(DEBOUNCE_TIMER, &TIM_TimeBaseStructure);
 1039              		.loc 2 301 0
 1040 00bc 07F10803 		add	r3, r7, #8
 1041 00c0 4FF43050 		mov	r0, #11264
 1042 00c4 C4F20100 		movt	r0, 16385
 1043 00c8 1946     		mov	r1, r3
 1044 00ca FFF7FEFF 		bl	TIM_TimeBaseInit
 302:../src/hw_config.c **** 
 303:../src/hw_config.c ****         /* TIM Configuration */
 304:../src/hw_config.c ****         //TIM_PrescalerConfig(DEBOUNCE_TIMER, TIM_Prescaler, TIM_PSCReloadMode_Update);
 305:../src/hw_config.c ****         //TIM_SetAutoreload(DEBOUNCE_TIMER, TIM_Autoreload);
 306:../src/hw_config.c **** 
 307:../src/hw_config.c ****         /* One Pulse Mode selection */
 308:../src/hw_config.c ****         TIM_SelectOnePulseMode(DEBOUNCE_TIMER, TIM_OPMode_Single);
 1045              		.loc 2 308 0
 1046 00ce 4FF43050 		mov	r0, #11264
 1047 00d2 C4F20100 		movt	r0, 16385
 1048 00d6 4FF00801 		mov	r1, #8
 1049 00da FFF7FEFF 		bl	TIM_SelectOnePulseMode
 309:../src/hw_config.c **** 
 310:../src/hw_config.c ****         TIM_ClearITPendingBit(DEBOUNCE_TIMER, DEBOUNCE_TIMER_FLAG);
 1050              		.loc 2 310 0
 1051 00de 4FF43050 		mov	r0, #11264
 1052 00e2 C4F20100 		movt	r0, 16385
 1053 00e6 4FF00101 		mov	r1, #1
 1054 00ea FFF7FEFF 		bl	TIM_ClearITPendingBit
 311:../src/hw_config.c **** 
 312:../src/hw_config.c ****         /* TIM IT Enable */
 313:../src/hw_config.c ****         TIM_ITConfig(DEBOUNCE_TIMER, DEBOUNCE_TIMER_FLAG, ENABLE);
 1055              		.loc 2 313 0
 1056 00ee 4FF43050 		mov	r0, #11264
 1057 00f2 C4F20100 		movt	r0, 16385
 1058 00f6 4FF00101 		mov	r1, #1
 1059 00fa 4FF00102 		mov	r2, #1
 1060 00fe FFF7FEFF 		bl	TIM_ITConfig
 314:../src/hw_config.c **** 
 315:../src/hw_config.c ****         /* Enable the TIM Interrupt */
 316:../src/hw_config.c ****         NVIC_InitStructure.NVIC_IRQChannel = DEBOUNCE_TIMER_IRQn;
 1061              		.loc 2 316 0
 1062 0102 4FF01903 		mov	r3, #25
 1063 0106 3B75     		strb	r3, [r7, #20]
 317:../src/hw_config.c ****         NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x02;
 1064              		.loc 2 317 0
 1065 0108 4FF00203 		mov	r3, #2
 1066 010c 7B75     		strb	r3, [r7, #21]
 318:../src/hw_config.c ****         NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x00;
 1067              		.loc 2 318 0
 1068 010e 4FF00003 		mov	r3, #0
 1069 0112 BB75     		strb	r3, [r7, #22]
 319:../src/hw_config.c ****         NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 1070              		.loc 2 319 0
 1071 0114 4FF00103 		mov	r3, #1
 1072 0118 FB75     		strb	r3, [r7, #23]
 320:../src/hw_config.c **** 
 321:../src/hw_config.c ****         NVIC_Init(&NVIC_InitStructure);
 1073              		.loc 2 321 0
 1074 011a 07F11403 		add	r3, r7, #20
 1075 011e 1846     		mov	r0, r3
 1076 0120 FFF7FEFF 		bl	NVIC_Init
 322:../src/hw_config.c **** 
 323:../src/hw_config.c ****         /* Enable the Button EXTI Interrupt */
 324:../src/hw_config.c ****         NVIC_InitStructure.NVIC_IRQChannel = BUTTON_IRQn[Button];
 1077              		.loc 2 324 0
 1078 0124 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1079 0126 40F20003 		movw	r3, #:lower16:BUTTON_IRQn
 1080 012a C0F20003 		movt	r3, #:upper16:BUTTON_IRQn
 1081 012e 33F81230 		ldrh	r3, [r3, r2, lsl #1]
 1082 0132 DBB2     		uxtb	r3, r3
 1083 0134 3B75     		strb	r3, [r7, #20]
 325:../src/hw_config.c ****         NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x02;
 1084              		.loc 2 325 0
 1085 0136 4FF00203 		mov	r3, #2
 1086 013a 7B75     		strb	r3, [r7, #21]
 326:../src/hw_config.c ****         NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x01;
 1087              		.loc 2 326 0
 1088 013c 4FF00103 		mov	r3, #1
 1089 0140 BB75     		strb	r3, [r7, #22]
 327:../src/hw_config.c ****         NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 1090              		.loc 2 327 0
 1091 0142 4FF00103 		mov	r3, #1
 1092 0146 FB75     		strb	r3, [r7, #23]
 328:../src/hw_config.c **** 
 329:../src/hw_config.c ****         NVIC_Init(&NVIC_InitStructure);
 1093              		.loc 2 329 0
 1094 0148 07F11403 		add	r3, r7, #20
 1095 014c 1846     		mov	r0, r3
 1096 014e FFF7FEFF 		bl	NVIC_Init
 330:../src/hw_config.c **** 
 331:../src/hw_config.c ****         BUTTON_DEBOUNCED[Button] = 0x00;
 1097              		.loc 2 331 0
 1098 0152 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1099 0154 40F20003 		movw	r3, #:lower16:BUTTON_DEBOUNCED
 1100 0158 C0F20003 		movt	r3, #:upper16:BUTTON_DEBOUNCED
 1101 015c 4FF00001 		mov	r1, #0
 1102 0160 9954     		strb	r1, [r3, r2]
 332:../src/hw_config.c **** 
 333:../src/hw_config.c ****         BUTTON_EXTI_Config(Button, ENABLE);
 1103              		.loc 2 333 0
 1104 0162 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1105 0164 1846     		mov	r0, r3
 1106 0166 4FF00101 		mov	r1, #1
 1107 016a FFF7FEFF 		bl	BUTTON_EXTI_Config
 1108              	.L31:
 1109              	.LBE2:
 334:../src/hw_config.c ****     }
 335:../src/hw_config.c **** }
 1110              		.loc 2 335 0
 1111 016e 07F12007 		add	r7, r7, #32
 1112 0172 BD46     		mov	sp, r7
 1113 0174 80BD     		pop	{r7, pc}
 1114              		.cfi_endproc
 1115              	.LFE64:
 1117 0176 00BF     		.section	.text.BUTTON_EXTI_Config,"ax",%progbits
 1118              		.align	2
 1119              		.global	BUTTON_EXTI_Config
 1120              		.thumb
 1121              		.thumb_func
 1123              	BUTTON_EXTI_Config:
 1124              	.LFB65:
 336:../src/hw_config.c **** 
 337:../src/hw_config.c **** void BUTTON_EXTI_Config(Button_TypeDef Button, FunctionalState NewState)
 338:../src/hw_config.c **** {
 1125              		.loc 2 338 0
 1126              		.cfi_startproc
 1127              		@ args = 0, pretend = 0, frame = 16
 1128              		@ frame_needed = 1, uses_anonymous_args = 0
 1129 0000 80B5     		push	{r7, lr}
 1130              	.LCFI37:
 1131              		.cfi_def_cfa_offset 8
 1132              		.cfi_offset 7, -8
 1133              		.cfi_offset 14, -4
 1134 0002 84B0     		sub	sp, sp, #16
 1135              	.LCFI38:
 1136              		.cfi_def_cfa_offset 24
 1137 0004 00AF     		add	r7, sp, #0
 1138              	.LCFI39:
 1139              		.cfi_def_cfa_register 7
 1140 0006 0246     		mov	r2, r0
 1141 0008 0B46     		mov	r3, r1
 1142 000a FA71     		strb	r2, [r7, #7]
 1143 000c BB71     		strb	r3, [r7, #6]
 339:../src/hw_config.c ****     EXTI_InitTypeDef EXTI_InitStructure;
 340:../src/hw_config.c **** 
 341:../src/hw_config.c **** 	/* Connect Button EXTI Line to Button GPIO Pin */
 342:../src/hw_config.c ****     GPIO_EXTILineConfig(BUTTON_PORT_SOURCE[Button], BUTTON_PIN_SOURCE[Button]);
 1144              		.loc 2 342 0
 1145 000e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1146 0010 40F20003 		movw	r3, #:lower16:BUTTON_PORT_SOURCE
 1147 0014 C0F20003 		movt	r3, #:upper16:BUTTON_PORT_SOURCE
 1148 0018 33F81230 		ldrh	r3, [r3, r2, lsl #1]
 1149 001c DAB2     		uxtb	r2, r3
 1150 001e F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 1151 0020 40F20003 		movw	r3, #:lower16:BUTTON_PIN_SOURCE
 1152 0024 C0F20003 		movt	r3, #:upper16:BUTTON_PIN_SOURCE
 1153 0028 33F81130 		ldrh	r3, [r3, r1, lsl #1]
 1154 002c DBB2     		uxtb	r3, r3
 1155 002e 1046     		mov	r0, r2
 1156 0030 1946     		mov	r1, r3
 1157 0032 FFF7FEFF 		bl	GPIO_EXTILineConfig
 343:../src/hw_config.c **** 
 344:../src/hw_config.c **** 	/* Clear the EXTI line pending flag */
 345:../src/hw_config.c **** 	EXTI_ClearFlag(BUTTON_EXTI_LINE[Button]);
 1158              		.loc 2 345 0
 1159 0036 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1160 0038 40F20003 		movw	r3, #:lower16:BUTTON_EXTI_LINE
 1161 003c C0F20003 		movt	r3, #:upper16:BUTTON_EXTI_LINE
 1162 0040 33F81230 		ldrh	r3, [r3, r2, lsl #1]
 1163 0044 1846     		mov	r0, r3
 1164 0046 FFF7FEFF 		bl	EXTI_ClearFlag
 346:../src/hw_config.c **** 
 347:../src/hw_config.c ****     /* Configure Button EXTI line */
 348:../src/hw_config.c ****     EXTI_InitStructure.EXTI_Line = BUTTON_EXTI_LINE[Button];
 1165              		.loc 2 348 0
 1166 004a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1167 004c 40F20003 		movw	r3, #:lower16:BUTTON_EXTI_LINE
 1168 0050 C0F20003 		movt	r3, #:upper16:BUTTON_EXTI_LINE
 1169 0054 33F81230 		ldrh	r3, [r3, r2, lsl #1]
 1170 0058 BB60     		str	r3, [r7, #8]
 349:../src/hw_config.c ****     EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 1171              		.loc 2 349 0
 1172 005a 4FF00003 		mov	r3, #0
 1173 005e 3B73     		strb	r3, [r7, #12]
 350:../src/hw_config.c **** 	EXTI_InitStructure.EXTI_Trigger = BUTTON_EXTI_TRIGGER[Button];
 1174              		.loc 2 350 0
 1175 0060 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1176 0062 40F20003 		movw	r3, #:lower16:BUTTON_EXTI_TRIGGER
 1177 0066 C0F20003 		movt	r3, #:upper16:BUTTON_EXTI_TRIGGER
 1178 006a 9B5C     		ldrb	r3, [r3, r2]	@ zero_extendqisi2
 1179 006c 7B73     		strb	r3, [r7, #13]
 351:../src/hw_config.c ****     EXTI_InitStructure.EXTI_LineCmd = NewState;
 1180              		.loc 2 351 0
 1181 006e BB79     		ldrb	r3, [r7, #6]
 1182 0070 BB73     		strb	r3, [r7, #14]
 352:../src/hw_config.c ****     EXTI_Init(&EXTI_InitStructure);
 1183              		.loc 2 352 0
 1184 0072 07F10803 		add	r3, r7, #8
 1185 0076 1846     		mov	r0, r3
 1186 0078 FFF7FEFF 		bl	EXTI_Init
 353:../src/hw_config.c **** }
 1187              		.loc 2 353 0
 1188 007c 07F11007 		add	r7, r7, #16
 1189 0080 BD46     		mov	sp, r7
 1190 0082 80BD     		pop	{r7, pc}
 1191              		.cfi_endproc
 1192              	.LFE65:
 1194              		.section	.text.BUTTON_GetState,"ax",%progbits
 1195              		.align	2
 1196              		.global	BUTTON_GetState
 1197              		.thumb
 1198              		.thumb_func
 1200              	BUTTON_GetState:
 1201              	.LFB66:
 354:../src/hw_config.c **** 
 355:../src/hw_config.c **** /**
 356:../src/hw_config.c ****   * @brief  Returns the selected Button non-filtered state.
 357:../src/hw_config.c ****   * @param  Button: Specifies the Button to be checked.
 358:../src/hw_config.c ****   *   This parameter can be one of following parameters:
 359:../src/hw_config.c ****   *     @arg BUTTON1: Button1
 360:../src/hw_config.c ****   *     @arg BUTTON2: Button2
 361:../src/hw_config.c ****   * @retval Actual Button Pressed state.
 362:../src/hw_config.c ****   */
 363:../src/hw_config.c **** uint8_t BUTTON_GetState(Button_TypeDef Button)
 364:../src/hw_config.c **** {
 1202              		.loc 2 364 0
 1203              		.cfi_startproc
 1204              		@ args = 0, pretend = 0, frame = 8
 1205              		@ frame_needed = 1, uses_anonymous_args = 0
 1206 0000 80B5     		push	{r7, lr}
 1207              	.LCFI40:
 1208              		.cfi_def_cfa_offset 8
 1209              		.cfi_offset 7, -8
 1210              		.cfi_offset 14, -4
 1211 0002 82B0     		sub	sp, sp, #8
 1212              	.LCFI41:
 1213              		.cfi_def_cfa_offset 16
 1214 0004 00AF     		add	r7, sp, #0
 1215              	.LCFI42:
 1216              		.cfi_def_cfa_register 7
 1217 0006 0346     		mov	r3, r0
 1218 0008 FB71     		strb	r3, [r7, #7]
 365:../src/hw_config.c ****     return GPIO_ReadInputDataBit(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 1219              		.loc 2 365 0
 1220 000a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1221 000c 40F20003 		movw	r3, #:lower16:BUTTON_PORT
 1222 0010 C0F20003 		movt	r3, #:upper16:BUTTON_PORT
 1223 0014 53F82220 		ldr	r2, [r3, r2, lsl #2]
 1224 0018 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 1225 001a 40F20003 		movw	r3, #:lower16:BUTTON_PIN
 1226 001e C0F20003 		movt	r3, #:upper16:BUTTON_PIN
 1227 0022 33F81130 		ldrh	r3, [r3, r1, lsl #1]
 1228 0026 1046     		mov	r0, r2
 1229 0028 1946     		mov	r1, r3
 1230 002a FFF7FEFF 		bl	GPIO_ReadInputDataBit
 1231 002e 0346     		mov	r3, r0
 366:../src/hw_config.c **** }
 1232              		.loc 2 366 0
 1233 0030 1846     		mov	r0, r3
 1234 0032 07F10807 		add	r7, r7, #8
 1235 0036 BD46     		mov	sp, r7
 1236 0038 80BD     		pop	{r7, pc}
 1237              		.cfi_endproc
 1238              	.LFE66:
 1240 003a 00BF     		.section	.text.BUTTON_GetDebouncedState,"ax",%progbits
 1241              		.align	2
 1242              		.global	BUTTON_GetDebouncedState
 1243              		.thumb
 1244              		.thumb_func
 1246              	BUTTON_GetDebouncedState:
 1247              	.LFB67:
 367:../src/hw_config.c **** 
 368:../src/hw_config.c **** /**
 369:../src/hw_config.c ****   * @brief  Returns the selected Button filtered state.
 370:../src/hw_config.c ****   * @param  Button: Specifies the Button to be checked.
 371:../src/hw_config.c ****   *   This parameter can be one of following parameters:
 372:../src/hw_config.c ****   *     @arg BUTTON1: Button1
 373:../src/hw_config.c ****   *     @arg BUTTON2: Button2
 374:../src/hw_config.c ****   * @retval Button Debounced state.
 375:../src/hw_config.c ****   */
 376:../src/hw_config.c **** uint8_t BUTTON_GetDebouncedState(Button_TypeDef Button)
 377:../src/hw_config.c **** {
 1248              		.loc 2 377 0
 1249              		.cfi_startproc
 1250              		@ args = 0, pretend = 0, frame = 8
 1251              		@ frame_needed = 1, uses_anonymous_args = 0
 1252              		@ link register save eliminated.
 1253 0000 80B4     		push	{r7}
 1254              	.LCFI43:
 1255              		.cfi_def_cfa_offset 4
 1256              		.cfi_offset 7, -4
 1257 0002 83B0     		sub	sp, sp, #12
 1258              	.LCFI44:
 1259              		.cfi_def_cfa_offset 16
 1260 0004 00AF     		add	r7, sp, #0
 1261              	.LCFI45:
 1262              		.cfi_def_cfa_register 7
 1263 0006 0346     		mov	r3, r0
 1264 0008 FB71     		strb	r3, [r7, #7]
 378:../src/hw_config.c **** 	if(BUTTON_DEBOUNCED[BUTTON1] != 0x00)
 1265              		.loc 2 378 0
 1266 000a 40F20003 		movw	r3, #:lower16:BUTTON_DEBOUNCED
 1267 000e C0F20003 		movt	r3, #:upper16:BUTTON_DEBOUNCED
 1268 0012 1B78     		ldrb	r3, [r3, #0]
 1269 0014 DBB2     		uxtb	r3, r3
 1270 0016 002B     		cmp	r3, #0
 1271 0018 09D0     		beq	.L37
 379:../src/hw_config.c **** 	{
 380:../src/hw_config.c **** 		BUTTON_DEBOUNCED[BUTTON1] = 0x00;
 1272              		.loc 2 380 0
 1273 001a 40F20003 		movw	r3, #:lower16:BUTTON_DEBOUNCED
 1274 001e C0F20003 		movt	r3, #:upper16:BUTTON_DEBOUNCED
 1275 0022 4FF00002 		mov	r2, #0
 1276 0026 1A70     		strb	r2, [r3, #0]
 381:../src/hw_config.c **** 		return 0x01;
 1277              		.loc 2 381 0
 1278 0028 4FF00103 		mov	r3, #1
 1279 002c 01E0     		b	.L38
 1280              	.L37:
 382:../src/hw_config.c **** 	}
 383:../src/hw_config.c **** 	return 0x00;
 1281              		.loc 2 383 0
 1282 002e 4FF00003 		mov	r3, #0
 1283              	.L38:
 384:../src/hw_config.c **** }
 1284              		.loc 2 384 0
 1285 0032 1846     		mov	r0, r3
 1286 0034 07F10C07 		add	r7, r7, #12
 1287 0038 BD46     		mov	sp, r7
 1288 003a 80BC     		pop	{r7}
 1289 003c 7047     		bx	lr
 1290              		.cfi_endproc
 1291              	.LFE67:
 1293 003e 00BF     		.section	.text.CC3000_WIFI_Init,"ax",%progbits
 1294              		.align	2
 1295              		.global	CC3000_WIFI_Init
 1296              		.thumb
 1297              		.thumb_func
 1299              	CC3000_WIFI_Init:
 1300              	.LFB68:
 385:../src/hw_config.c **** 
 386:../src/hw_config.c **** /**
 387:../src/hw_config.c ****  * @brief  Initialize the CC3000 - CS and ENABLE lines.
 388:../src/hw_config.c ****  * @param  None
 389:../src/hw_config.c ****  * @retval None
 390:../src/hw_config.c ****  */
 391:../src/hw_config.c **** void CC3000_WIFI_Init(void)
 392:../src/hw_config.c **** {
 1301              		.loc 2 392 0
 1302              		.cfi_startproc
 1303              		@ args = 0, pretend = 0, frame = 8
 1304              		@ frame_needed = 1, uses_anonymous_args = 0
 1305 0000 80B5     		push	{r7, lr}
 1306              	.LCFI46:
 1307              		.cfi_def_cfa_offset 8
 1308              		.cfi_offset 7, -8
 1309              		.cfi_offset 14, -4
 1310 0002 82B0     		sub	sp, sp, #8
 1311              	.LCFI47:
 1312              		.cfi_def_cfa_offset 16
 1313 0004 00AF     		add	r7, sp, #0
 1314              	.LCFI48:
 1315              		.cfi_def_cfa_register 7
 393:../src/hw_config.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
 394:../src/hw_config.c **** 
 395:../src/hw_config.c **** 	/* CC3000_WIFI_CS_GPIO and CC3000_WIFI_EN_GPIO Peripheral clock enable */
 396:../src/hw_config.c **** 	RCC_APB2PeriphClockCmd(CC3000_WIFI_CS_GPIO_CLK | CC3000_WIFI_EN_GPIO_CLK, ENABLE);
 1316              		.loc 2 396 0
 1317 0006 4FF00800 		mov	r0, #8
 1318 000a 4FF00101 		mov	r1, #1
 1319 000e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 397:../src/hw_config.c **** 
 398:../src/hw_config.c **** 	/* Configure CC3000_WIFI pins: CS */
 399:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Pin = CC3000_WIFI_CS_PIN;
 1320              		.loc 2 399 0
 1321 0012 4FF48053 		mov	r3, #4096
 1322 0016 BB80     		strh	r3, [r7, #4]	@ movhi
 400:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 1323              		.loc 2 400 0
 1324 0018 4FF00303 		mov	r3, #3
 1325 001c BB71     		strb	r3, [r7, #6]
 401:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 1326              		.loc 2 401 0
 1327 001e 4FF01003 		mov	r3, #16
 1328 0022 FB71     		strb	r3, [r7, #7]
 402:../src/hw_config.c **** 	GPIO_Init(CC3000_WIFI_CS_GPIO_PORT, &GPIO_InitStructure);
 1329              		.loc 2 402 0
 1330 0024 07F10403 		add	r3, r7, #4
 1331 0028 4FF44060 		mov	r0, #3072
 1332 002c C4F20100 		movt	r0, 16385
 1333 0030 1946     		mov	r1, r3
 1334 0032 FFF7FEFF 		bl	GPIO_Init
 403:../src/hw_config.c **** 
 404:../src/hw_config.c **** 	/* Deselect CC3000 */
 405:../src/hw_config.c **** 	CC3000_CS_HIGH();
 1335              		.loc 2 405 0
 1336 0036 4FF44060 		mov	r0, #3072
 1337 003a C4F20100 		movt	r0, 16385
 1338 003e 4FF48051 		mov	r1, #4096
 1339 0042 FFF7FEFF 		bl	GPIO_SetBits
 406:../src/hw_config.c **** 
 407:../src/hw_config.c **** 	/* Configure CC3000_WIFI pins: Enable */
 408:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Pin = CC3000_WIFI_EN_PIN;
 1340              		.loc 2 408 0
 1341 0046 4FF48073 		mov	r3, #256
 1342 004a BB80     		strh	r3, [r7, #4]	@ movhi
 409:../src/hw_config.c **** 	GPIO_Init(CC3000_WIFI_EN_GPIO_PORT, &GPIO_InitStructure);
 1343              		.loc 2 409 0
 1344 004c 07F10403 		add	r3, r7, #4
 1345 0050 4FF44060 		mov	r0, #3072
 1346 0054 C4F20100 		movt	r0, 16385
 1347 0058 1946     		mov	r1, r3
 1348 005a FFF7FEFF 		bl	GPIO_Init
 410:../src/hw_config.c **** 
 411:../src/hw_config.c **** 	/* Disable CC3000 */
 412:../src/hw_config.c **** 	CC3000_Write_Enable_Pin(WLAN_DISABLE);
 1349              		.loc 2 412 0
 1350 005e 4FF00000 		mov	r0, #0
 1351 0062 FFF7FEFF 		bl	CC3000_Write_Enable_Pin
 413:../src/hw_config.c **** }
 1352              		.loc 2 413 0
 1353 0066 07F10807 		add	r7, r7, #8
 1354 006a BD46     		mov	sp, r7
 1355 006c 80BD     		pop	{r7, pc}
 1356              		.cfi_endproc
 1357              	.LFE68:
 1359 006e 00BF     		.section	.text.CC3000_SPI_Init,"ax",%progbits
 1360              		.align	2
 1361              		.global	CC3000_SPI_Init
 1362              		.thumb
 1363              		.thumb_func
 1365              	CC3000_SPI_Init:
 1366              	.LFB69:
 414:../src/hw_config.c **** 
 415:../src/hw_config.c **** /**
 416:../src/hw_config.c ****  * @brief  Initialize and configure the SPI peripheral used by CC3000.
 417:../src/hw_config.c ****  * @param  None
 418:../src/hw_config.c ****  * @retval None
 419:../src/hw_config.c ****  */
 420:../src/hw_config.c **** void CC3000_SPI_Init(void)
 421:../src/hw_config.c **** {
 1367              		.loc 2 421 0
 1368              		.cfi_startproc
 1369              		@ args = 0, pretend = 0, frame = 24
 1370              		@ frame_needed = 1, uses_anonymous_args = 0
 1371 0000 80B5     		push	{r7, lr}
 1372              	.LCFI49:
 1373              		.cfi_def_cfa_offset 8
 1374              		.cfi_offset 7, -8
 1375              		.cfi_offset 14, -4
 1376 0002 86B0     		sub	sp, sp, #24
 1377              	.LCFI50:
 1378              		.cfi_def_cfa_offset 32
 1379 0004 00AF     		add	r7, sp, #0
 1380              	.LCFI51:
 1381              		.cfi_def_cfa_register 7
 422:../src/hw_config.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
 423:../src/hw_config.c **** 	SPI_InitTypeDef SPI_InitStructure;
 424:../src/hw_config.c **** 
 425:../src/hw_config.c **** 	/* CC3000_SPI_SCK_GPIO, CC3000_SPI_MOSI_GPIO and CC3000_SPI_MISO_GPIO Peripheral clock enable */
 426:../src/hw_config.c **** 	RCC_APB2PeriphClockCmd(CC3000_SPI_SCK_GPIO_CLK | CC3000_SPI_MOSI_GPIO_CLK | CC3000_SPI_MISO_GPIO_C
 1382              		.loc 2 426 0
 1383 0006 4FF00800 		mov	r0, #8
 1384 000a 4FF00101 		mov	r1, #1
 1385 000e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 427:../src/hw_config.c **** 
 428:../src/hw_config.c **** 	/* CC3000_SPI Peripheral clock enable */
 429:../src/hw_config.c **** 	CC3000_SPI_CLK_CMD(CC3000_SPI_CLK, ENABLE);
 1386              		.loc 2 429 0
 1387 0012 4FF48040 		mov	r0, #16384
 1388 0016 4FF00101 		mov	r1, #1
 1389 001a FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 430:../src/hw_config.c **** 
 431:../src/hw_config.c **** 	/* Configure CC3000_SPI pins: SCK */
 432:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Pin = CC3000_SPI_SCK_PIN;
 1390              		.loc 2 432 0
 1391 001e 4FF40053 		mov	r3, #8192
 1392 0022 BB82     		strh	r3, [r7, #20]	@ movhi
 433:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 1393              		.loc 2 433 0
 1394 0024 4FF00103 		mov	r3, #1
 1395 0028 BB75     		strb	r3, [r7, #22]
 434:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 1396              		.loc 2 434 0
 1397 002a 4FF01803 		mov	r3, #24
 1398 002e FB75     		strb	r3, [r7, #23]
 435:../src/hw_config.c **** 	GPIO_Init(CC3000_SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 1399              		.loc 2 435 0
 1400 0030 07F11403 		add	r3, r7, #20
 1401 0034 4FF44060 		mov	r0, #3072
 1402 0038 C4F20100 		movt	r0, 16385
 1403 003c 1946     		mov	r1, r3
 1404 003e FFF7FEFF 		bl	GPIO_Init
 436:../src/hw_config.c **** 
 437:../src/hw_config.c **** 	/* Configure CC3000_SPI pins: MOSI */
 438:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Pin = CC3000_SPI_MOSI_PIN;
 1405              		.loc 2 438 0
 1406 0042 4FF40043 		mov	r3, #32768
 1407 0046 BB82     		strh	r3, [r7, #20]	@ movhi
 439:../src/hw_config.c **** 	GPIO_Init(CC3000_SPI_MOSI_GPIO_PORT, &GPIO_InitStructure);
 1408              		.loc 2 439 0
 1409 0048 07F11403 		add	r3, r7, #20
 1410 004c 4FF44060 		mov	r0, #3072
 1411 0050 C4F20100 		movt	r0, 16385
 1412 0054 1946     		mov	r1, r3
 1413 0056 FFF7FEFF 		bl	GPIO_Init
 440:../src/hw_config.c **** 
 441:../src/hw_config.c **** 	/* Configure CC3000_SPI pins: MISO */
 442:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Pin = CC3000_SPI_MISO_PIN;
 1414              		.loc 2 442 0
 1415 005a 4FF48043 		mov	r3, #16384
 1416 005e BB82     		strh	r3, [r7, #20]	@ movhi
 443:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 1417              		.loc 2 443 0
 1418 0060 4FF00403 		mov	r3, #4
 1419 0064 FB75     		strb	r3, [r7, #23]
 444:../src/hw_config.c **** 	GPIO_Init(CC3000_SPI_MISO_GPIO_PORT, &GPIO_InitStructure);
 1420              		.loc 2 444 0
 1421 0066 07F11403 		add	r3, r7, #20
 1422 006a 4FF44060 		mov	r0, #3072
 1423 006e C4F20100 		movt	r0, 16385
 1424 0072 1946     		mov	r1, r3
 1425 0074 FFF7FEFF 		bl	GPIO_Init
 445:../src/hw_config.c **** 
 446:../src/hw_config.c **** 	/* CC3000_SPI Config */
 447:../src/hw_config.c **** 	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 1426              		.loc 2 447 0
 1427 0078 4FF00003 		mov	r3, #0
 1428 007c 3B80     		strh	r3, [r7, #0]	@ movhi
 448:../src/hw_config.c **** 	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 1429              		.loc 2 448 0
 1430 007e 4FF48273 		mov	r3, #260
 1431 0082 7B80     		strh	r3, [r7, #2]	@ movhi
 449:../src/hw_config.c **** 	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 1432              		.loc 2 449 0
 1433 0084 4FF00003 		mov	r3, #0
 1434 0088 BB80     		strh	r3, [r7, #4]	@ movhi
 450:../src/hw_config.c **** 	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 1435              		.loc 2 450 0
 1436 008a 4FF00003 		mov	r3, #0
 1437 008e FB80     		strh	r3, [r7, #6]	@ movhi
 451:../src/hw_config.c **** 	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 1438              		.loc 2 451 0
 1439 0090 4FF00103 		mov	r3, #1
 1440 0094 3B81     		strh	r3, [r7, #8]	@ movhi
 452:../src/hw_config.c **** 	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 1441              		.loc 2 452 0
 1442 0096 4FF40073 		mov	r3, #512
 1443 009a 7B81     		strh	r3, [r7, #10]	@ movhi
 453:../src/hw_config.c **** 	SPI_InitStructure.SPI_BaudRatePrescaler = CC3000_SPI_BAUDRATE_PRESCALER;
 1444              		.loc 2 453 0
 1445 009c 4FF02003 		mov	r3, #32
 1446 00a0 BB81     		strh	r3, [r7, #12]	@ movhi
 454:../src/hw_config.c **** 	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 1447              		.loc 2 454 0
 1448 00a2 4FF00003 		mov	r3, #0
 1449 00a6 FB81     		strh	r3, [r7, #14]	@ movhi
 455:../src/hw_config.c **** 	SPI_InitStructure.SPI_CRCPolynomial = 7;
 1450              		.loc 2 455 0
 1451 00a8 4FF00703 		mov	r3, #7
 1452 00ac 3B82     		strh	r3, [r7, #16]	@ movhi
 456:../src/hw_config.c **** 	SPI_Init(CC3000_SPI, &SPI_InitStructure);
 1453              		.loc 2 456 0
 1454 00ae 3B46     		mov	r3, r7
 1455 00b0 4FF46050 		mov	r0, #14336
 1456 00b4 C4F20000 		movt	r0, 16384
 1457 00b8 1946     		mov	r1, r3
 1458 00ba FFF7FEFF 		bl	SPI_Init
 457:../src/hw_config.c **** }
 1459              		.loc 2 457 0
 1460 00be 07F11807 		add	r7, r7, #24
 1461 00c2 BD46     		mov	sp, r7
 1462 00c4 80BD     		pop	{r7, pc}
 1463              		.cfi_endproc
 1464              	.LFE69:
 1466              		.section	.text.CC3000_DMA_Config,"ax",%progbits
 1467              		.align	2
 1468              		.global	CC3000_DMA_Config
 1469              		.thumb
 1470              		.thumb_func
 1472              	CC3000_DMA_Config:
 1473              	.LFB70:
 458:../src/hw_config.c **** 
 459:../src/hw_config.c **** /**
 460:../src/hw_config.c ****  * @brief  Configure the DMA Peripheral used to handle CC3000 communication via SPI.
 461:../src/hw_config.c ****  * @param  None
 462:../src/hw_config.c ****  * @retval None
 463:../src/hw_config.c ****  */
 464:../src/hw_config.c **** void CC3000_DMA_Config(CC3000_DMADirection_TypeDef Direction, uint8_t* buffer, uint16_t NumData)
 465:../src/hw_config.c **** {
 1474              		.loc 2 465 0
 1475              		.cfi_startproc
 1476              		@ args = 0, pretend = 0, frame = 56
 1477              		@ frame_needed = 1, uses_anonymous_args = 0
 1478 0000 80B5     		push	{r7, lr}
 1479              	.LCFI52:
 1480              		.cfi_def_cfa_offset 8
 1481              		.cfi_offset 7, -8
 1482              		.cfi_offset 14, -4
 1483 0002 8EB0     		sub	sp, sp, #56
 1484              	.LCFI53:
 1485              		.cfi_def_cfa_offset 64
 1486 0004 00AF     		add	r7, sp, #0
 1487              	.LCFI54:
 1488              		.cfi_def_cfa_register 7
 1489 0006 3960     		str	r1, [r7, #0]
 1490 0008 1346     		mov	r3, r2
 1491 000a 0246     		mov	r2, r0
 1492 000c FA71     		strb	r2, [r7, #7]
 1493 000e BB80     		strh	r3, [r7, #4]	@ movhi
 466:../src/hw_config.c **** 	DMA_InitTypeDef DMA_InitStructure;
 467:../src/hw_config.c **** 
 468:../src/hw_config.c **** 	RCC_AHBPeriphClockCmd(CC3000_SPI_DMA_CLK, ENABLE);
 1494              		.loc 2 468 0
 1495 0010 4FF00100 		mov	r0, #1
 1496 0014 4FF00101 		mov	r1, #1
 1497 0018 FFF7FEFF 		bl	RCC_AHBPeriphClockCmd
 469:../src/hw_config.c **** 
 470:../src/hw_config.c **** 	DMA_InitStructure.DMA_PeripheralBaseAddr = CC3000_SPI_DR_BASE;
 1498              		.loc 2 470 0
 1499 001c 43F60C03 		movw	r3, #14348
 1500 0020 C4F20003 		movt	r3, 16384
 1501 0024 FB60     		str	r3, [r7, #12]
 471:../src/hw_config.c **** 	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) buffer;
 1502              		.loc 2 471 0
 1503 0026 3B68     		ldr	r3, [r7, #0]
 1504 0028 3B61     		str	r3, [r7, #16]
 472:../src/hw_config.c **** 	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 1505              		.loc 2 472 0
 1506 002a 4FF00003 		mov	r3, #0
 1507 002e FB61     		str	r3, [r7, #28]
 473:../src/hw_config.c **** 	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 1508              		.loc 2 473 0
 1509 0030 4FF08003 		mov	r3, #128
 1510 0034 3B62     		str	r3, [r7, #32]
 474:../src/hw_config.c **** 	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 1511              		.loc 2 474 0
 1512 0036 4FF00003 		mov	r3, #0
 1513 003a 7B62     		str	r3, [r7, #36]
 475:../src/hw_config.c **** 	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 1514              		.loc 2 475 0
 1515 003c 4FF00003 		mov	r3, #0
 1516 0040 BB62     		str	r3, [r7, #40]
 476:../src/hw_config.c **** 	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 1517              		.loc 2 476 0
 1518 0042 4FF00003 		mov	r3, #0
 1519 0046 FB62     		str	r3, [r7, #44]
 477:../src/hw_config.c **** 	DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 1520              		.loc 2 477 0
 1521 0048 4FF44053 		mov	r3, #12288
 1522 004c 3B63     		str	r3, [r7, #48]
 478:../src/hw_config.c **** 	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 1523              		.loc 2 478 0
 1524 004e 4FF00003 		mov	r3, #0
 1525 0052 7B63     		str	r3, [r7, #52]
 479:../src/hw_config.c **** 
 480:../src/hw_config.c **** 	/* DMA used for Reception */
 481:../src/hw_config.c **** 	if (Direction == CC3000_DMA_RX)
 1526              		.loc 2 481 0
 1527 0054 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1528 0056 012B     		cmp	r3, #1
 1529 0058 14D1     		bne	.L42
 482:../src/hw_config.c **** 	{
 483:../src/hw_config.c **** 		DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 1530              		.loc 2 483 0
 1531 005a 4FF00003 		mov	r3, #0
 1532 005e 7B61     		str	r3, [r7, #20]
 484:../src/hw_config.c **** 		DMA_InitStructure.DMA_BufferSize = NumData;
 1533              		.loc 2 484 0
 1534 0060 BB88     		ldrh	r3, [r7, #4]
 1535 0062 BB61     		str	r3, [r7, #24]
 485:../src/hw_config.c **** 		DMA_DeInit(CC3000_SPI_RX_DMA_CHANNEL );
 1536              		.loc 2 485 0
 1537 0064 4FF04400 		mov	r0, #68
 1538 0068 C4F20200 		movt	r0, 16386
 1539 006c FFF7FEFF 		bl	DMA_DeInit
 486:../src/hw_config.c **** 		DMA_Init(CC3000_SPI_RX_DMA_CHANNEL, &DMA_InitStructure);
 1540              		.loc 2 486 0
 1541 0070 07F10C03 		add	r3, r7, #12
 1542 0074 4FF04400 		mov	r0, #68
 1543 0078 C4F20200 		movt	r0, 16386
 1544 007c 1946     		mov	r1, r3
 1545 007e FFF7FEFF 		bl	DMA_Init
 1546 0082 16E0     		b	.L41
 1547              	.L42:
 487:../src/hw_config.c **** 	}
 488:../src/hw_config.c **** 	/* DMA used for Transmission */
 489:../src/hw_config.c **** 	else if (Direction == CC3000_DMA_TX)
 1548              		.loc 2 489 0
 1549 0084 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1550 0086 002B     		cmp	r3, #0
 1551 0088 13D1     		bne	.L41
 490:../src/hw_config.c **** 	{
 491:../src/hw_config.c **** 		DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 1552              		.loc 2 491 0
 1553 008a 4FF01003 		mov	r3, #16
 1554 008e 7B61     		str	r3, [r7, #20]
 492:../src/hw_config.c **** 		DMA_InitStructure.DMA_BufferSize = NumData;
 1555              		.loc 2 492 0
 1556 0090 BB88     		ldrh	r3, [r7, #4]
 1557 0092 BB61     		str	r3, [r7, #24]
 493:../src/hw_config.c **** 		DMA_DeInit(CC3000_SPI_TX_DMA_CHANNEL );
 1558              		.loc 2 493 0
 1559 0094 4FF05800 		mov	r0, #88
 1560 0098 C4F20200 		movt	r0, 16386
 1561 009c FFF7FEFF 		bl	DMA_DeInit
 494:../src/hw_config.c **** 		DMA_Init(CC3000_SPI_TX_DMA_CHANNEL, &DMA_InitStructure);
 1562              		.loc 2 494 0
 1563 00a0 07F10C03 		add	r3, r7, #12
 1564 00a4 4FF05800 		mov	r0, #88
 1565 00a8 C4F20200 		movt	r0, 16386
 1566 00ac 1946     		mov	r1, r3
 1567 00ae FFF7FEFF 		bl	DMA_Init
 1568              	.L41:
 495:../src/hw_config.c **** 	}
 496:../src/hw_config.c **** }
 1569              		.loc 2 496 0
 1570 00b2 07F13807 		add	r7, r7, #56
 1571 00b6 BD46     		mov	sp, r7
 1572 00b8 80BD     		pop	{r7, pc}
 1573              		.cfi_endproc
 1574              	.LFE70:
 1576 00ba 00BF     		.section	.text.CC3000_SPI_DMA_Init,"ax",%progbits
 1577              		.align	2
 1578              		.global	CC3000_SPI_DMA_Init
 1579              		.thumb
 1580              		.thumb_func
 1582              	CC3000_SPI_DMA_Init:
 1583              	.LFB71:
 497:../src/hw_config.c **** 
 498:../src/hw_config.c **** void CC3000_SPI_DMA_Init(void)
 499:../src/hw_config.c **** {
 1584              		.loc 2 499 0
 1585              		.cfi_startproc
 1586              		@ args = 0, pretend = 0, frame = 8
 1587              		@ frame_needed = 1, uses_anonymous_args = 0
 1588 0000 80B5     		push	{r7, lr}
 1589              	.LCFI55:
 1590              		.cfi_def_cfa_offset 8
 1591              		.cfi_offset 7, -8
 1592              		.cfi_offset 14, -4
 1593 0002 82B0     		sub	sp, sp, #8
 1594              	.LCFI56:
 1595              		.cfi_def_cfa_offset 16
 1596 0004 00AF     		add	r7, sp, #0
 1597              	.LCFI57:
 1598              		.cfi_def_cfa_register 7
 500:../src/hw_config.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
 501:../src/hw_config.c **** 
 502:../src/hw_config.c **** 	/* Configure and enable SPI DMA TX Channel interrupt */
 503:../src/hw_config.c **** 	NVIC_InitStructure.NVIC_IRQChannel = CC3000_SPI_TX_DMA_IRQn;
 1599              		.loc 2 503 0
 1600 0006 4FF00F03 		mov	r3, #15
 1601 000a 3B71     		strb	r3, [r7, #4]
 504:../src/hw_config.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x00;
 1602              		.loc 2 504 0
 1603 000c 4FF00003 		mov	r3, #0
 1604 0010 7B71     		strb	r3, [r7, #5]
 505:../src/hw_config.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x00;
 1605              		.loc 2 505 0
 1606 0012 4FF00003 		mov	r3, #0
 1607 0016 BB71     		strb	r3, [r7, #6]
 506:../src/hw_config.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 1608              		.loc 2 506 0
 1609 0018 4FF00103 		mov	r3, #1
 1610 001c FB71     		strb	r3, [r7, #7]
 507:../src/hw_config.c **** 	NVIC_Init(&NVIC_InitStructure);
 1611              		.loc 2 507 0
 1612 001e 07F10403 		add	r3, r7, #4
 1613 0022 1846     		mov	r0, r3
 1614 0024 FFF7FEFF 		bl	NVIC_Init
 508:../src/hw_config.c **** 
 509:../src/hw_config.c **** 	CC3000_SPI_Init();
 1615              		.loc 2 509 0
 1616 0028 FFF7FEFF 		bl	CC3000_SPI_Init
 510:../src/hw_config.c **** 
 511:../src/hw_config.c **** 	/* Configure DMA Peripheral but don't send data*/
 512:../src/hw_config.c **** 	CC3000_DMA_Config(CC3000_DMA_RX, (uint8_t*) wlan_rx_buffer, 0);
 1617              		.loc 2 512 0
 1618 002c 4FF00100 		mov	r0, #1
 1619 0030 40F20001 		movw	r1, #:lower16:wlan_rx_buffer
 1620 0034 C0F20001 		movt	r1, #:upper16:wlan_rx_buffer
 1621 0038 4FF00002 		mov	r2, #0
 1622 003c FFF7FEFF 		bl	CC3000_DMA_Config
 513:../src/hw_config.c **** 	CC3000_DMA_Config(CC3000_DMA_TX, (uint8_t*) wlan_tx_buffer, 0);
 1623              		.loc 2 513 0
 1624 0040 4FF00000 		mov	r0, #0
 1625 0044 40F20001 		movw	r1, #:lower16:wlan_tx_buffer
 1626 0048 C0F20001 		movt	r1, #:upper16:wlan_tx_buffer
 1627 004c 4FF00002 		mov	r2, #0
 1628 0050 FFF7FEFF 		bl	CC3000_DMA_Config
 514:../src/hw_config.c **** 
 515:../src/hw_config.c **** 	/* Enable SPI DMA TX Channel Transfer Complete Interrupt */
 516:../src/hw_config.c **** 	DMA_ITConfig(CC3000_SPI_TX_DMA_CHANNEL, DMA_IT_TC, ENABLE);
 1629              		.loc 2 516 0
 1630 0054 4FF05800 		mov	r0, #88
 1631 0058 C4F20200 		movt	r0, 16386
 1632 005c 4FF00201 		mov	r1, #2
 1633 0060 4FF00102 		mov	r2, #1
 1634 0064 FFF7FEFF 		bl	DMA_ITConfig
 517:../src/hw_config.c **** 
 518:../src/hw_config.c **** 	/* Enable SPI DMA request */
 519:../src/hw_config.c **** 	SPI_I2S_DMACmd(CC3000_SPI, SPI_I2S_DMAReq_Rx, ENABLE);
 1635              		.loc 2 519 0
 1636 0068 4FF46050 		mov	r0, #14336
 1637 006c C4F20000 		movt	r0, 16384
 1638 0070 4FF00101 		mov	r1, #1
 1639 0074 4FF00102 		mov	r2, #1
 1640 0078 FFF7FEFF 		bl	SPI_I2S_DMACmd
 520:../src/hw_config.c **** 	SPI_I2S_DMACmd(CC3000_SPI, SPI_I2S_DMAReq_Tx, ENABLE);
 1641              		.loc 2 520 0
 1642 007c 4FF46050 		mov	r0, #14336
 1643 0080 C4F20000 		movt	r0, 16384
 1644 0084 4FF00201 		mov	r1, #2
 1645 0088 4FF00102 		mov	r2, #1
 1646 008c FFF7FEFF 		bl	SPI_I2S_DMACmd
 521:../src/hw_config.c **** 
 522:../src/hw_config.c **** 	/* Enable CC3000_SPI */
 523:../src/hw_config.c **** 	SPI_Cmd(CC3000_SPI, ENABLE);
 1647              		.loc 2 523 0
 1648 0090 4FF46050 		mov	r0, #14336
 1649 0094 C4F20000 		movt	r0, 16384
 1650 0098 4FF00101 		mov	r1, #1
 1651 009c FFF7FEFF 		bl	SPI_Cmd
 524:../src/hw_config.c **** 
 525:../src/hw_config.c **** 	/* Enable DMA RX Channel */
 526:../src/hw_config.c **** 	DMA_Cmd(CC3000_SPI_RX_DMA_CHANNEL, ENABLE);
 1652              		.loc 2 526 0
 1653 00a0 4FF04400 		mov	r0, #68
 1654 00a4 C4F20200 		movt	r0, 16386
 1655 00a8 4FF00101 		mov	r1, #1
 1656 00ac FFF7FEFF 		bl	DMA_Cmd
 527:../src/hw_config.c **** 	/* Enable DMA TX Channel */
 528:../src/hw_config.c **** 	DMA_Cmd(CC3000_SPI_TX_DMA_CHANNEL, ENABLE);
 1657              		.loc 2 528 0
 1658 00b0 4FF05800 		mov	r0, #88
 1659 00b4 C4F20200 		movt	r0, 16386
 1660 00b8 4FF00101 		mov	r1, #1
 1661 00bc FFF7FEFF 		bl	DMA_Cmd
 529:../src/hw_config.c **** }
 1662              		.loc 2 529 0
 1663 00c0 07F10807 		add	r7, r7, #8
 1664 00c4 BD46     		mov	sp, r7
 1665 00c6 80BD     		pop	{r7, pc}
 1666              		.cfi_endproc
 1667              	.LFE71:
 1669              		.section	.text.CC3000_SPI_DMA_Channels,"ax",%progbits
 1670              		.align	2
 1671              		.global	CC3000_SPI_DMA_Channels
 1672              		.thumb
 1673              		.thumb_func
 1675              	CC3000_SPI_DMA_Channels:
 1676              	.LFB72:
 530:../src/hw_config.c **** 
 531:../src/hw_config.c **** void CC3000_SPI_DMA_Channels(FunctionalState NewState)
 532:../src/hw_config.c **** {
 1677              		.loc 2 532 0
 1678              		.cfi_startproc
 1679              		@ args = 0, pretend = 0, frame = 8
 1680              		@ frame_needed = 1, uses_anonymous_args = 0
 1681 0000 80B5     		push	{r7, lr}
 1682              	.LCFI58:
 1683              		.cfi_def_cfa_offset 8
 1684              		.cfi_offset 7, -8
 1685              		.cfi_offset 14, -4
 1686 0002 82B0     		sub	sp, sp, #8
 1687              	.LCFI59:
 1688              		.cfi_def_cfa_offset 16
 1689 0004 00AF     		add	r7, sp, #0
 1690              	.LCFI60:
 1691              		.cfi_def_cfa_register 7
 1692 0006 0346     		mov	r3, r0
 1693 0008 FB71     		strb	r3, [r7, #7]
 533:../src/hw_config.c **** 	/* Enable/Disable DMA RX Channel */
 534:../src/hw_config.c **** 	DMA_Cmd(CC3000_SPI_RX_DMA_CHANNEL, NewState);
 1694              		.loc 2 534 0
 1695 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1696 000c 4FF04400 		mov	r0, #68
 1697 0010 C4F20200 		movt	r0, 16386
 1698 0014 1946     		mov	r1, r3
 1699 0016 FFF7FEFF 		bl	DMA_Cmd
 535:../src/hw_config.c **** 	/* Enable/Disable DMA TX Channel */
 536:../src/hw_config.c **** 	DMA_Cmd(CC3000_SPI_TX_DMA_CHANNEL, NewState);
 1700              		.loc 2 536 0
 1701 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1702 001c 4FF05800 		mov	r0, #88
 1703 0020 C4F20200 		movt	r0, 16386
 1704 0024 1946     		mov	r1, r3
 1705 0026 FFF7FEFF 		bl	DMA_Cmd
 537:../src/hw_config.c **** }
 1706              		.loc 2 537 0
 1707 002a 07F10807 		add	r7, r7, #8
 1708 002e BD46     		mov	sp, r7
 1709 0030 80BD     		pop	{r7, pc}
 1710              		.cfi_endproc
 1711              	.LFE72:
 1713 0032 00BF     		.section	.text.CC3000_Read_Interrupt_Pin,"ax",%progbits
 1714              		.align	2
 1715              		.global	CC3000_Read_Interrupt_Pin
 1716              		.thumb
 1717              		.thumb_func
 1719              	CC3000_Read_Interrupt_Pin:
 1720              	.LFB73:
 538:../src/hw_config.c **** 
 539:../src/hw_config.c **** /* CC3000 Hardware related callbacks passed to wlan_init */
 540:../src/hw_config.c **** long CC3000_Read_Interrupt_Pin(void)
 541:../src/hw_config.c **** {
 1721              		.loc 2 541 0
 1722              		.cfi_startproc
 1723              		@ args = 0, pretend = 0, frame = 0
 1724              		@ frame_needed = 1, uses_anonymous_args = 0
 1725 0000 80B5     		push	{r7, lr}
 1726              	.LCFI61:
 1727              		.cfi_def_cfa_offset 8
 1728              		.cfi_offset 7, -8
 1729              		.cfi_offset 14, -4
 1730 0002 00AF     		add	r7, sp, #0
 1731              	.LCFI62:
 1732              		.cfi_def_cfa_register 7
 542:../src/hw_config.c **** 	return GPIO_ReadInputDataBit(CC3000_WIFI_INT_GPIO_PORT, CC3000_WIFI_INT_PIN );
 1733              		.loc 2 542 0
 1734 0004 4FF44060 		mov	r0, #3072
 1735 0008 C4F20100 		movt	r0, 16385
 1736 000c 4FF40061 		mov	r1, #2048
 1737 0010 FFF7FEFF 		bl	GPIO_ReadInputDataBit
 1738 0014 0346     		mov	r3, r0
 543:../src/hw_config.c **** }
 1739              		.loc 2 543 0
 1740 0016 1846     		mov	r0, r3
 1741 0018 80BD     		pop	{r7, pc}
 1742              		.cfi_endproc
 1743              	.LFE73:
 1745 001a 00BF     		.section	.text.CC3000_Interrupt_Enable,"ax",%progbits
 1746              		.align	2
 1747              		.global	CC3000_Interrupt_Enable
 1748              		.thumb
 1749              		.thumb_func
 1751              	CC3000_Interrupt_Enable:
 1752              	.LFB74:
 544:../src/hw_config.c **** 
 545:../src/hw_config.c **** void CC3000_Interrupt_Enable(void)
 546:../src/hw_config.c **** {
 1753              		.loc 2 546 0
 1754              		.cfi_startproc
 1755              		@ args = 0, pretend = 0, frame = 16
 1756              		@ frame_needed = 1, uses_anonymous_args = 0
 1757 0000 80B5     		push	{r7, lr}
 1758              	.LCFI63:
 1759              		.cfi_def_cfa_offset 8
 1760              		.cfi_offset 7, -8
 1761              		.cfi_offset 14, -4
 1762 0002 84B0     		sub	sp, sp, #16
 1763              	.LCFI64:
 1764              		.cfi_def_cfa_offset 24
 1765 0004 00AF     		add	r7, sp, #0
 1766              	.LCFI65:
 1767              		.cfi_def_cfa_register 7
 547:../src/hw_config.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
 548:../src/hw_config.c **** 	EXTI_InitTypeDef EXTI_InitStructure;
 549:../src/hw_config.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
 550:../src/hw_config.c **** 
 551:../src/hw_config.c **** 	/* CC3000_WIFI_INT_GPIO and AFIO Peripheral clock enable */
 552:../src/hw_config.c **** 	RCC_APB2PeriphClockCmd(CC3000_WIFI_INT_GPIO_CLK | RCC_APB2Periph_AFIO, ENABLE);
 1768              		.loc 2 552 0
 1769 0006 4FF00900 		mov	r0, #9
 1770 000a 4FF00101 		mov	r1, #1
 1771 000e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 553:../src/hw_config.c **** 
 554:../src/hw_config.c **** 	/* Configure CC3000_WIFI pins: Interrupt */
 555:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Pin = CC3000_WIFI_INT_PIN;
 1772              		.loc 2 555 0
 1773 0012 4FF40063 		mov	r3, #2048
 1774 0016 BB81     		strh	r3, [r7, #12]	@ movhi
 556:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 1775              		.loc 2 556 0
 1776 0018 4FF04803 		mov	r3, #72
 1777 001c FB73     		strb	r3, [r7, #15]
 557:../src/hw_config.c **** 	GPIO_Init(CC3000_WIFI_INT_GPIO_PORT, &GPIO_InitStructure);
 1778              		.loc 2 557 0
 1779 001e 07F10C03 		add	r3, r7, #12
 1780 0022 4FF44060 		mov	r0, #3072
 1781 0026 C4F20100 		movt	r0, 16385
 1782 002a 1946     		mov	r1, r3
 1783 002c FFF7FEFF 		bl	GPIO_Init
 558:../src/hw_config.c **** 
 559:../src/hw_config.c **** 	/* Select the CC3000_WIFI_INT GPIO pin used as EXTI Line */
 560:../src/hw_config.c **** 	GPIO_EXTILineConfig(CC3000_WIFI_INT_EXTI_PORT_SOURCE, CC3000_WIFI_INT_EXTI_PIN_SOURCE );
 1784              		.loc 2 560 0
 1785 0030 4FF00100 		mov	r0, #1
 1786 0034 4FF00B01 		mov	r1, #11
 1787 0038 FFF7FEFF 		bl	GPIO_EXTILineConfig
 561:../src/hw_config.c **** 
 562:../src/hw_config.c **** 	/* Clear the EXTI line pending flag */
 563:../src/hw_config.c **** 	EXTI_ClearFlag(CC3000_WIFI_INT_EXTI_LINE );
 1788              		.loc 2 563 0
 1789 003c 4FF40060 		mov	r0, #2048
 1790 0040 FFF7FEFF 		bl	EXTI_ClearFlag
 564:../src/hw_config.c **** 
 565:../src/hw_config.c **** 	/* Configure and Enable CC3000_WIFI_INT EXTI line */
 566:../src/hw_config.c **** 	EXTI_InitStructure.EXTI_Line = CC3000_WIFI_INT_EXTI_LINE;
 1791              		.loc 2 566 0
 1792 0044 4FF40063 		mov	r3, #2048
 1793 0048 7B60     		str	r3, [r7, #4]
 567:../src/hw_config.c **** 	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 1794              		.loc 2 567 0
 1795 004a 4FF00003 		mov	r3, #0
 1796 004e 3B72     		strb	r3, [r7, #8]
 568:../src/hw_config.c **** 	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
 1797              		.loc 2 568 0
 1798 0050 4FF00C03 		mov	r3, #12
 1799 0054 7B72     		strb	r3, [r7, #9]
 569:../src/hw_config.c **** 	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 1800              		.loc 2 569 0
 1801 0056 4FF00103 		mov	r3, #1
 1802 005a BB72     		strb	r3, [r7, #10]
 570:../src/hw_config.c **** 	EXTI_Init(&EXTI_InitStructure);
 1803              		.loc 2 570 0
 1804 005c 07F10403 		add	r3, r7, #4
 1805 0060 1846     		mov	r0, r3
 1806 0062 FFF7FEFF 		bl	EXTI_Init
 571:../src/hw_config.c **** 
 572:../src/hw_config.c **** 	/* Enable and set CC3000_WIFI_INT EXTI Interrupt to the lowest priority */
 573:../src/hw_config.c **** 	NVIC_InitStructure.NVIC_IRQChannel = CC3000_WIFI_INT_EXTI_IRQn;
 1807              		.loc 2 573 0
 1808 0066 4FF02803 		mov	r3, #40
 1809 006a 3B70     		strb	r3, [r7, #0]
 574:../src/hw_config.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x00;
 1810              		.loc 2 574 0
 1811 006c 4FF00003 		mov	r3, #0
 1812 0070 7B70     		strb	r3, [r7, #1]
 575:../src/hw_config.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x01;
 1813              		.loc 2 575 0
 1814 0072 4FF00103 		mov	r3, #1
 1815 0076 BB70     		strb	r3, [r7, #2]
 576:../src/hw_config.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 1816              		.loc 2 576 0
 1817 0078 4FF00103 		mov	r3, #1
 1818 007c FB70     		strb	r3, [r7, #3]
 577:../src/hw_config.c **** 	NVIC_Init(&NVIC_InitStructure);
 1819              		.loc 2 577 0
 1820 007e 3B46     		mov	r3, r7
 1821 0080 1846     		mov	r0, r3
 1822 0082 FFF7FEFF 		bl	NVIC_Init
 578:../src/hw_config.c **** }
 1823              		.loc 2 578 0
 1824 0086 07F11007 		add	r7, r7, #16
 1825 008a BD46     		mov	sp, r7
 1826 008c 80BD     		pop	{r7, pc}
 1827              		.cfi_endproc
 1828              	.LFE74:
 1830 008e 00BF     		.section	.text.CC3000_Interrupt_Disable,"ax",%progbits
 1831              		.align	2
 1832              		.global	CC3000_Interrupt_Disable
 1833              		.thumb
 1834              		.thumb_func
 1836              	CC3000_Interrupt_Disable:
 1837              	.LFB75:
 579:../src/hw_config.c **** 
 580:../src/hw_config.c **** void CC3000_Interrupt_Disable(void)
 581:../src/hw_config.c **** {
 1838              		.loc 2 581 0
 1839              		.cfi_startproc
 1840              		@ args = 0, pretend = 0, frame = 16
 1841              		@ frame_needed = 1, uses_anonymous_args = 0
 1842 0000 80B5     		push	{r7, lr}
 1843              	.LCFI66:
 1844              		.cfi_def_cfa_offset 8
 1845              		.cfi_offset 7, -8
 1846              		.cfi_offset 14, -4
 1847 0002 84B0     		sub	sp, sp, #16
 1848              	.LCFI67:
 1849              		.cfi_def_cfa_offset 24
 1850 0004 00AF     		add	r7, sp, #0
 1851              	.LCFI68:
 1852              		.cfi_def_cfa_register 7
 582:../src/hw_config.c **** 	EXTI_InitTypeDef EXTI_InitStructure;
 583:../src/hw_config.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
 584:../src/hw_config.c **** 
 585:../src/hw_config.c **** 	/* Disable CC3000_WIFI_INT EXTI Interrupt */
 586:../src/hw_config.c **** 	NVIC_InitStructure.NVIC_IRQChannel = CC3000_WIFI_INT_EXTI_IRQn;
 1853              		.loc 2 586 0
 1854 0006 4FF02803 		mov	r3, #40
 1855 000a 3B71     		strb	r3, [r7, #4]
 587:../src/hw_config.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = DISABLE;
 1856              		.loc 2 587 0
 1857 000c 4FF00003 		mov	r3, #0
 1858 0010 FB71     		strb	r3, [r7, #7]
 588:../src/hw_config.c **** 	NVIC_Init(&NVIC_InitStructure);
 1859              		.loc 2 588 0
 1860 0012 07F10403 		add	r3, r7, #4
 1861 0016 1846     		mov	r0, r3
 1862 0018 FFF7FEFF 		bl	NVIC_Init
 589:../src/hw_config.c **** 
 590:../src/hw_config.c **** 	/* Disable CC3000_WIFI_INT EXTI line */
 591:../src/hw_config.c **** 	EXTI_InitStructure.EXTI_Line = CC3000_WIFI_INT_EXTI_LINE;
 1863              		.loc 2 591 0
 1864 001c 4FF40063 		mov	r3, #2048
 1865 0020 BB60     		str	r3, [r7, #8]
 592:../src/hw_config.c **** 	EXTI_InitStructure.EXTI_LineCmd = DISABLE;
 1866              		.loc 2 592 0
 1867 0022 4FF00003 		mov	r3, #0
 1868 0026 BB73     		strb	r3, [r7, #14]
 593:../src/hw_config.c **** 	EXTI_Init(&EXTI_InitStructure);
 1869              		.loc 2 593 0
 1870 0028 07F10803 		add	r3, r7, #8
 1871 002c 1846     		mov	r0, r3
 1872 002e FFF7FEFF 		bl	EXTI_Init
 594:../src/hw_config.c **** }
 1873              		.loc 2 594 0
 1874 0032 07F11007 		add	r7, r7, #16
 1875 0036 BD46     		mov	sp, r7
 1876 0038 80BD     		pop	{r7, pc}
 1877              		.cfi_endproc
 1878              	.LFE75:
 1880              		.section	.text.CC3000_Write_Enable_Pin,"ax",%progbits
 1881              		.align	2
 1882              		.global	CC3000_Write_Enable_Pin
 1883              		.thumb
 1884              		.thumb_func
 1886              	CC3000_Write_Enable_Pin:
 1887              	.LFB76:
 595:../src/hw_config.c **** 
 596:../src/hw_config.c **** void CC3000_Write_Enable_Pin(unsigned char val)
 597:../src/hw_config.c **** {
 1888              		.loc 2 597 0
 1889              		.cfi_startproc
 1890              		@ args = 0, pretend = 0, frame = 8
 1891              		@ frame_needed = 1, uses_anonymous_args = 0
 1892 0000 80B5     		push	{r7, lr}
 1893              	.LCFI69:
 1894              		.cfi_def_cfa_offset 8
 1895              		.cfi_offset 7, -8
 1896              		.cfi_offset 14, -4
 1897 0002 82B0     		sub	sp, sp, #8
 1898              	.LCFI70:
 1899              		.cfi_def_cfa_offset 16
 1900 0004 00AF     		add	r7, sp, #0
 1901              	.LCFI71:
 1902              		.cfi_def_cfa_register 7
 1903 0006 0346     		mov	r3, r0
 1904 0008 FB71     		strb	r3, [r7, #7]
 598:../src/hw_config.c **** 	/* Set WLAN Enable/Disable */
 599:../src/hw_config.c **** 	if (val != WLAN_DISABLE)
 1905              		.loc 2 599 0
 1906 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1907 000c 002B     		cmp	r3, #0
 1908 000e 08D0     		beq	.L51
 600:../src/hw_config.c **** 	{
 601:../src/hw_config.c **** 		GPIO_SetBits(CC3000_WIFI_EN_GPIO_PORT, CC3000_WIFI_EN_PIN );
 1909              		.loc 2 601 0
 1910 0010 4FF44060 		mov	r0, #3072
 1911 0014 C4F20100 		movt	r0, 16385
 1912 0018 4FF48071 		mov	r1, #256
 1913 001c FFF7FEFF 		bl	GPIO_SetBits
 1914 0020 07E0     		b	.L50
 1915              	.L51:
 602:../src/hw_config.c **** 	}
 603:../src/hw_config.c **** 	else
 604:../src/hw_config.c **** 	{
 605:../src/hw_config.c **** 		GPIO_ResetBits(CC3000_WIFI_EN_GPIO_PORT, CC3000_WIFI_EN_PIN );
 1916              		.loc 2 605 0
 1917 0022 4FF44060 		mov	r0, #3072
 1918 0026 C4F20100 		movt	r0, 16385
 1919 002a 4FF48071 		mov	r1, #256
 1920 002e FFF7FEFF 		bl	GPIO_ResetBits
 1921              	.L50:
 606:../src/hw_config.c **** 	}
 607:../src/hw_config.c **** }
 1922              		.loc 2 607 0
 1923 0032 07F10807 		add	r7, r7, #8
 1924 0036 BD46     		mov	sp, r7
 1925 0038 80BD     		pop	{r7, pc}
 1926              		.cfi_endproc
 1927              	.LFE76:
 1929 003a 00BF     		.section	.text.sFLASH_SPI_DeInit,"ax",%progbits
 1930              		.align	2
 1931              		.global	sFLASH_SPI_DeInit
 1932              		.thumb
 1933              		.thumb_func
 1935              	sFLASH_SPI_DeInit:
 1936              	.LFB77:
 608:../src/hw_config.c **** 
 609:../src/hw_config.c **** /**
 610:../src/hw_config.c ****   * @brief  DeInitializes the peripherals used by the SPI FLASH driver.
 611:../src/hw_config.c ****   * @param  None
 612:../src/hw_config.c ****   * @retval None
 613:../src/hw_config.c ****   */
 614:../src/hw_config.c **** void sFLASH_SPI_DeInit(void)
 615:../src/hw_config.c **** {
 1937              		.loc 2 615 0
 1938              		.cfi_startproc
 1939              		@ args = 0, pretend = 0, frame = 8
 1940              		@ frame_needed = 1, uses_anonymous_args = 0
 1941 0000 80B5     		push	{r7, lr}
 1942              	.LCFI72:
 1943              		.cfi_def_cfa_offset 8
 1944              		.cfi_offset 7, -8
 1945              		.cfi_offset 14, -4
 1946 0002 82B0     		sub	sp, sp, #8
 1947              	.LCFI73:
 1948              		.cfi_def_cfa_offset 16
 1949 0004 00AF     		add	r7, sp, #0
 1950              	.LCFI74:
 1951              		.cfi_def_cfa_register 7
 616:../src/hw_config.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
 617:../src/hw_config.c **** 
 618:../src/hw_config.c **** 	/* Disable the sFLASH_SPI  */
 619:../src/hw_config.c **** 	SPI_Cmd(sFLASH_SPI, DISABLE);
 1952              		.loc 2 619 0
 1953 0006 4FF46050 		mov	r0, #14336
 1954 000a C4F20000 		movt	r0, 16384
 1955 000e 4FF00001 		mov	r1, #0
 1956 0012 FFF7FEFF 		bl	SPI_Cmd
 620:../src/hw_config.c **** 
 621:../src/hw_config.c **** 	/* DeInitializes the sFLASH_SPI */
 622:../src/hw_config.c **** 	SPI_I2S_DeInit(sFLASH_SPI);
 1957              		.loc 2 622 0
 1958 0016 4FF46050 		mov	r0, #14336
 1959 001a C4F20000 		movt	r0, 16384
 1960 001e FFF7FEFF 		bl	SPI_I2S_DeInit
 623:../src/hw_config.c **** 
 624:../src/hw_config.c **** 	/* sFLASH_SPI Peripheral clock disable */
 625:../src/hw_config.c **** 	sFLASH_SPI_CLK_CMD(sFLASH_SPI_CLK, DISABLE);
 1961              		.loc 2 625 0
 1962 0022 4FF48040 		mov	r0, #16384
 1963 0026 4FF00001 		mov	r1, #0
 1964 002a FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 626:../src/hw_config.c **** 
 627:../src/hw_config.c **** 	/* Configure sFLASH_SPI pins: SCK */
 628:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Pin = sFLASH_SPI_SCK_PIN;
 1965              		.loc 2 628 0
 1966 002e 4FF40053 		mov	r3, #8192
 1967 0032 BB80     		strh	r3, [r7, #4]	@ movhi
 629:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 1968              		.loc 2 629 0
 1969 0034 4FF00403 		mov	r3, #4
 1970 0038 FB71     		strb	r3, [r7, #7]
 630:../src/hw_config.c **** 	GPIO_Init(sFLASH_SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 1971              		.loc 2 630 0
 1972 003a 07F10403 		add	r3, r7, #4
 1973 003e 4FF44060 		mov	r0, #3072
 1974 0042 C4F20100 		movt	r0, 16385
 1975 0046 1946     		mov	r1, r3
 1976 0048 FFF7FEFF 		bl	GPIO_Init
 631:../src/hw_config.c **** 
 632:../src/hw_config.c **** 	/* Configure sFLASH_SPI pins: MISO */
 633:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Pin = sFLASH_SPI_MISO_PIN;
 1977              		.loc 2 633 0
 1978 004c 4FF48043 		mov	r3, #16384
 1979 0050 BB80     		strh	r3, [r7, #4]	@ movhi
 634:../src/hw_config.c **** 	GPIO_Init(sFLASH_SPI_MISO_GPIO_PORT, &GPIO_InitStructure);
 1980              		.loc 2 634 0
 1981 0052 07F10403 		add	r3, r7, #4
 1982 0056 4FF44060 		mov	r0, #3072
 1983 005a C4F20100 		movt	r0, 16385
 1984 005e 1946     		mov	r1, r3
 1985 0060 FFF7FEFF 		bl	GPIO_Init
 635:../src/hw_config.c **** 
 636:../src/hw_config.c **** 	/* Configure sFLASH_SPI pins: MOSI */
 637:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Pin = sFLASH_SPI_MOSI_PIN;
 1986              		.loc 2 637 0
 1987 0064 4FF40043 		mov	r3, #32768
 1988 0068 BB80     		strh	r3, [r7, #4]	@ movhi
 638:../src/hw_config.c **** 	GPIO_Init(sFLASH_SPI_MOSI_GPIO_PORT, &GPIO_InitStructure);
 1989              		.loc 2 638 0
 1990 006a 07F10403 		add	r3, r7, #4
 1991 006e 4FF44060 		mov	r0, #3072
 1992 0072 C4F20100 		movt	r0, 16385
 1993 0076 1946     		mov	r1, r3
 1994 0078 FFF7FEFF 		bl	GPIO_Init
 639:../src/hw_config.c **** 
 640:../src/hw_config.c **** 	/* Configure sFLASH_MEM_CS_PIN pin: sFLASH CS pin */
 641:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Pin = sFLASH_MEM_CS_PIN;
 1995              		.loc 2 641 0
 1996 007c 4FF40073 		mov	r3, #512
 1997 0080 BB80     		strh	r3, [r7, #4]	@ movhi
 642:../src/hw_config.c **** 	GPIO_Init(sFLASH_MEM_CS_GPIO_PORT, &GPIO_InitStructure);
 1998              		.loc 2 642 0
 1999 0082 07F10403 		add	r3, r7, #4
 2000 0086 4FF44060 		mov	r0, #3072
 2001 008a C4F20100 		movt	r0, 16385
 2002 008e 1946     		mov	r1, r3
 2003 0090 FFF7FEFF 		bl	GPIO_Init
 643:../src/hw_config.c **** }
 2004              		.loc 2 643 0
 2005 0094 07F10807 		add	r7, r7, #8
 2006 0098 BD46     		mov	sp, r7
 2007 009a 80BD     		pop	{r7, pc}
 2008              		.cfi_endproc
 2009              	.LFE77:
 2011              		.section	.text.sFLASH_SPI_Init,"ax",%progbits
 2012              		.align	2
 2013              		.global	sFLASH_SPI_Init
 2014              		.thumb
 2015              		.thumb_func
 2017              	sFLASH_SPI_Init:
 2018              	.LFB78:
 644:../src/hw_config.c **** 
 645:../src/hw_config.c **** /**
 646:../src/hw_config.c ****   * @brief  Initializes the peripherals used by the SPI FLASH driver.
 647:../src/hw_config.c ****   * @param  None
 648:../src/hw_config.c ****   * @retval None
 649:../src/hw_config.c ****   */
 650:../src/hw_config.c **** void sFLASH_SPI_Init(void)
 651:../src/hw_config.c **** {
 2019              		.loc 2 651 0
 2020              		.cfi_startproc
 2021              		@ args = 0, pretend = 0, frame = 24
 2022              		@ frame_needed = 1, uses_anonymous_args = 0
 2023 0000 80B5     		push	{r7, lr}
 2024              	.LCFI75:
 2025              		.cfi_def_cfa_offset 8
 2026              		.cfi_offset 7, -8
 2027              		.cfi_offset 14, -4
 2028 0002 86B0     		sub	sp, sp, #24
 2029              	.LCFI76:
 2030              		.cfi_def_cfa_offset 32
 2031 0004 00AF     		add	r7, sp, #0
 2032              	.LCFI77:
 2033              		.cfi_def_cfa_register 7
 652:../src/hw_config.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
 653:../src/hw_config.c **** 	SPI_InitTypeDef  SPI_InitStructure;
 654:../src/hw_config.c **** 
 655:../src/hw_config.c **** 	/* sFLASH_MEM_CS_GPIO, sFLASH_SPI_MOSI_GPIO, sFLASH_SPI_MISO_GPIO
 656:../src/hw_config.c **** 	   and sFLASH_SPI_SCK_GPIO Periph clock enable */
 657:../src/hw_config.c **** 	RCC_APB2PeriphClockCmd(sFLASH_MEM_CS_GPIO_CLK | sFLASH_SPI_MOSI_GPIO_CLK | sFLASH_SPI_MISO_GPIO_CL
 2034              		.loc 2 657 0
 2035 0006 4FF00800 		mov	r0, #8
 2036 000a 4FF00101 		mov	r1, #1
 2037 000e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 658:../src/hw_config.c **** 						 sFLASH_SPI_SCK_GPIO_CLK, ENABLE);
 659:../src/hw_config.c **** 
 660:../src/hw_config.c **** 	/* sFLASH_SPI Periph clock enable */
 661:../src/hw_config.c **** 	sFLASH_SPI_CLK_CMD(sFLASH_SPI_CLK, ENABLE);
 2038              		.loc 2 661 0
 2039 0012 4FF48040 		mov	r0, #16384
 2040 0016 4FF00101 		mov	r1, #1
 2041 001a FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 662:../src/hw_config.c **** 
 663:../src/hw_config.c **** 	/* Configure sFLASH_SPI pins: SCK */
 664:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Pin = sFLASH_SPI_SCK_PIN;
 2042              		.loc 2 664 0
 2043 001e 4FF40053 		mov	r3, #8192
 2044 0022 BB82     		strh	r3, [r7, #20]	@ movhi
 665:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 2045              		.loc 2 665 0
 2046 0024 4FF00103 		mov	r3, #1
 2047 0028 BB75     		strb	r3, [r7, #22]
 666:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 2048              		.loc 2 666 0
 2049 002a 4FF01803 		mov	r3, #24
 2050 002e FB75     		strb	r3, [r7, #23]
 667:../src/hw_config.c **** 	GPIO_Init(sFLASH_SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 2051              		.loc 2 667 0
 2052 0030 07F11403 		add	r3, r7, #20
 2053 0034 4FF44060 		mov	r0, #3072
 2054 0038 C4F20100 		movt	r0, 16385
 2055 003c 1946     		mov	r1, r3
 2056 003e FFF7FEFF 		bl	GPIO_Init
 668:../src/hw_config.c **** 
 669:../src/hw_config.c **** 	/* Configure sFLASH_SPI pins: MOSI */
 670:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Pin = sFLASH_SPI_MOSI_PIN;
 2057              		.loc 2 670 0
 2058 0042 4FF40043 		mov	r3, #32768
 2059 0046 BB82     		strh	r3, [r7, #20]	@ movhi
 671:../src/hw_config.c **** 	GPIO_Init(sFLASH_SPI_MOSI_GPIO_PORT, &GPIO_InitStructure);
 2060              		.loc 2 671 0
 2061 0048 07F11403 		add	r3, r7, #20
 2062 004c 4FF44060 		mov	r0, #3072
 2063 0050 C4F20100 		movt	r0, 16385
 2064 0054 1946     		mov	r1, r3
 2065 0056 FFF7FEFF 		bl	GPIO_Init
 672:../src/hw_config.c **** 
 673:../src/hw_config.c **** 	/* Configure sFLASH_SPI pins: MISO */
 674:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Pin = sFLASH_SPI_MISO_PIN;
 2066              		.loc 2 674 0
 2067 005a 4FF48043 		mov	r3, #16384
 2068 005e BB82     		strh	r3, [r7, #20]	@ movhi
 675:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 2069              		.loc 2 675 0
 2070 0060 4FF00403 		mov	r3, #4
 2071 0064 FB75     		strb	r3, [r7, #23]
 676:../src/hw_config.c **** 	GPIO_Init(sFLASH_SPI_MISO_GPIO_PORT, &GPIO_InitStructure);
 2072              		.loc 2 676 0
 2073 0066 07F11403 		add	r3, r7, #20
 2074 006a 4FF44060 		mov	r0, #3072
 2075 006e C4F20100 		movt	r0, 16385
 2076 0072 1946     		mov	r1, r3
 2077 0074 FFF7FEFF 		bl	GPIO_Init
 677:../src/hw_config.c **** 
 678:../src/hw_config.c **** 	/* Configure sFLASH_MEM_CS_PIN pin: sFLASH CS pin */
 679:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Pin = sFLASH_MEM_CS_PIN;
 2078              		.loc 2 679 0
 2079 0078 4FF40073 		mov	r3, #512
 2080 007c BB82     		strh	r3, [r7, #20]	@ movhi
 680:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 2081              		.loc 2 680 0
 2082 007e 4FF00303 		mov	r3, #3
 2083 0082 BB75     		strb	r3, [r7, #22]
 681:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 2084              		.loc 2 681 0
 2085 0084 4FF01003 		mov	r3, #16
 2086 0088 FB75     		strb	r3, [r7, #23]
 682:../src/hw_config.c **** 	GPIO_Init(sFLASH_MEM_CS_GPIO_PORT, &GPIO_InitStructure);
 2087              		.loc 2 682 0
 2088 008a 07F11403 		add	r3, r7, #20
 2089 008e 4FF44060 		mov	r0, #3072
 2090 0092 C4F20100 		movt	r0, 16385
 2091 0096 1946     		mov	r1, r3
 2092 0098 FFF7FEFF 		bl	GPIO_Init
 683:../src/hw_config.c **** 
 684:../src/hw_config.c **** 	/*!< Deselect the FLASH: Chip Select high */
 685:../src/hw_config.c **** 	sFLASH_CS_HIGH();
 2093              		.loc 2 685 0
 2094 009c 4FF44060 		mov	r0, #3072
 2095 00a0 C4F20100 		movt	r0, 16385
 2096 00a4 4FF40071 		mov	r1, #512
 2097 00a8 FFF7FEFF 		bl	GPIO_SetBits
 686:../src/hw_config.c **** 
 687:../src/hw_config.c **** 	/*!< SPI configuration */
 688:../src/hw_config.c **** 	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 2098              		.loc 2 688 0
 2099 00ac 4FF00003 		mov	r3, #0
 2100 00b0 3B80     		strh	r3, [r7, #0]	@ movhi
 689:../src/hw_config.c **** 	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 2101              		.loc 2 689 0
 2102 00b2 4FF48273 		mov	r3, #260
 2103 00b6 7B80     		strh	r3, [r7, #2]	@ movhi
 690:../src/hw_config.c **** 	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 2104              		.loc 2 690 0
 2105 00b8 4FF00003 		mov	r3, #0
 2106 00bc BB80     		strh	r3, [r7, #4]	@ movhi
 691:../src/hw_config.c **** 	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 2107              		.loc 2 691 0
 2108 00be 4FF00203 		mov	r3, #2
 2109 00c2 FB80     		strh	r3, [r7, #6]	@ movhi
 692:../src/hw_config.c **** 	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 2110              		.loc 2 692 0
 2111 00c4 4FF00103 		mov	r3, #1
 2112 00c8 3B81     		strh	r3, [r7, #8]	@ movhi
 693:../src/hw_config.c **** 	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 2113              		.loc 2 693 0
 2114 00ca 4FF40073 		mov	r3, #512
 2115 00ce 7B81     		strh	r3, [r7, #10]	@ movhi
 694:../src/hw_config.c **** 	SPI_InitStructure.SPI_BaudRatePrescaler = sFLASH_SPI_BAUDRATE_PRESCALER;
 2116              		.loc 2 694 0
 2117 00d0 4FF02003 		mov	r3, #32
 2118 00d4 BB81     		strh	r3, [r7, #12]	@ movhi
 695:../src/hw_config.c **** 	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 2119              		.loc 2 695 0
 2120 00d6 4FF00003 		mov	r3, #0
 2121 00da FB81     		strh	r3, [r7, #14]	@ movhi
 696:../src/hw_config.c **** 	SPI_InitStructure.SPI_CRCPolynomial = 7;
 2122              		.loc 2 696 0
 2123 00dc 4FF00703 		mov	r3, #7
 2124 00e0 3B82     		strh	r3, [r7, #16]	@ movhi
 697:../src/hw_config.c **** 	SPI_Init(sFLASH_SPI, &SPI_InitStructure);
 2125              		.loc 2 697 0
 2126 00e2 3B46     		mov	r3, r7
 2127 00e4 4FF46050 		mov	r0, #14336
 2128 00e8 C4F20000 		movt	r0, 16384
 2129 00ec 1946     		mov	r1, r3
 2130 00ee FFF7FEFF 		bl	SPI_Init
 698:../src/hw_config.c **** 
 699:../src/hw_config.c **** 	/*!< Enable the sFLASH_SPI  */
 700:../src/hw_config.c **** 	SPI_Cmd(sFLASH_SPI, ENABLE);
 2131              		.loc 2 700 0
 2132 00f2 4FF46050 		mov	r0, #14336
 2133 00f6 C4F20000 		movt	r0, 16384
 2134 00fa 4FF00101 		mov	r1, #1
 2135 00fe FFF7FEFF 		bl	SPI_Cmd
 701:../src/hw_config.c **** }
 2136              		.loc 2 701 0
 2137 0102 07F11807 		add	r7, r7, #24
 2138 0106 BD46     		mov	sp, r7
 2139 0108 80BD     		pop	{r7, pc}
 2140              		.cfi_endproc
 2141              	.LFE78:
 2143 010a 00BF     		.section	.text.USB_Disconnect_Config,"ax",%progbits
 2144              		.align	2
 2145              		.global	USB_Disconnect_Config
 2146              		.thumb
 2147              		.thumb_func
 2149              	USB_Disconnect_Config:
 2150              	.LFB79:
 702:../src/hw_config.c **** 
 703:../src/hw_config.c **** /*******************************************************************************
 704:../src/hw_config.c **** * Function Name  : USB_Disconnect_Config
 705:../src/hw_config.c **** * Description    : Disconnect pin configuration
 706:../src/hw_config.c **** * Input          : None.
 707:../src/hw_config.c **** * Return         : None.
 708:../src/hw_config.c **** *******************************************************************************/
 709:../src/hw_config.c **** void USB_Disconnect_Config(void)
 710:../src/hw_config.c **** {
 2151              		.loc 2 710 0
 2152              		.cfi_startproc
 2153              		@ args = 0, pretend = 0, frame = 8
 2154              		@ frame_needed = 1, uses_anonymous_args = 0
 2155 0000 80B5     		push	{r7, lr}
 2156              	.LCFI78:
 2157              		.cfi_def_cfa_offset 8
 2158              		.cfi_offset 7, -8
 2159              		.cfi_offset 14, -4
 2160 0002 82B0     		sub	sp, sp, #8
 2161              	.LCFI79:
 2162              		.cfi_def_cfa_offset 16
 2163 0004 00AF     		add	r7, sp, #0
 2164              	.LCFI80:
 2165              		.cfi_def_cfa_register 7
 711:../src/hw_config.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
 712:../src/hw_config.c **** 
 713:../src/hw_config.c **** 	/* Enable USB_DISCONNECT GPIO clock */
 714:../src/hw_config.c **** 	RCC_APB2PeriphClockCmd(USB_DISCONNECT_GPIO_CLK, ENABLE);
 2166              		.loc 2 714 0
 2167 0006 4FF00800 		mov	r0, #8
 2168 000a 4FF00101 		mov	r1, #1
 2169 000e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 715:../src/hw_config.c **** 
 716:../src/hw_config.c **** 	/* USB_DISCONNECT_PIN used as USB pull-up */
 717:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;
 2170              		.loc 2 717 0
 2171 0012 4FF48063 		mov	r3, #1024
 2172 0016 BB80     		strh	r3, [r7, #4]	@ movhi
 718:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 2173              		.loc 2 718 0
 2174 0018 4FF00303 		mov	r3, #3
 2175 001c BB71     		strb	r3, [r7, #6]
 719:../src/hw_config.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 2176              		.loc 2 719 0
 2177 001e 4FF01403 		mov	r3, #20
 2178 0022 FB71     		strb	r3, [r7, #7]
 720:../src/hw_config.c **** 	GPIO_Init(USB_DISCONNECT_GPIO_PORT, &GPIO_InitStructure);
 2179              		.loc 2 720 0
 2180 0024 07F10403 		add	r3, r7, #4
 2181 0028 4FF44060 		mov	r0, #3072
 2182 002c C4F20100 		movt	r0, 16385
 2183 0030 1946     		mov	r1, r3
 2184 0032 FFF7FEFF 		bl	GPIO_Init
 721:../src/hw_config.c **** }
 2185              		.loc 2 721 0
 2186 0036 07F10807 		add	r7, r7, #8
 2187 003a BD46     		mov	sp, r7
 2188 003c 80BD     		pop	{r7, pc}
 2189              		.cfi_endproc
 2190              	.LFE79:
 2192 003e 00BF     		.section	.text.Set_USBClock,"ax",%progbits
 2193              		.align	2
 2194              		.global	Set_USBClock
 2195              		.thumb
 2196              		.thumb_func
 2198              	Set_USBClock:
 2199              	.LFB80:
 722:../src/hw_config.c **** 
 723:../src/hw_config.c **** /*******************************************************************************
 724:../src/hw_config.c **** * Function Name  : Set_USBClock
 725:../src/hw_config.c **** * Description    : Configures USB Clock input (48MHz)
 726:../src/hw_config.c **** * Input          : None.
 727:../src/hw_config.c **** * Return         : None.
 728:../src/hw_config.c **** *******************************************************************************/
 729:../src/hw_config.c **** void Set_USBClock(void)
 730:../src/hw_config.c **** {
 2200              		.loc 2 730 0
 2201              		.cfi_startproc
 2202              		@ args = 0, pretend = 0, frame = 0
 2203              		@ frame_needed = 1, uses_anonymous_args = 0
 2204 0000 80B5     		push	{r7, lr}
 2205              	.LCFI81:
 2206              		.cfi_def_cfa_offset 8
 2207              		.cfi_offset 7, -8
 2208              		.cfi_offset 14, -4
 2209 0002 00AF     		add	r7, sp, #0
 2210              	.LCFI82:
 2211              		.cfi_def_cfa_register 7
 731:../src/hw_config.c **** 	/* Select USBCLK source */
 732:../src/hw_config.c **** 	RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 2212              		.loc 2 732 0
 2213 0004 4FF00000 		mov	r0, #0
 2214 0008 FFF7FEFF 		bl	RCC_USBCLKConfig
 733:../src/hw_config.c **** 
 734:../src/hw_config.c **** 	/* Enable the USB clock */
 735:../src/hw_config.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
 2215              		.loc 2 735 0
 2216 000c 4FF40000 		mov	r0, #8388608
 2217 0010 4FF00101 		mov	r1, #1
 2218 0014 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 736:../src/hw_config.c **** }
 2219              		.loc 2 736 0
 2220 0018 80BD     		pop	{r7, pc}
 2221              		.cfi_endproc
 2222              	.LFE80:
 2224 001a 00BF     		.section	.text.Enter_LowPowerMode,"ax",%progbits
 2225              		.align	2
 2226              		.global	Enter_LowPowerMode
 2227              		.thumb
 2228              		.thumb_func
 2230              	Enter_LowPowerMode:
 2231              	.LFB81:
 737:../src/hw_config.c **** 
 738:../src/hw_config.c **** /*******************************************************************************
 739:../src/hw_config.c **** * Function Name  : Enter_LowPowerMode
 740:../src/hw_config.c **** * Description    : Power-off system clocks and power while entering suspend mode
 741:../src/hw_config.c **** * Input          : None.
 742:../src/hw_config.c **** * Return         : None.
 743:../src/hw_config.c **** *******************************************************************************/
 744:../src/hw_config.c **** void Enter_LowPowerMode(void)
 745:../src/hw_config.c **** {
 2232              		.loc 2 745 0
 2233              		.cfi_startproc
 2234              		@ args = 0, pretend = 0, frame = 0
 2235              		@ frame_needed = 1, uses_anonymous_args = 0
 2236              		@ link register save eliminated.
 2237 0000 80B4     		push	{r7}
 2238              	.LCFI83:
 2239              		.cfi_def_cfa_offset 4
 2240              		.cfi_offset 7, -4
 2241 0002 00AF     		add	r7, sp, #0
 2242              	.LCFI84:
 2243              		.cfi_def_cfa_register 7
 746:../src/hw_config.c **** 	/* Set the device state to suspend */
 747:../src/hw_config.c **** 	bDeviceState = SUSPENDED;
 2244              		.loc 2 747 0
 2245 0004 40F20003 		movw	r3, #:lower16:bDeviceState
 2246 0008 C0F20003 		movt	r3, #:upper16:bDeviceState
 2247 000c 4FF00302 		mov	r2, #3
 2248 0010 1A60     		str	r2, [r3, #0]
 748:../src/hw_config.c **** }
 2249              		.loc 2 748 0
 2250 0012 BD46     		mov	sp, r7
 2251 0014 80BC     		pop	{r7}
 2252 0016 7047     		bx	lr
 2253              		.cfi_endproc
 2254              	.LFE81:
 2256              		.section	.text.Leave_LowPowerMode,"ax",%progbits
 2257              		.align	2
 2258              		.global	Leave_LowPowerMode
 2259              		.thumb
 2260              		.thumb_func
 2262              	Leave_LowPowerMode:
 2263              	.LFB82:
 749:../src/hw_config.c **** 
 750:../src/hw_config.c **** /*******************************************************************************
 751:../src/hw_config.c **** * Function Name  : Leave_LowPowerMode
 752:../src/hw_config.c **** * Description    : Restores system clocks and power while exiting suspend mode
 753:../src/hw_config.c **** * Input          : None.
 754:../src/hw_config.c **** * Return         : None.
 755:../src/hw_config.c **** *******************************************************************************/
 756:../src/hw_config.c **** void Leave_LowPowerMode(void)
 757:../src/hw_config.c **** {
 2264              		.loc 2 757 0
 2265              		.cfi_startproc
 2266              		@ args = 0, pretend = 0, frame = 8
 2267              		@ frame_needed = 1, uses_anonymous_args = 0
 2268              		@ link register save eliminated.
 2269 0000 80B4     		push	{r7}
 2270              	.LCFI85:
 2271              		.cfi_def_cfa_offset 4
 2272              		.cfi_offset 7, -4
 2273 0002 83B0     		sub	sp, sp, #12
 2274              	.LCFI86:
 2275              		.cfi_def_cfa_offset 16
 2276 0004 00AF     		add	r7, sp, #0
 2277              	.LCFI87:
 2278              		.cfi_def_cfa_register 7
 758:../src/hw_config.c **** 	DEVICE_INFO *pInfo = &Device_Info;
 2279              		.loc 2 758 0
 2280 0006 40F20003 		movw	r3, #:lower16:Device_Info
 2281 000a C0F20003 		movt	r3, #:upper16:Device_Info
 2282 000e 7B60     		str	r3, [r7, #4]
 759:../src/hw_config.c **** 
 760:../src/hw_config.c **** 	/* Set the device state to the correct state */
 761:../src/hw_config.c **** 	if (pInfo->Current_Configuration != 0)
 2283              		.loc 2 761 0
 2284 0010 7B68     		ldr	r3, [r7, #4]
 2285 0012 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 2286 0014 002B     		cmp	r3, #0
 2287 0016 07D0     		beq	.L59
 762:../src/hw_config.c **** 	{
 763:../src/hw_config.c **** 		/* Device configured */
 764:../src/hw_config.c **** 		bDeviceState = CONFIGURED;
 2288              		.loc 2 764 0
 2289 0018 40F20003 		movw	r3, #:lower16:bDeviceState
 2290 001c C0F20003 		movt	r3, #:upper16:bDeviceState
 2291 0020 4FF00502 		mov	r2, #5
 2292 0024 1A60     		str	r2, [r3, #0]
 2293 0026 06E0     		b	.L58
 2294              	.L59:
 765:../src/hw_config.c **** 	}
 766:../src/hw_config.c **** 	else
 767:../src/hw_config.c **** 	{
 768:../src/hw_config.c **** 		bDeviceState = ATTACHED;
 2295              		.loc 2 768 0
 2296 0028 40F20003 		movw	r3, #:lower16:bDeviceState
 2297 002c C0F20003 		movt	r3, #:upper16:bDeviceState
 2298 0030 4FF00102 		mov	r2, #1
 2299 0034 1A60     		str	r2, [r3, #0]
 2300              	.L58:
 769:../src/hw_config.c **** 	}
 770:../src/hw_config.c **** }
 2301              		.loc 2 770 0
 2302 0036 07F10C07 		add	r7, r7, #12
 2303 003a BD46     		mov	sp, r7
 2304 003c 80BC     		pop	{r7}
 2305 003e 7047     		bx	lr
 2306              		.cfi_endproc
 2307              	.LFE82:
 2309              		.section	.text.USB_Interrupts_Config,"ax",%progbits
 2310              		.align	2
 2311              		.global	USB_Interrupts_Config
 2312              		.thumb
 2313              		.thumb_func
 2315              	USB_Interrupts_Config:
 2316              	.LFB83:
 771:../src/hw_config.c **** 
 772:../src/hw_config.c **** /*******************************************************************************
 773:../src/hw_config.c **** * Function Name  : USB_Interrupts_Config
 774:../src/hw_config.c **** * Description    : Configures the USB interrupts
 775:../src/hw_config.c **** * Input          : None.
 776:../src/hw_config.c **** * Return         : None.
 777:../src/hw_config.c **** *******************************************************************************/
 778:../src/hw_config.c **** void USB_Interrupts_Config(void)
 779:../src/hw_config.c **** {
 2317              		.loc 2 779 0
 2318              		.cfi_startproc
 2319              		@ args = 0, pretend = 0, frame = 8
 2320              		@ frame_needed = 1, uses_anonymous_args = 0
 2321 0000 80B5     		push	{r7, lr}
 2322              	.LCFI88:
 2323              		.cfi_def_cfa_offset 8
 2324              		.cfi_offset 7, -8
 2325              		.cfi_offset 14, -4
 2326 0002 82B0     		sub	sp, sp, #8
 2327              	.LCFI89:
 2328              		.cfi_def_cfa_offset 16
 2329 0004 00AF     		add	r7, sp, #0
 2330              	.LCFI90:
 2331              		.cfi_def_cfa_register 7
 780:../src/hw_config.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
 781:../src/hw_config.c **** 
 782:../src/hw_config.c **** 	/* Enable the USB interrupt */
 783:../src/hw_config.c **** 	NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 2332              		.loc 2 783 0
 2333 0006 4FF01403 		mov	r3, #20
 2334 000a 3B71     		strb	r3, [r7, #4]
 784:../src/hw_config.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x01;
 2335              		.loc 2 784 0
 2336 000c 4FF00103 		mov	r3, #1
 2337 0010 7B71     		strb	r3, [r7, #5]
 785:../src/hw_config.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x00;
 2338              		.loc 2 785 0
 2339 0012 4FF00003 		mov	r3, #0
 2340 0016 BB71     		strb	r3, [r7, #6]
 786:../src/hw_config.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 2341              		.loc 2 786 0
 2342 0018 4FF00103 		mov	r3, #1
 2343 001c FB71     		strb	r3, [r7, #7]
 787:../src/hw_config.c **** 	NVIC_Init(&NVIC_InitStructure);
 2344              		.loc 2 787 0
 2345 001e 07F10403 		add	r3, r7, #4
 2346 0022 1846     		mov	r0, r3
 2347 0024 FFF7FEFF 		bl	NVIC_Init
 788:../src/hw_config.c **** }
 2348              		.loc 2 788 0
 2349 0028 07F10807 		add	r7, r7, #8
 2350 002c BD46     		mov	sp, r7
 2351 002e 80BD     		pop	{r7, pc}
 2352              		.cfi_endproc
 2353              	.LFE83:
 2355              		.section	.text.USB_Cable_Config,"ax",%progbits
 2356              		.align	2
 2357              		.global	USB_Cable_Config
 2358              		.thumb
 2359              		.thumb_func
 2361              	USB_Cable_Config:
 2362              	.LFB84:
 789:../src/hw_config.c **** 
 790:../src/hw_config.c **** /*******************************************************************************
 791:../src/hw_config.c **** * Function Name  : USB_Cable_Config
 792:../src/hw_config.c **** * Description    : Software Connection/Disconnection of USB Cable
 793:../src/hw_config.c **** * Input          : None.
 794:../src/hw_config.c **** * Return         : Status
 795:../src/hw_config.c **** *******************************************************************************/
 796:../src/hw_config.c **** void USB_Cable_Config (FunctionalState NewState)
 797:../src/hw_config.c **** {
 2363              		.loc 2 797 0
 2364              		.cfi_startproc
 2365              		@ args = 0, pretend = 0, frame = 8
 2366              		@ frame_needed = 1, uses_anonymous_args = 0
 2367 0000 80B5     		push	{r7, lr}
 2368              	.LCFI91:
 2369              		.cfi_def_cfa_offset 8
 2370              		.cfi_offset 7, -8
 2371              		.cfi_offset 14, -4
 2372 0002 82B0     		sub	sp, sp, #8
 2373              	.LCFI92:
 2374              		.cfi_def_cfa_offset 16
 2375 0004 00AF     		add	r7, sp, #0
 2376              	.LCFI93:
 2377              		.cfi_def_cfa_register 7
 2378 0006 0346     		mov	r3, r0
 2379 0008 FB71     		strb	r3, [r7, #7]
 798:../src/hw_config.c **** 	if (NewState != DISABLE)
 2380              		.loc 2 798 0
 2381 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2382 000c 002B     		cmp	r3, #0
 2383 000e 08D0     		beq	.L63
 799:../src/hw_config.c **** 	{
 800:../src/hw_config.c **** 		GPIO_ResetBits(USB_DISCONNECT_GPIO_PORT, USB_DISCONNECT_PIN);
 2384              		.loc 2 800 0
 2385 0010 4FF44060 		mov	r0, #3072
 2386 0014 C4F20100 		movt	r0, 16385
 2387 0018 4FF48061 		mov	r1, #1024
 2388 001c FFF7FEFF 		bl	GPIO_ResetBits
 2389 0020 07E0     		b	.L62
 2390              	.L63:
 801:../src/hw_config.c **** 	}
 802:../src/hw_config.c **** 	else
 803:../src/hw_config.c **** 	{
 804:../src/hw_config.c **** 		GPIO_SetBits(USB_DISCONNECT_GPIO_PORT, USB_DISCONNECT_PIN);
 2391              		.loc 2 804 0
 2392 0022 4FF44060 		mov	r0, #3072
 2393 0026 C4F20100 		movt	r0, 16385
 2394 002a 4FF48061 		mov	r1, #1024
 2395 002e FFF7FEFF 		bl	GPIO_SetBits
 2396              	.L62:
 805:../src/hw_config.c **** 	}
 806:../src/hw_config.c **** }
 2397              		.loc 2 806 0
 2398 0032 07F10807 		add	r7, r7, #8
 2399 0036 BD46     		mov	sp, r7
 2400 0038 80BD     		pop	{r7, pc}
 2401              		.cfi_endproc
 2402              	.LFE84:
 2404 003a 00BF     		.section	.text.USB_USART_Init,"ax",%progbits
 2405              		.align	2
 2406              		.global	USB_USART_Init
 2407              		.thumb
 2408              		.thumb_func
 2410              	USB_USART_Init:
 2411              	.LFB85:
 807:../src/hw_config.c **** 
 808:../src/hw_config.c **** /*******************************************************************************
 809:../src/hw_config.c **** * Function Name  : USB_USART_Init
 810:../src/hw_config.c **** * Description    : Start USB-USART protocol.
 811:../src/hw_config.c **** * Input          : baudRate.
 812:../src/hw_config.c **** * Return         : None.
 813:../src/hw_config.c **** *******************************************************************************/
 814:../src/hw_config.c **** void USB_USART_Init(uint32_t baudRate)
 815:../src/hw_config.c **** {
 2412              		.loc 2 815 0
 2413              		.cfi_startproc
 2414              		@ args = 0, pretend = 0, frame = 8
 2415              		@ frame_needed = 1, uses_anonymous_args = 0
 2416 0000 80B5     		push	{r7, lr}
 2417              	.LCFI94:
 2418              		.cfi_def_cfa_offset 8
 2419              		.cfi_offset 7, -8
 2420              		.cfi_offset 14, -4
 2421 0002 82B0     		sub	sp, sp, #8
 2422              	.LCFI95:
 2423              		.cfi_def_cfa_offset 16
 2424 0004 00AF     		add	r7, sp, #0
 2425              	.LCFI96:
 2426              		.cfi_def_cfa_register 7
 2427 0006 7860     		str	r0, [r7, #4]
 816:../src/hw_config.c **** 	linecoding.bitrate = baudRate;
 2428              		.loc 2 816 0
 2429 0008 40F20003 		movw	r3, #:lower16:linecoding
 2430 000c C0F20003 		movt	r3, #:upper16:linecoding
 2431 0010 7A68     		ldr	r2, [r7, #4]
 2432 0012 1A60     		str	r2, [r3, #0]
 817:../src/hw_config.c **** 	USB_Disconnect_Config();
 2433              		.loc 2 817 0
 2434 0014 FFF7FEFF 		bl	USB_Disconnect_Config
 818:../src/hw_config.c **** 	Set_USBClock();
 2435              		.loc 2 818 0
 2436 0018 FFF7FEFF 		bl	Set_USBClock
 819:../src/hw_config.c **** 	USB_Interrupts_Config();
 2437              		.loc 2 819 0
 2438 001c FFF7FEFF 		bl	USB_Interrupts_Config
 820:../src/hw_config.c **** 	USB_Init();
 2439              		.loc 2 820 0
 2440 0020 FFF7FEFF 		bl	USB_Init
 821:../src/hw_config.c **** }
 2441              		.loc 2 821 0
 2442 0024 07F10807 		add	r7, r7, #8
 2443 0028 BD46     		mov	sp, r7
 2444 002a 80BD     		pop	{r7, pc}
 2445              		.cfi_endproc
 2446              	.LFE85:
 2448              		.section	.text.USB_USART_Available_Data,"ax",%progbits
 2449              		.align	2
 2450              		.global	USB_USART_Available_Data
 2451              		.thumb
 2452              		.thumb_func
 2454              	USB_USART_Available_Data:
 2455              	.LFB86:
 822:../src/hw_config.c **** 
 823:../src/hw_config.c **** /*******************************************************************************
 824:../src/hw_config.c **** * Function Name  : USB_USART_Available_Data.
 825:../src/hw_config.c **** * Description    : Return the length of available data received from USB.
 826:../src/hw_config.c **** * Input          : None.
 827:../src/hw_config.c **** * Return         : Length.
 828:../src/hw_config.c **** *******************************************************************************/
 829:../src/hw_config.c **** uint8_t USB_USART_Available_Data(void)
 830:../src/hw_config.c **** {
 2456              		.loc 2 830 0
 2457              		.cfi_startproc
 2458              		@ args = 0, pretend = 0, frame = 0
 2459              		@ frame_needed = 1, uses_anonymous_args = 0
 2460              		@ link register save eliminated.
 2461 0000 80B4     		push	{r7}
 2462              	.LCFI97:
 2463              		.cfi_def_cfa_offset 4
 2464              		.cfi_offset 7, -4
 2465 0002 00AF     		add	r7, sp, #0
 2466              	.LCFI98:
 2467              		.cfi_def_cfa_register 7
 831:../src/hw_config.c **** 	if(bDeviceState == CONFIGURED)
 2468              		.loc 2 831 0
 2469 0004 40F20003 		movw	r3, #:lower16:bDeviceState
 2470 0008 C0F20003 		movt	r3, #:upper16:bDeviceState
 2471 000c 1B68     		ldr	r3, [r3, #0]
 2472 000e 052B     		cmp	r3, #5
 2473 0010 15D1     		bne	.L67
 832:../src/hw_config.c **** 	{
 833:../src/hw_config.c **** 		if(USB_Rx_State == 1)
 2474              		.loc 2 833 0
 2475 0012 40F20003 		movw	r3, #:lower16:USB_Rx_State
 2476 0016 C0F20003 		movt	r3, #:upper16:USB_Rx_State
 2477 001a 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 2478 001c 012B     		cmp	r3, #1
 2479 001e 0ED1     		bne	.L67
 834:../src/hw_config.c **** 		{
 835:../src/hw_config.c **** 			return (USB_Rx_length - USB_Rx_ptr);
 2480              		.loc 2 835 0
 2481 0020 40F20003 		movw	r3, #:lower16:USB_Rx_length
 2482 0024 C0F20003 		movt	r3, #:upper16:USB_Rx_length
 2483 0028 1B88     		ldrh	r3, [r3, #0]
 2484 002a DAB2     		uxtb	r2, r3
 2485 002c 40F20003 		movw	r3, #:lower16:USB_Rx_ptr
 2486 0030 C0F20003 		movt	r3, #:upper16:USB_Rx_ptr
 2487 0034 1B88     		ldrh	r3, [r3, #0]
 2488 0036 DBB2     		uxtb	r3, r3
 2489 0038 D31A     		subs	r3, r2, r3
 2490 003a DBB2     		uxtb	r3, r3
 2491 003c 01E0     		b	.L68
 2492              	.L67:
 836:../src/hw_config.c **** 		}
 837:../src/hw_config.c **** 	}
 838:../src/hw_config.c **** 
 839:../src/hw_config.c **** 	return 0;
 2493              		.loc 2 839 0
 2494 003e 4FF00003 		mov	r3, #0
 2495              	.L68:
 840:../src/hw_config.c **** }
 2496              		.loc 2 840 0
 2497 0042 1846     		mov	r0, r3
 2498 0044 BD46     		mov	sp, r7
 2499 0046 80BC     		pop	{r7}
 2500 0048 7047     		bx	lr
 2501              		.cfi_endproc
 2502              	.LFE86:
 2504 004a 00BF     		.section	.text.USB_USART_Receive_Data,"ax",%progbits
 2505              		.align	2
 2506              		.global	USB_USART_Receive_Data
 2507              		.thumb
 2508              		.thumb_func
 2510              	USB_USART_Receive_Data:
 2511              	.LFB87:
 841:../src/hw_config.c **** 
 842:../src/hw_config.c **** /*******************************************************************************
 843:../src/hw_config.c **** * Function Name  : USB_USART_Receive_Data.
 844:../src/hw_config.c **** * Description    : Return data sent by USB Host.
 845:../src/hw_config.c **** * Input          : None
 846:../src/hw_config.c **** * Return         : Data.
 847:../src/hw_config.c **** *******************************************************************************/
 848:../src/hw_config.c **** int32_t USB_USART_Receive_Data(void)
 849:../src/hw_config.c **** {
 2512              		.loc 2 849 0
 2513              		.cfi_startproc
 2514              		@ args = 0, pretend = 0, frame = 0
 2515              		@ frame_needed = 1, uses_anonymous_args = 0
 2516 0000 80B5     		push	{r7, lr}
 2517              	.LCFI99:
 2518              		.cfi_def_cfa_offset 8
 2519              		.cfi_offset 7, -8
 2520              		.cfi_offset 14, -4
 2521 0002 00AF     		add	r7, sp, #0
 2522              	.LCFI100:
 2523              		.cfi_def_cfa_register 7
 850:../src/hw_config.c **** 	if(bDeviceState == CONFIGURED)
 2524              		.loc 2 850 0
 2525 0004 40F20003 		movw	r3, #:lower16:bDeviceState
 2526 0008 C0F20003 		movt	r3, #:upper16:bDeviceState
 2527 000c 1B68     		ldr	r3, [r3, #0]
 2528 000e 052B     		cmp	r3, #5
 2529 0010 34D1     		bne	.L70
 851:../src/hw_config.c **** 	{
 852:../src/hw_config.c **** 		if(USB_Rx_State == 1)
 2530              		.loc 2 852 0
 2531 0012 40F20003 		movw	r3, #:lower16:USB_Rx_State
 2532 0016 C0F20003 		movt	r3, #:upper16:USB_Rx_State
 2533 001a 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 2534 001c 012B     		cmp	r3, #1
 2535 001e 2DD1     		bne	.L70
 853:../src/hw_config.c **** 		{
 854:../src/hw_config.c **** 			if((USB_Rx_length - USB_Rx_ptr) == 1)
 2536              		.loc 2 854 0
 2537 0020 40F20003 		movw	r3, #:lower16:USB_Rx_length
 2538 0024 C0F20003 		movt	r3, #:upper16:USB_Rx_length
 2539 0028 1B88     		ldrh	r3, [r3, #0]
 2540 002a 1A46     		mov	r2, r3
 2541 002c 40F20003 		movw	r3, #:lower16:USB_Rx_ptr
 2542 0030 C0F20003 		movt	r3, #:upper16:USB_Rx_ptr
 2543 0034 1B88     		ldrh	r3, [r3, #0]
 2544 0036 D31A     		subs	r3, r2, r3
 2545 0038 012B     		cmp	r3, #1
 2546 003a 0AD1     		bne	.L71
 855:../src/hw_config.c **** 			{
 856:../src/hw_config.c **** 				USB_Rx_State = 0;
 2547              		.loc 2 856 0
 2548 003c 40F20003 		movw	r3, #:lower16:USB_Rx_State
 2549 0040 C0F20003 		movt	r3, #:upper16:USB_Rx_State
 2550 0044 4FF00002 		mov	r2, #0
 2551 0048 1A70     		strb	r2, [r3, #0]
 857:../src/hw_config.c **** 
 858:../src/hw_config.c **** 				/* Enable the receive of data on EP3 */
 859:../src/hw_config.c **** 				SetEPRxValid(ENDP3);
 2552              		.loc 2 859 0
 2553 004a 4FF00300 		mov	r0, #3
 2554 004e FFF7FEFF 		bl	SetEPRxValid
 2555              	.L71:
 860:../src/hw_config.c **** 			}
 861:../src/hw_config.c **** 
 862:../src/hw_config.c **** 			return USB_Rx_Buffer[USB_Rx_ptr++];
 2556              		.loc 2 862 0
 2557 0052 40F20003 		movw	r3, #:lower16:USB_Rx_ptr
 2558 0056 C0F20003 		movt	r3, #:upper16:USB_Rx_ptr
 2559 005a 1988     		ldrh	r1, [r3, #0]
 2560 005c 0A46     		mov	r2, r1
 2561 005e 40F20003 		movw	r3, #:lower16:USB_Rx_Buffer
 2562 0062 C0F20003 		movt	r3, #:upper16:USB_Rx_Buffer
 2563 0066 9B5C     		ldrb	r3, [r3, r2]	@ zero_extendqisi2
 2564 0068 1A46     		mov	r2, r3
 2565 006a 01F10103 		add	r3, r1, #1
 2566 006e 99B2     		uxth	r1, r3
 2567 0070 40F20003 		movw	r3, #:lower16:USB_Rx_ptr
 2568 0074 C0F20003 		movt	r3, #:upper16:USB_Rx_ptr
 2569 0078 1980     		strh	r1, [r3, #0]	@ movhi
 2570 007a 01E0     		b	.L72
 2571              	.L70:
 863:../src/hw_config.c **** 		}
 864:../src/hw_config.c **** 	}
 865:../src/hw_config.c **** 
 866:../src/hw_config.c **** 	return -1;
 2572              		.loc 2 866 0
 2573 007c 4FF0FF32 		mov	r2, #-1
 2574              	.L72:
 2575 0080 1346     		mov	r3, r2
 867:../src/hw_config.c **** }
 2576              		.loc 2 867 0
 2577 0082 1846     		mov	r0, r3
 2578 0084 80BD     		pop	{r7, pc}
 2579              		.cfi_endproc
 2580              	.LFE87:
 2582 0086 00BF     		.section	.text.USB_USART_Send_Data,"ax",%progbits
 2583              		.align	2
 2584              		.global	USB_USART_Send_Data
 2585              		.thumb
 2586              		.thumb_func
 2588              	USB_USART_Send_Data:
 2589              	.LFB88:
 868:../src/hw_config.c **** 
 869:../src/hw_config.c **** /*******************************************************************************
 870:../src/hw_config.c **** * Function Name  : USB_USART_Send_Data.
 871:../src/hw_config.c **** * Description    : Send Data from USB_USART to USB Host.
 872:../src/hw_config.c **** * Input          : Data.
 873:../src/hw_config.c **** * Return         : None.
 874:../src/hw_config.c **** *******************************************************************************/
 875:../src/hw_config.c **** void USB_USART_Send_Data(uint8_t Data)
 876:../src/hw_config.c **** {
 2590              		.loc 2 876 0
 2591              		.cfi_startproc
 2592              		@ args = 0, pretend = 0, frame = 8
 2593              		@ frame_needed = 1, uses_anonymous_args = 0
 2594              		@ link register save eliminated.
 2595 0000 80B4     		push	{r7}
 2596              	.LCFI101:
 2597              		.cfi_def_cfa_offset 4
 2598              		.cfi_offset 7, -4
 2599 0002 83B0     		sub	sp, sp, #12
 2600              	.LCFI102:
 2601              		.cfi_def_cfa_offset 16
 2602 0004 00AF     		add	r7, sp, #0
 2603              	.LCFI103:
 2604              		.cfi_def_cfa_register 7
 2605 0006 0346     		mov	r3, r0
 2606 0008 FB71     		strb	r3, [r7, #7]
 877:../src/hw_config.c **** 	if(bDeviceState == CONFIGURED)
 2607              		.loc 2 877 0
 2608 000a 40F20003 		movw	r3, #:lower16:bDeviceState
 2609 000e C0F20003 		movt	r3, #:upper16:bDeviceState
 2610 0012 1B68     		ldr	r3, [r3, #0]
 2611 0014 052B     		cmp	r3, #5
 2612 0016 25D1     		bne	.L73
 878:../src/hw_config.c **** 	{
 879:../src/hw_config.c **** 		USART_Rx_Buffer[USART_Rx_ptr_in] = Data;
 2613              		.loc 2 879 0
 2614 0018 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_in
 2615 001c C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_in
 2616 0020 1A68     		ldr	r2, [r3, #0]
 2617 0022 40F20003 		movw	r3, #:lower16:USART_Rx_Buffer
 2618 0026 C0F20003 		movt	r3, #:upper16:USART_Rx_Buffer
 2619 002a F979     		ldrb	r1, [r7, #7]
 2620 002c 9954     		strb	r1, [r3, r2]
 880:../src/hw_config.c **** 
 881:../src/hw_config.c **** 		USART_Rx_ptr_in++;
 2621              		.loc 2 881 0
 2622 002e 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_in
 2623 0032 C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_in
 2624 0036 1B68     		ldr	r3, [r3, #0]
 2625 0038 03F10102 		add	r2, r3, #1
 2626 003c 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_in
 2627 0040 C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_in
 2628 0044 1A60     		str	r2, [r3, #0]
 882:../src/hw_config.c **** 
 883:../src/hw_config.c **** 		/* To avoid buffer overflow */
 884:../src/hw_config.c **** 		if(USART_Rx_ptr_in == USART_RX_DATA_SIZE)
 2629              		.loc 2 884 0
 2630 0046 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_in
 2631 004a C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_in
 2632 004e 1B68     		ldr	r3, [r3, #0]
 2633 0050 B3F5807F 		cmp	r3, #256
 2634 0054 06D1     		bne	.L73
 885:../src/hw_config.c **** 		{
 886:../src/hw_config.c **** 			USART_Rx_ptr_in = 0;
 2635              		.loc 2 886 0
 2636 0056 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_in
 2637 005a C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_in
 2638 005e 4FF00002 		mov	r2, #0
 2639 0062 1A60     		str	r2, [r3, #0]
 2640              	.L73:
 887:../src/hw_config.c **** 		}
 888:../src/hw_config.c **** 	}
 889:../src/hw_config.c **** }
 2641              		.loc 2 889 0
 2642 0064 07F10C07 		add	r7, r7, #12
 2643 0068 BD46     		mov	sp, r7
 2644 006a 80BC     		pop	{r7}
 2645 006c 7047     		bx	lr
 2646              		.cfi_endproc
 2647              	.LFE88:
 2649 006e 00BF     		.section	.text.Handle_USBAsynchXfer,"ax",%progbits
 2650              		.align	2
 2651              		.global	Handle_USBAsynchXfer
 2652              		.thumb
 2653              		.thumb_func
 2655              	Handle_USBAsynchXfer:
 2656              	.LFB89:
 890:../src/hw_config.c **** 
 891:../src/hw_config.c **** /*******************************************************************************
 892:../src/hw_config.c **** * Function Name  : Handle_USBAsynchXfer.
 893:../src/hw_config.c **** * Description    : send data to USB.
 894:../src/hw_config.c **** * Input          : None.
 895:../src/hw_config.c **** * Return         : None.
 896:../src/hw_config.c **** *******************************************************************************/
 897:../src/hw_config.c **** void Handle_USBAsynchXfer (void)
 898:../src/hw_config.c **** {
 2657              		.loc 2 898 0
 2658              		.cfi_startproc
 2659              		@ args = 0, pretend = 0, frame = 8
 2660              		@ frame_needed = 1, uses_anonymous_args = 0
 2661 0000 80B5     		push	{r7, lr}
 2662              	.LCFI104:
 2663              		.cfi_def_cfa_offset 8
 2664              		.cfi_offset 7, -8
 2665              		.cfi_offset 14, -4
 2666 0002 82B0     		sub	sp, sp, #8
 2667              	.LCFI105:
 2668              		.cfi_def_cfa_offset 16
 2669 0004 00AF     		add	r7, sp, #0
 2670              	.LCFI106:
 2671              		.cfi_def_cfa_register 7
 899:../src/hw_config.c **** 
 900:../src/hw_config.c ****   uint16_t USB_Tx_ptr;
 901:../src/hw_config.c ****   uint16_t USB_Tx_length;
 902:../src/hw_config.c **** 
 903:../src/hw_config.c ****   if(USB_Tx_State != 1)
 2672              		.loc 2 903 0
 2673 0006 40F20003 		movw	r3, #:lower16:USB_Tx_State
 2674 000a C0F20003 		movt	r3, #:upper16:USB_Tx_State
 2675 000e 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 2676 0010 012B     		cmp	r3, #1
 2677 0012 00F0B680 		beq	.L75
 904:../src/hw_config.c ****   {
 905:../src/hw_config.c ****     if (USART_Rx_ptr_out == USART_RX_DATA_SIZE)
 2678              		.loc 2 905 0
 2679 0016 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_out
 2680 001a C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_out
 2681 001e 1B68     		ldr	r3, [r3, #0]
 2682 0020 B3F5807F 		cmp	r3, #256
 2683 0024 06D1     		bne	.L77
 906:../src/hw_config.c ****     {
 907:../src/hw_config.c ****       USART_Rx_ptr_out = 0;
 2684              		.loc 2 907 0
 2685 0026 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_out
 2686 002a C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_out
 2687 002e 4FF00002 		mov	r2, #0
 2688 0032 1A60     		str	r2, [r3, #0]
 2689              	.L77:
 908:../src/hw_config.c ****     }
 909:../src/hw_config.c **** 
 910:../src/hw_config.c ****     if(USART_Rx_ptr_out == USART_Rx_ptr_in)
 2690              		.loc 2 910 0
 2691 0034 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_out
 2692 0038 C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_out
 2693 003c 1A68     		ldr	r2, [r3, #0]
 2694 003e 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_in
 2695 0042 C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_in
 2696 0046 1B68     		ldr	r3, [r3, #0]
 2697 0048 9A42     		cmp	r2, r3
 2698 004a 07D1     		bne	.L78
 911:../src/hw_config.c ****     {
 912:../src/hw_config.c ****       USB_Tx_State = 0;
 2699              		.loc 2 912 0
 2700 004c 40F20003 		movw	r3, #:lower16:USB_Tx_State
 2701 0050 C0F20003 		movt	r3, #:upper16:USB_Tx_State
 2702 0054 4FF00002 		mov	r2, #0
 2703 0058 1A70     		strb	r2, [r3, #0]
 913:../src/hw_config.c ****       return;
 2704              		.loc 2 913 0
 2705 005a 92E0     		b	.L75
 2706              	.L78:
 914:../src/hw_config.c ****     }
 915:../src/hw_config.c **** 
 916:../src/hw_config.c ****     if(USART_Rx_ptr_out > USART_Rx_ptr_in) /* rollback */
 2707              		.loc 2 916 0
 2708 005c 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_out
 2709 0060 C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_out
 2710 0064 1A68     		ldr	r2, [r3, #0]
 2711 0066 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_in
 2712 006a C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_in
 2713 006e 1B68     		ldr	r3, [r3, #0]
 2714 0070 9A42     		cmp	r2, r3
 2715 0072 0CD9     		bls	.L79
 917:../src/hw_config.c ****     {
 918:../src/hw_config.c ****       USART_Rx_length = USART_RX_DATA_SIZE - USART_Rx_ptr_out;
 2716              		.loc 2 918 0
 2717 0074 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_out
 2718 0078 C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_out
 2719 007c 1B68     		ldr	r3, [r3, #0]
 2720 007e C3F58072 		rsb	r2, r3, #256
 2721 0082 40F20003 		movw	r3, #:lower16:USART_Rx_length
 2722 0086 C0F20003 		movt	r3, #:upper16:USART_Rx_length
 2723 008a 1A60     		str	r2, [r3, #0]
 2724 008c 0FE0     		b	.L80
 2725              	.L79:
 919:../src/hw_config.c ****     }
 920:../src/hw_config.c ****     else
 921:../src/hw_config.c ****     {
 922:../src/hw_config.c ****       USART_Rx_length = USART_Rx_ptr_in - USART_Rx_ptr_out;
 2726              		.loc 2 922 0
 2727 008e 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_in
 2728 0092 C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_in
 2729 0096 1A68     		ldr	r2, [r3, #0]
 2730 0098 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_out
 2731 009c C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_out
 2732 00a0 1B68     		ldr	r3, [r3, #0]
 2733 00a2 D21A     		subs	r2, r2, r3
 2734 00a4 40F20003 		movw	r3, #:lower16:USART_Rx_length
 2735 00a8 C0F20003 		movt	r3, #:upper16:USART_Rx_length
 2736 00ac 1A60     		str	r2, [r3, #0]
 2737              	.L80:
 923:../src/hw_config.c ****     }
 924:../src/hw_config.c **** 
 925:../src/hw_config.c ****     if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE)
 2738              		.loc 2 925 0
 2739 00ae 40F20003 		movw	r3, #:lower16:USART_Rx_length
 2740 00b2 C0F20003 		movt	r3, #:upper16:USART_Rx_length
 2741 00b6 1B68     		ldr	r3, [r3, #0]
 2742 00b8 402B     		cmp	r3, #64
 2743 00ba 21D9     		bls	.L81
 926:../src/hw_config.c ****     {
 927:../src/hw_config.c ****       USB_Tx_ptr = USART_Rx_ptr_out;
 2744              		.loc 2 927 0
 2745 00bc 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_out
 2746 00c0 C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_out
 2747 00c4 1B68     		ldr	r3, [r3, #0]
 2748 00c6 FB80     		strh	r3, [r7, #6]	@ movhi
 928:../src/hw_config.c ****       USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
 2749              		.loc 2 928 0
 2750 00c8 4FF04003 		mov	r3, #64
 2751 00cc BB80     		strh	r3, [r7, #4]	@ movhi
 929:../src/hw_config.c **** 
 930:../src/hw_config.c ****       USART_Rx_ptr_out += VIRTUAL_COM_PORT_DATA_SIZE;
 2752              		.loc 2 930 0
 2753 00ce 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_out
 2754 00d2 C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_out
 2755 00d6 1B68     		ldr	r3, [r3, #0]
 2756 00d8 03F14002 		add	r2, r3, #64
 2757 00dc 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_out
 2758 00e0 C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_out
 2759 00e4 1A60     		str	r2, [r3, #0]
 931:../src/hw_config.c ****       USART_Rx_length -= VIRTUAL_COM_PORT_DATA_SIZE;
 2760              		.loc 2 931 0
 2761 00e6 40F20003 		movw	r3, #:lower16:USART_Rx_length
 2762 00ea C0F20003 		movt	r3, #:upper16:USART_Rx_length
 2763 00ee 1B68     		ldr	r3, [r3, #0]
 2764 00f0 A3F14002 		sub	r2, r3, #64
 2765 00f4 40F20003 		movw	r3, #:lower16:USART_Rx_length
 2766 00f8 C0F20003 		movt	r3, #:upper16:USART_Rx_length
 2767 00fc 1A60     		str	r2, [r3, #0]
 2768 00fe 22E0     		b	.L82
 2769              	.L81:
 932:../src/hw_config.c ****     }
 933:../src/hw_config.c ****     else
 934:../src/hw_config.c ****     {
 935:../src/hw_config.c ****       USB_Tx_ptr = USART_Rx_ptr_out;
 2770              		.loc 2 935 0
 2771 0100 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_out
 2772 0104 C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_out
 2773 0108 1B68     		ldr	r3, [r3, #0]
 2774 010a FB80     		strh	r3, [r7, #6]	@ movhi
 936:../src/hw_config.c ****       USB_Tx_length = USART_Rx_length;
 2775              		.loc 2 936 0
 2776 010c 40F20003 		movw	r3, #:lower16:USART_Rx_length
 2777 0110 C0F20003 		movt	r3, #:upper16:USART_Rx_length
 2778 0114 1B68     		ldr	r3, [r3, #0]
 2779 0116 BB80     		strh	r3, [r7, #4]	@ movhi
 937:../src/hw_config.c **** 
 938:../src/hw_config.c ****       USART_Rx_ptr_out += USART_Rx_length;
 2780              		.loc 2 938 0
 2781 0118 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_out
 2782 011c C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_out
 2783 0120 1A68     		ldr	r2, [r3, #0]
 2784 0122 40F20003 		movw	r3, #:lower16:USART_Rx_length
 2785 0126 C0F20003 		movt	r3, #:upper16:USART_Rx_length
 2786 012a 1B68     		ldr	r3, [r3, #0]
 2787 012c D218     		adds	r2, r2, r3
 2788 012e 40F20003 		movw	r3, #:lower16:USART_Rx_ptr_out
 2789 0132 C0F20003 		movt	r3, #:upper16:USART_Rx_ptr_out
 2790 0136 1A60     		str	r2, [r3, #0]
 939:../src/hw_config.c ****       USART_Rx_length = 0;
 2791              		.loc 2 939 0
 2792 0138 40F20003 		movw	r3, #:lower16:USART_Rx_length
 2793 013c C0F20003 		movt	r3, #:upper16:USART_Rx_length
 2794 0140 4FF00002 		mov	r2, #0
 2795 0144 1A60     		str	r2, [r3, #0]
 2796              	.L82:
 940:../src/hw_config.c ****     }
 941:../src/hw_config.c ****     USB_Tx_State = 1;
 2797              		.loc 2 941 0
 2798 0146 40F20003 		movw	r3, #:lower16:USB_Tx_State
 2799 014a C0F20003 		movt	r3, #:upper16:USB_Tx_State
 2800 014e 4FF00102 		mov	r2, #1
 2801 0152 1A70     		strb	r2, [r3, #0]
 942:../src/hw_config.c ****     UserToPMABufferCopy(&USART_Rx_Buffer[USB_Tx_ptr], ENDP1_TXADDR, USB_Tx_length);
 2802              		.loc 2 942 0
 2803 0154 FA88     		ldrh	r2, [r7, #6]
 2804 0156 40F20003 		movw	r3, #:lower16:USART_Rx_Buffer
 2805 015a C0F20003 		movt	r3, #:upper16:USART_Rx_Buffer
 2806 015e D218     		adds	r2, r2, r3
 2807 0160 BB88     		ldrh	r3, [r7, #4]
 2808 0162 1046     		mov	r0, r2
 2809 0164 4FF0C001 		mov	r1, #192
 2810 0168 1A46     		mov	r2, r3
 2811 016a FFF7FEFF 		bl	UserToPMABufferCopy
 943:../src/hw_config.c ****     SetEPTxCount(ENDP1, USB_Tx_length);
 2812              		.loc 2 943 0
 2813 016e BB88     		ldrh	r3, [r7, #4]
 2814 0170 4FF00100 		mov	r0, #1
 2815 0174 1946     		mov	r1, r3
 2816 0176 FFF7FEFF 		bl	SetEPTxCount
 944:../src/hw_config.c ****     SetEPTxValid(ENDP1);
 2817              		.loc 2 944 0
 2818 017a 4FF00100 		mov	r0, #1
 2819 017e FFF7FEFF 		bl	SetEPTxValid
 2820              	.L75:
 945:../src/hw_config.c ****   }
 946:../src/hw_config.c **** 
 947:../src/hw_config.c **** }
 2821              		.loc 2 947 0
 2822 0182 07F10807 		add	r7, r7, #8
 2823 0186 BD46     		mov	sp, r7
 2824 0188 80BD     		pop	{r7, pc}
 2825              		.cfi_endproc
 2826              	.LFE89:
 2828 018a 00BF     		.section	.text.Get_SerialNum,"ax",%progbits
 2829              		.align	2
 2830              		.global	Get_SerialNum
 2831              		.thumb
 2832              		.thumb_func
 2834              	Get_SerialNum:
 2835              	.LFB90:
 948:../src/hw_config.c **** 
 949:../src/hw_config.c **** /*******************************************************************************
 950:../src/hw_config.c **** * Function Name  : Get_SerialNum.
 951:../src/hw_config.c **** * Description    : Create the serial number string descriptor.
 952:../src/hw_config.c **** * Input          : None.
 953:../src/hw_config.c **** * Output         : None.
 954:../src/hw_config.c **** * Return         : None.
 955:../src/hw_config.c **** *******************************************************************************/
 956:../src/hw_config.c **** void Get_SerialNum(void)
 957:../src/hw_config.c **** {
 2836              		.loc 2 957 0
 2837              		.cfi_startproc
 2838              		@ args = 0, pretend = 0, frame = 16
 2839              		@ frame_needed = 1, uses_anonymous_args = 0
 2840 0000 80B5     		push	{r7, lr}
 2841              	.LCFI107:
 2842              		.cfi_def_cfa_offset 8
 2843              		.cfi_offset 7, -8
 2844              		.cfi_offset 14, -4
 2845 0002 84B0     		sub	sp, sp, #16
 2846              	.LCFI108:
 2847              		.cfi_def_cfa_offset 24
 2848 0004 00AF     		add	r7, sp, #0
 2849              	.LCFI109:
 2850              		.cfi_def_cfa_register 7
 958:../src/hw_config.c ****   uint32_t Device_Serial0, Device_Serial1, Device_Serial2;
 959:../src/hw_config.c **** 
 960:../src/hw_config.c ****   Device_Serial0 = *(uint32_t*)ID1;
 2851              		.loc 2 960 0
 2852 0006 4FF2E873 		movw	r3, #63464
 2853 000a C1F6FF73 		movt	r3, 8191
 2854 000e 1B68     		ldr	r3, [r3, #0]
 2855 0010 FB60     		str	r3, [r7, #12]
 961:../src/hw_config.c ****   Device_Serial1 = *(uint32_t*)ID2;
 2856              		.loc 2 961 0
 2857 0012 4FF2EC73 		movw	r3, #63468
 2858 0016 C1F6FF73 		movt	r3, 8191
 2859 001a 1B68     		ldr	r3, [r3, #0]
 2860 001c BB60     		str	r3, [r7, #8]
 962:../src/hw_config.c ****   Device_Serial2 = *(uint32_t*)ID3;
 2861              		.loc 2 962 0
 2862 001e 4FF2F073 		movw	r3, #63472
 2863 0022 C1F6FF73 		movt	r3, 8191
 2864 0026 1B68     		ldr	r3, [r3, #0]
 2865 0028 7B60     		str	r3, [r7, #4]
 963:../src/hw_config.c **** 
 964:../src/hw_config.c ****   Device_Serial0 += Device_Serial2;
 2866              		.loc 2 964 0
 2867 002a FA68     		ldr	r2, [r7, #12]
 2868 002c 7B68     		ldr	r3, [r7, #4]
 2869 002e D318     		adds	r3, r2, r3
 2870 0030 FB60     		str	r3, [r7, #12]
 965:../src/hw_config.c **** 
 966:../src/hw_config.c ****   if (Device_Serial0 != 0)
 2871              		.loc 2 966 0
 2872 0032 FB68     		ldr	r3, [r7, #12]
 2873 0034 002B     		cmp	r3, #0
 2874 0036 0BD0     		beq	.L83
 967:../src/hw_config.c ****   {
 968:../src/hw_config.c ****     IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
 2875              		.loc 2 968 0
 2876 0038 F868     		ldr	r0, [r7, #12]
 2877 003a 0749     		ldr	r1, .L85
 2878 003c 4FF00802 		mov	r2, #8
 2879 0040 FFF7FEFF 		bl	IntToUnicode
 969:../src/hw_config.c ****     IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 2880              		.loc 2 969 0
 2881 0044 B868     		ldr	r0, [r7, #8]
 2882 0046 0549     		ldr	r1, .L85+4
 2883 0048 4FF00402 		mov	r2, #4
 2884 004c FFF7FEFF 		bl	IntToUnicode
 2885              	.L83:
 970:../src/hw_config.c ****   }
 971:../src/hw_config.c **** }
 2886              		.loc 2 971 0
 2887 0050 07F11007 		add	r7, r7, #16
 2888 0054 BD46     		mov	sp, r7
 2889 0056 80BD     		pop	{r7, pc}
 2890              	.L86:
 2891              		.align	2
 2892              	.L85:
 2893 0058 02000000 		.word	Virtual_Com_Port_StringSerial+2
 2894 005c 12000000 		.word	Virtual_Com_Port_StringSerial+18
 2895              		.cfi_endproc
 2896              	.LFE90:
 2898              		.section	.text.IntToUnicode,"ax",%progbits
 2899              		.align	2
 2900              		.thumb
 2901              		.thumb_func
 2903              	IntToUnicode:
 2904              	.LFB91:
 972:../src/hw_config.c **** 
 973:../src/hw_config.c **** /*******************************************************************************
 974:../src/hw_config.c **** * Function Name  : HexToChar.
 975:../src/hw_config.c **** * Description    : Convert Hex 32Bits value into char.
 976:../src/hw_config.c **** * Input          : None.
 977:../src/hw_config.c **** * Output         : None.
 978:../src/hw_config.c **** * Return         : None.
 979:../src/hw_config.c **** *******************************************************************************/
 980:../src/hw_config.c **** static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
 981:../src/hw_config.c **** {
 2905              		.loc 2 981 0
 2906              		.cfi_startproc
 2907              		@ args = 0, pretend = 0, frame = 24
 2908              		@ frame_needed = 1, uses_anonymous_args = 0
 2909              		@ link register save eliminated.
 2910 0000 80B4     		push	{r7}
 2911              	.LCFI110:
 2912              		.cfi_def_cfa_offset 4
 2913              		.cfi_offset 7, -4
 2914 0002 87B0     		sub	sp, sp, #28
 2915              	.LCFI111:
 2916              		.cfi_def_cfa_offset 32
 2917 0004 00AF     		add	r7, sp, #0
 2918              	.LCFI112:
 2919              		.cfi_def_cfa_register 7
 2920 0006 F860     		str	r0, [r7, #12]
 2921 0008 B960     		str	r1, [r7, #8]
 2922 000a 1346     		mov	r3, r2
 2923 000c FB71     		strb	r3, [r7, #7]
 982:../src/hw_config.c ****   uint8_t idx = 0;
 2924              		.loc 2 982 0
 2925 000e 4FF00003 		mov	r3, #0
 2926 0012 FB75     		strb	r3, [r7, #23]
 983:../src/hw_config.c **** 
 984:../src/hw_config.c ****   for( idx = 0 ; idx < len ; idx ++)
 2927              		.loc 2 984 0
 2928 0014 4FF00003 		mov	r3, #0
 2929 0018 FB75     		strb	r3, [r7, #23]
 2930 001a 31E0     		b	.L88
 2931              	.L91:
 985:../src/hw_config.c ****   {
 986:../src/hw_config.c ****     if( ((value >> 28)) < 0xA )
 2932              		.loc 2 986 0
 2933 001c FB68     		ldr	r3, [r7, #12]
 2934 001e 4FEA1373 		lsr	r3, r3, #28
 2935 0022 092B     		cmp	r3, #9
 2936 0024 0DD8     		bhi	.L89
 987:../src/hw_config.c ****     {
 988:../src/hw_config.c ****       pbuf[ 2* idx] = (value >> 28) + '0';
 2937              		.loc 2 988 0
 2938 0026 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 2939 0028 4FEA4303 		lsl	r3, r3, #1
 2940 002c BA68     		ldr	r2, [r7, #8]
 2941 002e D318     		adds	r3, r2, r3
 2942 0030 FA68     		ldr	r2, [r7, #12]
 2943 0032 4FEA1272 		lsr	r2, r2, #28
 2944 0036 D2B2     		uxtb	r2, r2
 2945 0038 02F13002 		add	r2, r2, #48
 2946 003c D2B2     		uxtb	r2, r2
 2947 003e 1A70     		strb	r2, [r3, #0]
 2948 0040 0CE0     		b	.L90
 2949              	.L89:
 989:../src/hw_config.c ****     }
 990:../src/hw_config.c ****     else
 991:../src/hw_config.c ****     {
 992:../src/hw_config.c ****       pbuf[2* idx] = (value >> 28) + 'A' - 10;
 2950              		.loc 2 992 0
 2951 0042 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 2952 0044 4FEA4303 		lsl	r3, r3, #1
 2953 0048 BA68     		ldr	r2, [r7, #8]
 2954 004a D318     		adds	r3, r2, r3
 2955 004c FA68     		ldr	r2, [r7, #12]
 2956 004e 4FEA1272 		lsr	r2, r2, #28
 2957 0052 D2B2     		uxtb	r2, r2
 2958 0054 02F13702 		add	r2, r2, #55
 2959 0058 D2B2     		uxtb	r2, r2
 2960 005a 1A70     		strb	r2, [r3, #0]
 2961              	.L90:
 993:../src/hw_config.c ****     }
 994:../src/hw_config.c **** 
 995:../src/hw_config.c ****     value = value << 4;
 2962              		.loc 2 995 0
 2963 005c FB68     		ldr	r3, [r7, #12]
 2964 005e 4FEA0313 		lsl	r3, r3, #4
 2965 0062 FB60     		str	r3, [r7, #12]
 996:../src/hw_config.c **** 
 997:../src/hw_config.c ****     pbuf[ 2* idx + 1] = 0;
 2966              		.loc 2 997 0
 2967 0064 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 2968 0066 4FEA4303 		lsl	r3, r3, #1
 2969 006a 03F10103 		add	r3, r3, #1
 2970 006e BA68     		ldr	r2, [r7, #8]
 2971 0070 D318     		adds	r3, r2, r3
 2972 0072 4FF00002 		mov	r2, #0
 2973 0076 1A70     		strb	r2, [r3, #0]
 984:../src/hw_config.c ****   for( idx = 0 ; idx < len ; idx ++)
 2974              		.loc 2 984 0
 2975 0078 FB7D     		ldrb	r3, [r7, #23]
 2976 007a 03F10103 		add	r3, r3, #1
 2977 007e FB75     		strb	r3, [r7, #23]
 2978              	.L88:
 984:../src/hw_config.c ****   for( idx = 0 ; idx < len ; idx ++)
 2979              		.loc 2 984 0 is_stmt 0 discriminator 1
 2980 0080 FA7D     		ldrb	r2, [r7, #23]	@ zero_extendqisi2
 2981 0082 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2982 0084 9A42     		cmp	r2, r3
 2983 0086 C9D3     		bcc	.L91
 998:../src/hw_config.c ****   }
 999:../src/hw_config.c **** }
 2984              		.loc 2 999 0 is_stmt 1
 2985 0088 07F11C07 		add	r7, r7, #28
 2986 008c BD46     		mov	sp, r7
 2987 008e 80BC     		pop	{r7}
 2988 0090 7047     		bx	lr
 2989              		.cfi_endproc
 2990              	.LFE91:
 2992 0092 00BF     		.text
 2993              	.Letext0:
 2994              		.file 3 "/Users/zac/code/spark/marvin/libraries/CMSIS/Device/ST/STM32F10x/Include/stm32f10x.h"
 2995              		.file 4 "/usr/local/gcc-arm-none-eabi-4_7-2013q1/bin/../lib/gcc/arm-none-eabi/4.7.3/../../../../ar
 2996              		.file 5 "/Users/zac/code/spark/marvin/libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_dma.h"
 2997              		.file 6 "/Users/zac/code/spark/marvin/libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_exti.h"
 2998              		.file 7 "/Users/zac/code/spark/marvin/libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_gpio.h"
 2999              		.file 8 "/Users/zac/code/spark/marvin/libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_spi.h"
 3000              		.file 9 "/Users/zac/code/spark/marvin/libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_tim.h"
 3001              		.file 10 "/Users/zac/code/spark/marvin/libraries/STM32F10x_StdPeriph_Driver/inc/misc.h"
 3002              		.file 11 "/Users/zac/code/spark/marvin/inc/hw_config.h"
 3003              		.file 12 "/Users/zac/code/spark/marvin/libraries/STM32_USB-FS-Device_Driver/inc/usb_core.h"
 3004              		.file 13 "/Users/zac/code/spark/marvin/inc/usb_prop.h"
 3005              		.file 14 "/Users/zac/code/spark/marvin/inc/usb_pwr.h"
 3006              		.file 15 "/Users/zac/code/spark/marvin/libraries/CMSIS/Device/ST/STM32F10x/Include/system_stm32f10
 3007              		.file 16 "/Users/zac/code/spark/marvin/inc/usb_desc.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 hw_config.c
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:19     .text.NVIC_GetPriorityGrouping:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:23     .text.NVIC_GetPriorityGrouping:0000000000000000 NVIC_GetPriorityGrouping
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:53     .text.NVIC_SetPriority:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:57     .text.NVIC_SetPriority:0000000000000000 NVIC_SetPriority
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:115    .text.NVIC_EncodePriority:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:119    .text.NVIC_EncodePriority:0000000000000000 NVIC_EncodePriority
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:195    .text.SysTick_Config:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:199    .text.SysTick_Config:0000000000000000 SysTick_Config
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:263    .data:0000000000000000 DIO_PORT
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:260    .data:0000000000000000 $d
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:277    .rodata:0000000000000000 DIO_PIN
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:274    .rodata:0000000000000000 $d
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:290    .rodata:0000000000000010 DIO_CLK
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:304    .data:0000000000000020 LED_PORT
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:312    .rodata:0000000000000030 LED_PIN
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:319    .rodata:0000000000000034 LED_CLK
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:327    .data:0000000000000028 BUTTON_PORT
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:335    .rodata:000000000000003c BUTTON_PIN
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:342    .rodata:0000000000000040 BUTTON_CLK
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:350    .data:0000000000000030 BUTTON_GPIO_MODE
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:358    .bss:0000000000000000 BUTTON_DEBOUNCED
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:355    .bss:0000000000000000 $d
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:365    .rodata:0000000000000048 BUTTON_EXTI_LINE
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:372    .rodata:000000000000004c BUTTON_PORT_SOURCE
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:378    .rodata:0000000000000050 BUTTON_PIN_SOURCE
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:385    .rodata:0000000000000054 BUTTON_IRQn
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:393    .data:0000000000000034 BUTTON_EXTI_TRIGGER
                            *COM*:0000000000000100 USART_Rx_Buffer
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:402    .bss:0000000000000004 USART_Rx_ptr_in
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:408    .bss:0000000000000008 USART_Rx_ptr_out
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:414    .bss:000000000000000c USART_Rx_length
                            *COM*:0000000000000040 USB_Rx_Buffer
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:421    .bss:0000000000000010 USB_Rx_length
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:427    .bss:0000000000000012 USB_Rx_ptr
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:432    .bss:0000000000000014 USB_Tx_State
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:437    .bss:0000000000000015 USB_Rx_State
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:444    .data:0000000000000038 USB_USART_BaudRate
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:447    .text.Set_System:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:452    .text.Set_System:0000000000000000 Set_System
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:576    .text.NVIC_Configuration:0000000000000000 NVIC_Configuration
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:608    .text.DIO_Init:0000000000000000 DIO_Init
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:753    .text.LED_Init:0000000000000000 LED_Init
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:857    .text.LED_Off:0000000000000000 LED_Off
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:949    .text.BUTTON_Init:0000000000000000 BUTTON_Init
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:571    .text.NVIC_Configuration:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:603    .text.DIO_Init:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:674    .text.DIO_SetState:0000000000000000 DIO_SetState
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:669    .text.DIO_SetState:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:748    .text.LED_Init:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:809    .text.LED_On:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:814    .text.LED_On:0000000000000000 LED_On
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:852    .text.LED_Off:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:895    .text.LED_Toggle:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:900    .text.LED_Toggle:0000000000000000 LED_Toggle
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:944    .text.BUTTON_Init:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1123   .text.BUTTON_EXTI_Config:0000000000000000 BUTTON_EXTI_Config
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1118   .text.BUTTON_EXTI_Config:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1195   .text.BUTTON_GetState:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1200   .text.BUTTON_GetState:0000000000000000 BUTTON_GetState
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1241   .text.BUTTON_GetDebouncedState:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1246   .text.BUTTON_GetDebouncedState:0000000000000000 BUTTON_GetDebouncedState
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1294   .text.CC3000_WIFI_Init:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1299   .text.CC3000_WIFI_Init:0000000000000000 CC3000_WIFI_Init
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1886   .text.CC3000_Write_Enable_Pin:0000000000000000 CC3000_Write_Enable_Pin
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1360   .text.CC3000_SPI_Init:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1365   .text.CC3000_SPI_Init:0000000000000000 CC3000_SPI_Init
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1467   .text.CC3000_DMA_Config:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1472   .text.CC3000_DMA_Config:0000000000000000 CC3000_DMA_Config
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1577   .text.CC3000_SPI_DMA_Init:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1582   .text.CC3000_SPI_DMA_Init:0000000000000000 CC3000_SPI_DMA_Init
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1670   .text.CC3000_SPI_DMA_Channels:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1675   .text.CC3000_SPI_DMA_Channels:0000000000000000 CC3000_SPI_DMA_Channels
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1714   .text.CC3000_Read_Interrupt_Pin:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1719   .text.CC3000_Read_Interrupt_Pin:0000000000000000 CC3000_Read_Interrupt_Pin
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1746   .text.CC3000_Interrupt_Enable:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1751   .text.CC3000_Interrupt_Enable:0000000000000000 CC3000_Interrupt_Enable
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1831   .text.CC3000_Interrupt_Disable:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1836   .text.CC3000_Interrupt_Disable:0000000000000000 CC3000_Interrupt_Disable
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1881   .text.CC3000_Write_Enable_Pin:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1930   .text.sFLASH_SPI_DeInit:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:1935   .text.sFLASH_SPI_DeInit:0000000000000000 sFLASH_SPI_DeInit
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2012   .text.sFLASH_SPI_Init:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2017   .text.sFLASH_SPI_Init:0000000000000000 sFLASH_SPI_Init
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2144   .text.USB_Disconnect_Config:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2149   .text.USB_Disconnect_Config:0000000000000000 USB_Disconnect_Config
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2193   .text.Set_USBClock:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2198   .text.Set_USBClock:0000000000000000 Set_USBClock
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2225   .text.Enter_LowPowerMode:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2230   .text.Enter_LowPowerMode:0000000000000000 Enter_LowPowerMode
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2257   .text.Leave_LowPowerMode:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2262   .text.Leave_LowPowerMode:0000000000000000 Leave_LowPowerMode
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2310   .text.USB_Interrupts_Config:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2315   .text.USB_Interrupts_Config:0000000000000000 USB_Interrupts_Config
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2356   .text.USB_Cable_Config:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2361   .text.USB_Cable_Config:0000000000000000 USB_Cable_Config
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2405   .text.USB_USART_Init:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2410   .text.USB_USART_Init:0000000000000000 USB_USART_Init
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2449   .text.USB_USART_Available_Data:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2454   .text.USB_USART_Available_Data:0000000000000000 USB_USART_Available_Data
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2505   .text.USB_USART_Receive_Data:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2510   .text.USB_USART_Receive_Data:0000000000000000 USB_USART_Receive_Data
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2583   .text.USB_USART_Send_Data:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2588   .text.USB_USART_Send_Data:0000000000000000 USB_USART_Send_Data
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2650   .text.Handle_USBAsynchXfer:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2655   .text.Handle_USBAsynchXfer:0000000000000000 Handle_USBAsynchXfer
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2829   .text.Get_SerialNum:0000000000000000 $t
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2834   .text.Get_SerialNum:0000000000000000 Get_SerialNum
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2903   .text.IntToUnicode:0000000000000000 IntToUnicode
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2893   .text.Get_SerialNum:0000000000000058 $d
/var/folders/d1/846xqcps64v4wybnmd7kk8540000gn/T//ccP0tYRK.s:2899   .text.IntToUnicode:0000000000000000 $t
                     .debug_frame:0000000000000010 $d
                           .group:0000000000000000 wm4.1.8991b0b359e9e91a82acb66692cb6642
                           .group:0000000000000000 wm4.platform_config.h.13.40eb885bb536156af5c03b48263b5da1
                           .group:0000000000000000 wm4.stm32f10x.h.57.69ab29c83f735418a543aa508b559235
                           .group:0000000000000000 wm4.core_cm3.h.32.8e21fbd14bb96c2b40e026c4d2c8fe1f
                           .group:0000000000000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:0000000000000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:0000000000000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:0000000000000000 wm4._ansi.h.23.b5bb84d7ba97d82b5b1dc1826a7ae811
                           .group:0000000000000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:0000000000000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:0000000000000000 wm4.core_cm3.h.129.e08b7204181ea22e6a9fa84cb9ad0924
                           .group:0000000000000000 wm4.stm32f10x.h.532.91bd57525f6c583f00129a351847d405
                           .group:0000000000000000 wm4.stm32f10x_adc.h.89.9f2b285fa0070185d48a05b61a05798c
                           .group:0000000000000000 wm4.stm32f10x_bkp.h.31.74a586c036c8ee5d9205c6728cc8d6ab
                           .group:0000000000000000 wm4.stm32f10x_dma.h.31.ef16218235edc52b414c0353f44b4bf0
                           .group:0000000000000000 wm4.stm32f10x_exti.h.31.b25bcb4f1a2daad39d2d7dfa4e901646
                           .group:0000000000000000 wm4.stm32f10x_flash.h.31.0203bc95b65c5396b67991e07a675efb
                           .group:0000000000000000 wm4.stm32f10x_gpio.h.31.0a32659dbac1fc1055c7cbdc248963be
                           .group:0000000000000000 wm4.stm32f10x_i2c.h.31.93d7dc2d477856f119d957730d4c6f1c
                           .group:0000000000000000 wm4.stm32f10x_pwr.h.31.9168b6921e0cf03b467c7ed90861c701
                           .group:0000000000000000 wm4.stm32f10x_rcc.h.31.2ee3219a25ef4ced658f2fe9d8cd94aa
                           .group:0000000000000000 wm4.stm32f10x_rtc.h.31.00ba78fc0dbb06b6e6783a1e7fccf5a0
                           .group:0000000000000000 wm4.stm32f10x_spi.h.31.d2f6e4626887cabe8c98f3a185590a36
                           .group:0000000000000000 wm4.stm32f10x_tim.h.31.6c06f7f26e0864f9cd59597f46ca2c7c
                           .group:0000000000000000 wm4.stm32f10x_usart.h.31.28d75d6af05cefbbfa00cf30a7c8a335
                           .group:0000000000000000 wm4.misc.h.31.a89fba2040036f6f8c835a78a213e0cd
                           .group:0000000000000000 wm4.stm32f10x.h.8356.9fd2fa84655112ac7dfc5c88beeb383d
                           .group:0000000000000000 wm4.platform_config.h.55.c9956ee2c5ec010802c11a3a06087af4
                           .group:0000000000000000 wm4.stdlib.h.13.603ed7eb09a1561ab06840b7c0fcff58
                           .group:0000000000000000 wm4.stddef.h.187.40b3a084f9bc2c020a9e00b9eabe9c14
                           .group:0000000000000000 wm4._default_types.h.6.5e12cd604db8ce00b62bb2f02708eaf3
                           .group:0000000000000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:0000000000000000 wm4.stddef.h.349.31f4c5baff3fa2689010b32028da9c47
                           .group:0000000000000000 wm4.reent.h.16.9e42f0e588b85e70b2bf6572af57ce64
                           .group:0000000000000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:0000000000000000 wm4.stdlib.h.50.f5923f1950ced340a337f4676566f65a
                           .group:0000000000000000 wm4.errno.h.2.ba016d646105af6cad23be83630b6a3f
                           .group:0000000000000000 wm4.errno.h.9.65044c2b5d8494e43f5986ab0a1d770f
                           .group:0000000000000000 wm4.cc3000_common.h.58.2af7f8f8921b8cb4b89883c25878e207
                           .group:0000000000000000 wm4.usb_conf.h.13.ae0ffce2e8d0e4c6b2724f8ae0ada8cf
                           .group:0000000000000000 wm4.hw_config.h.61.9aaf7ecb821816183829c116d76d82b5
                           .group:0000000000000000 wm4.usb_regs.h.31.d9533108f8ac5724467880baa9cb0f26
                           .group:0000000000000000 wm4.usb_def.h.30.73e1a84be93039018a594bacb815cb88
                           .group:0000000000000000 wm4.usb_core.h.31.114a1d0e1de4beb01afdcd243bde9471
                           .group:0000000000000000 wm4.usb_prop.h.13.9412152d3d6af56e415ce219d0fca2ea
                           .group:0000000000000000 wm4.usb_desc.h.13.0ce14e111065b34ccf24e1260dbb5a3b

UNDEFINED SYMBOLS
RCC_APB1PeriphClockCmd
PWR_BackupAccessCmd
RCC_APB2PeriphClockCmd
GPIO_PinRemapConfig
SystemCoreClock
NVIC_SetVectorTable
NVIC_PriorityGroupConfig
GPIO_Init
TIM_TimeBaseStructInit
TIM_TimeBaseInit
TIM_SelectOnePulseMode
TIM_ClearITPendingBit
TIM_ITConfig
NVIC_Init
GPIO_EXTILineConfig
EXTI_ClearFlag
EXTI_Init
GPIO_ReadInputDataBit
GPIO_SetBits
SPI_Init
RCC_AHBPeriphClockCmd
DMA_DeInit
DMA_Init
wlan_rx_buffer
wlan_tx_buffer
DMA_ITConfig
SPI_I2S_DMACmd
SPI_Cmd
DMA_Cmd
GPIO_ResetBits
SPI_I2S_DeInit
RCC_USBCLKConfig
bDeviceState
Device_Info
linecoding
USB_Init
SetEPRxValid
UserToPMABufferCopy
SetEPTxCount
SetEPTxValid
Virtual_Com_Port_StringSerial
