--------------------------------------------------------------------------------
Release 8.1.03i Trace I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:\Xilinx81\bin\nt\trce.exe -ise ddr_interface.ise -intstyle ise -e 3 -l 3 -s 6
-xml HD_Gen_Module HD_Gen_Module.ncd -o HD_Gen_Module.twr HD_Gen_Module.pcf


Design file:              hd_gen_module.ncd
Physical constraint file: hd_gen_module.pcf
Device,speed:             xc2vp20,-6 (PRODUCTION 1.92 2005-11-04)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 132 constraints.  If you are experiencing memory or
   runtime issues it may help to consolidate some of these constraints.  For
   more details please see solution 10784 at support.xilinx.com
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk0dcm" MAXDELAY =
        0.45 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.354ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk0d2inv" MAXDELAY =
        0.755 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.631ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk90dcm" MAXDELAY =
        0.45 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.327ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/clk_dcm0/clk90d2inv" MAXDELAY
        = 0.755 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.635ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/cal_top0/suClkDiv2" MAXDELAY =
        0.6 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.407ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/cal_top0/suPhClkDiv2" MAXDELAY
        = 0.7 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.571ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/cal_top0/clkDiv2" MAXDELAY =
        0.6 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.407ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/infrastructure_top0/cal_top0/phClkDiv2" MAXDELAY =
        0.6 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.465ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddr_rst_dqs_div_o/mem_interface_top_inst/ddr2_top0/rst_dqs_div_int"
        MAXDELAY = 0.7 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.991ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.947ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.085ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.113ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.176ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.454ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.052ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.816ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.022ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.676ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.550ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.423ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.072ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<0>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.349ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.948ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<1>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.268ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.148ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<2>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.168ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.953ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_0<3>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.658ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.911ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<0>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.761ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_11_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.035ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<1>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.965ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_12_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.678ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<2>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.180ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_13_wr_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.956ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/transfer_done_1<3>" MAXDELAY
        = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.840ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr__n0000<1>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr__n0000<2>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_addr__n0000<3>"
        
MAXDELAY = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.195ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.080ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.852ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_00_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.896ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.639ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.511ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.863ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_02_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.869ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<0>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.718ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<1>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.357ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<2>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.570ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/fifo_10_rd_addr<3>" MAXDELAY
        = 4 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.129ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET
        "mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delayed"
        
MAXDELAY = 2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.963ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col1<1>" MAXDELAY =
        1.2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.031ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col0<1>" MAXDELAY =
        1.2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.710ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col1<0>" MAXDELAY =
        1.2 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.735ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<15>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.668ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<15>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.666ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<15>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.860ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<15>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.091ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<14>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.659ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<14>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.687ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<14>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.884ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<14>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.043ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<13>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.659ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<13>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.030ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<13>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.677ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<13>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.903ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<12>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.668ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<12>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.874ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<12>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.677ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<12>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.995ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<11>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.167ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<11>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.650ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<11>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.093ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<11>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.109ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<10>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.902ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<10>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.685ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<10>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.906ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<10>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.263ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<9>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.842ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<9>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.666ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<8>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.146ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<8>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.687ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<7>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.887ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<7>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.861ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<6>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.885ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<6>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.899ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<5>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.959ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<5>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.874ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<4>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.935ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<4>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.894ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<3>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.670ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<3>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.687ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<2>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.875ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<2>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   1.014ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<1>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.670ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<1>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.959ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_0<0>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.664ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_2<0>"
        MAXDELAY = 1.5 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   0.699ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk_p_i = PERIOD TIMEGRP "brefclk_p_i" 150 MHz HIGH 50% INPUT_JITTER 0
        ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_n_i" 150 MHz HIGH 50% INPUT_JITTER 0
        ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS01_path" TIG;

 8 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS02_path" TIG;

 4 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS05_path" TIG;

 6 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD
        TIMEGRP 
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm"
        TS_brefclk_n_i HIGH 50% INPUT_JITTER 0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD
        TIMEGRP 
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm"
        TS_brefclk_n_i PHASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm"
        TS_brefclk_n_i PHASE 3.333 ns HIGH 50% INPUT_JITTER 0 
ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_0 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm_0"
        TS_brefclk_p_i HIGH 50% INPUT_JITTER 0 ns;

 5446 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.254ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_0 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm_0"
        TS_brefclk_p_i PHASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns;

 3164 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.465ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_0 = PERIOD
        TIMEGRP
        
"mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm_0"
        TS_brefclk_p_i PHASE 3.333 ns HIGH 50% INPUT_JITTER 0 
ns;

 4 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   1.764ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock brefclk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk_n_i    |    6.465|    4.640|    3.127|    6.176|
brefclk_p_i    |    6.465|    4.640|    3.127|    6.176|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk_n_i    |    6.465|    4.640|    3.127|    6.176|
brefclk_p_i    |    6.465|    4.640|    3.127|    6.176|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 8632 paths, 120 nets, and 5014 connections

Design statistics:
   Minimum period:   6.465ns (Maximum frequency: 154.679MHz)
   Maximum net delay:   1.911ns


Analysis completed Wed May 23 15:25:56 2007
--------------------------------------------------------------------------------



Peak Memory Usage: 169 MB
