
Selected circuits
===================
 - **Circuit**: 8-bit unsigned adders (with overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and ep parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8s_83C | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add8s_83C.v)]  [[C](add8s_83C.c)] |
| add8s_83N | 0.039 | 0.39 | 12.50 | 1.29 | 0.5 |  [[Verilog](add8s_83N.v)]  [[C](add8s_83N.c)] |
| add8s_6YG | 2.89 | 6.25 | 46.35 | 39.10 | 119 |  [[Verilog](add8s_6YG.v)]  [[C](add8s_6YG.c)] |
| add8s_7YK | 7.60 | 25.00 | 54.43 | 150.85 | 3013 |  [[Verilog](add8s_7YK.v)]  [[C](add8s_7YK.c)] |
| add8s_6S5 | 0.78 | 2.34 | 71.48 | 9.74 | 6.5 |  [[Verilog](add8s_6S5.v)]  [[C](add8s_6S5.c)] |
| add8s_70Z | 22.38 | 50.00 | 85.42 | 146.36 | 5003 |  [[Verilog](add8s_70Z.v)]  [[C](add8s_70Z.c)] |
| add8s_6HF | 22.23 | 50.00 | 99.48 | 99.98 | 4551 |  [[Verilog](add8s_6HF.v)]  [[C](add8s_6HF.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             