module key_led_module(key
                led);
	input wire[4:0];
	output reg[3:0];
	
	always @ (posedge key[0]) begin
		led[0] = ~led[0];
	end

	always @ (posedge key[1]) begin
		led[1] = ~led[1];
	end

	always @ (posedge key[2]) begin
		led[2] = ~led[2];
	end

	always @ (posedge key[3]) begin
		led[3] = ~led[3];
	end








endmodule
