module mux (S,F,D0,D1,D2,D3,D4,D5,D6,D7);
	input [2:0] S;
	input [31:0] D0,D1,D2,D3,D4,D5,D6,D7;
	output reg[31:0] F;
	
	always @(S,D0,D1,D2,D3,D4,D5,D6,D7) begin
	case (S)
		3'b000: F <= D0;
		3'b001: F <= D1;
		3'b010: F <= D2;
		3'b011: F <= D3;
		3'b100: F <= D4;
		3'b101: F <= D5;
		3'b110: F <= D6;
		3'b111: F <= D7;
		endcase
	end
endmodule
