

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Mar  6 22:49:21 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Col_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  768857|  768857|  768857|  768857|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop             |  768856|  768856|     69896|          -|          -|    11|    no    |
        | + Col_Loop            |   69894|   69894|      6354|          -|          -|    11|    no    |
        |  ++ Filter2_Loop      |    6352|    6352|       397|          -|          -|    16|    no    |
        |   +++ W_Row_Loop      |     390|     390|       130|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    522|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        3|      -|      32|      8|    -|
|Multiplexer      |        -|      -|       -|    337|    -|
|Register         |        -|      -|     360|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      5|     813|   1829|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_fadd_32ns_32bkb_U1  |conv_fadd_32ns_32bkb  |        0|      2|  227|  403|    0|
    |conv_fcmp_32ns_32dEe_U3  |conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|    0|
    |conv_fmul_32ns_32cud_U2  |conv_fmul_32ns_32cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_bias_U       |conv_conv_bias       |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv_weights_0_U  |conv_conv_weights_0  |        1|   0|   0|    0|   288|   32|     1|         9216|
    |conv_weights_1_U  |conv_conv_weights_1  |        1|   0|   0|    0|   288|   32|     1|         9216|
    |conv_weights_2_U  |conv_conv_weights_2  |        1|   0|   0|    0|   288|   32|     1|         9216|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                     |        3|  32|   8|    0|   880|  128|     4|        28160|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln26_fu_528_p2     |     *    |      0|  0|  13|           4|           4|
    |add_ln24_1_fu_686_p2   |     +    |      0|  0|  12|           3|           1|
    |add_ln24_2_fu_739_p2   |     +    |      0|  0|  12|           3|           1|
    |add_ln24_fu_633_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln26_10_fu_713_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln26_11_fu_723_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln26_12_fu_753_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln26_13_fu_766_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln26_14_fu_776_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln26_2_fu_428_p2   |     +    |      0|  0|  13|           4|           2|
    |add_ln26_3_fu_534_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln26_4_fu_565_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln26_5_fu_596_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln26_6_fu_647_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln26_7_fu_660_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln26_8_fu_670_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_9_fu_700_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln26_fu_518_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln35_1_fu_462_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln35_fu_406_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln8_fu_368_p2      |     +    |      0|  0|  15|           7|           4|
    |c_fu_392_p2            |     +    |      0|  0|  13|           4|           1|
    |f_fu_444_p2            |     +    |      0|  0|  15|           5|           1|
    |r_fu_380_p2            |     +    |      0|  0|  13|           4|           1|
    |wr_fu_482_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_559_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_590_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_3_fu_621_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_512_p2     |     -    |      0|  0|  15|           6|           6|
    |and_ln34_fu_821_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_386_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln14_fu_438_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln18_fu_476_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_1_fu_680_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln24_2_fu_733_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln24_fu_627_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln34_1_fu_809_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_803_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_374_p2     |   icmp   |      0|  0|   9|           4|           4|
    |or_ln34_fu_815_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 522|         264|         246|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  145|         32|    1|         32|
    |c_0_reg_223        |    9|          2|    4|          8|
    |ch_0_0_reg_279     |    9|          2|    3|          6|
    |ch_0_1_reg_301     |    9|          2|    3|          6|
    |ch_0_2_reg_324     |    9|          2|    3|          6|
    |f_0_reg_234        |    9|          2|    5|         10|
    |grp_fu_335_p0      |   27|          5|   32|        160|
    |grp_fu_335_p1      |   15|          3|   32|         96|
    |grp_fu_344_p0      |   21|          4|   32|        128|
    |input_r_address0   |   21|          4|   10|         40|
    |phi_mul_reg_211    |    9|          2|    7|         14|
    |r_0_reg_199        |    9|          2|    4|          8|
    |w_sum_0_reg_256    |    9|          2|   32|         64|
    |w_sum_2_0_reg_268  |    9|          2|   32|         64|
    |w_sum_2_1_reg_290  |    9|          2|   32|         64|
    |w_sum_2_2_reg_312  |    9|          2|   32|         64|
    |wr_0_reg_245       |    9|          2|    2|          4|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  337|         72|  266|        774|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln24_1_reg_967     |   3|   0|    3|          0|
    |add_ln24_2_reg_995     |   3|   0|    3|          0|
    |add_ln24_reg_939       |   3|   0|    3|          0|
    |add_ln8_reg_835        |   7|   0|    7|          0|
    |ap_CS_fsm              |  31|   0|   31|          0|
    |c_0_reg_223            |   4|   0|    4|          0|
    |c_reg_851              |   4|   0|    4|          0|
    |ch_0_0_reg_279         |   3|   0|    3|          0|
    |ch_0_1_reg_301         |   3|   0|    3|          0|
    |ch_0_2_reg_324         |   3|   0|    3|          0|
    |conv_out_addr_reg_896  |  11|   0|   11|          0|
    |f_0_reg_234            |   5|   0|    5|          0|
    |f_reg_879              |   5|   0|    5|          0|
    |phi_mul_reg_211        |   7|   0|    7|          0|
    |r_0_reg_199            |   4|   0|    4|          0|
    |r_reg_843              |   4|   0|    4|          0|
    |reg_363                |  32|   0|   32|          0|
    |sub_ln26_1_reg_916     |  10|   0|   11|          1|
    |sub_ln26_2_reg_921     |  10|   0|   11|          1|
    |sub_ln26_3_reg_926     |  10|   0|   11|          1|
    |sub_ln26_reg_909       |   5|   0|    6|          1|
    |w_sum_0_reg_256        |  32|   0|   32|          0|
    |w_sum_2_0_reg_268      |  32|   0|   32|          0|
    |w_sum_2_1_reg_290      |  32|   0|   32|          0|
    |w_sum_2_2_reg_312      |  32|   0|   32|          0|
    |w_sum_reg_1025         |  32|   0|   32|          0|
    |wr_0_reg_245           |   2|   0|    2|          0|
    |wr_reg_904             |   2|   0|    2|          0|
    |zext_ln14_reg_871      |   4|   0|    8|          4|
    |zext_ln26_1_reg_861    |   7|   0|   12|          5|
    |zext_ln26_2_reg_866    |   4|   0|    8|          4|
    |zext_ln26_reg_884      |   5|   0|   64|         59|
    |zext_ln35_2_reg_889    |   5|   0|   10|          5|
    |zext_ln35_reg_856      |   4|   0|    8|          4|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 360|   0|  445|         85|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv     | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   11|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

