// Seed: 4276750413
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2
);
  assign id_3[(1-1)] = id_1;
  logic id_4;
endmodule
