
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

000114cc <.init>:
   114cc:	push	{r3, lr}
   114d0:	bl	11934 <ftello64@plt+0x4c>
   114d4:	pop	{r3, pc}

Disassembly of section .plt:

000114d8 <pthread_mutex_unlock@plt-0x14>:
   114d8:	push	{lr}		; (str lr, [sp, #-4]!)
   114dc:	ldr	lr, [pc, #4]	; 114e8 <pthread_mutex_unlock@plt-0x4>
   114e0:	add	lr, pc, lr
   114e4:	ldr	pc, [lr, #8]!
   114e8:	andeq	r7, r2, r8, lsl fp

000114ec <pthread_mutex_unlock@plt>:
   114ec:	add	ip, pc, #0, 12
   114f0:	add	ip, ip, #159744	; 0x27000
   114f4:	ldr	pc, [ip, #2840]!	; 0xb18

000114f8 <calloc@plt>:
   114f8:	add	ip, pc, #0, 12
   114fc:	add	ip, ip, #159744	; 0x27000
   11500:	ldr	pc, [ip, #2832]!	; 0xb10

00011504 <fputs_unlocked@plt>:
   11504:	add	ip, pc, #0, 12
   11508:	add	ip, ip, #159744	; 0x27000
   1150c:	ldr	pc, [ip, #2824]!	; 0xb08

00011510 <wctype@plt>:
   11510:	add	ip, pc, #0, 12
   11514:	add	ip, ip, #159744	; 0x27000
   11518:	ldr	pc, [ip, #2816]!	; 0xb00

0001151c <raise@plt>:
   1151c:	add	ip, pc, #0, 12
   11520:	add	ip, ip, #159744	; 0x27000
   11524:	ldr	pc, [ip, #2808]!	; 0xaf8

00011528 <wcrtomb@plt>:
   11528:	add	ip, pc, #0, 12
   1152c:	add	ip, ip, #159744	; 0x27000
   11530:	ldr	pc, [ip, #2800]!	; 0xaf0

00011534 <iconv_close@plt>:
   11534:	add	ip, pc, #0, 12
   11538:	add	ip, ip, #159744	; 0x27000
   1153c:	ldr	pc, [ip, #2792]!	; 0xae8

00011540 <iswctype@plt>:
   11540:	add	ip, pc, #0, 12
   11544:	add	ip, ip, #159744	; 0x27000
   11548:	ldr	pc, [ip, #2784]!	; 0xae0

0001154c <iconv@plt>:
   1154c:	add	ip, pc, #0, 12
   11550:	add	ip, ip, #159744	; 0x27000
   11554:	ldr	pc, [ip, #2776]!	; 0xad8

00011558 <strcmp@plt>:
   11558:	add	ip, pc, #0, 12
   1155c:	add	ip, ip, #159744	; 0x27000
   11560:	ldr	pc, [ip, #2768]!	; 0xad0

00011564 <pthread_mutex_destroy@plt>:
   11564:	add	ip, pc, #0, 12
   11568:	add	ip, ip, #159744	; 0x27000
   1156c:	ldr	pc, [ip, #2760]!	; 0xac8

00011570 <fflush@plt>:
   11570:	add	ip, pc, #0, 12
   11574:	add	ip, ip, #159744	; 0x27000
   11578:	ldr	pc, [ip, #2752]!	; 0xac0

0001157c <wcwidth@plt>:
   1157c:	add	ip, pc, #0, 12
   11580:	add	ip, ip, #159744	; 0x27000
   11584:	ldr	pc, [ip, #2744]!	; 0xab8

00011588 <memmove@plt>:
   11588:	add	ip, pc, #0, 12
   1158c:	add	ip, ip, #159744	; 0x27000
   11590:	ldr	pc, [ip, #2736]!	; 0xab0

00011594 <free@plt>:
   11594:	add	ip, pc, #0, 12
   11598:	add	ip, ip, #159744	; 0x27000
   1159c:	ldr	pc, [ip, #2728]!	; 0xaa8

000115a0 <pthread_mutex_lock@plt>:
   115a0:	add	ip, pc, #0, 12
   115a4:	add	ip, ip, #159744	; 0x27000
   115a8:	ldr	pc, [ip, #2720]!	; 0xaa0

000115ac <ferror@plt>:
   115ac:	add	ip, pc, #0, 12
   115b0:	add	ip, ip, #159744	; 0x27000
   115b4:	ldr	pc, [ip, #2712]!	; 0xa98

000115b8 <_exit@plt>:
   115b8:	add	ip, pc, #0, 12
   115bc:	add	ip, ip, #159744	; 0x27000
   115c0:	ldr	pc, [ip, #2704]!	; 0xa90

000115c4 <memcpy@plt>:
   115c4:	add	ip, pc, #0, 12
   115c8:	add	ip, ip, #159744	; 0x27000
   115cc:	ldr	pc, [ip, #2696]!	; 0xa88

000115d0 <tolower@plt>:
   115d0:	add	ip, pc, #0, 12
   115d4:	add	ip, ip, #159744	; 0x27000
   115d8:	ldr	pc, [ip, #2688]!	; 0xa80

000115dc <pthread_mutex_init@plt>:
   115dc:	add	ip, pc, #0, 12
   115e0:	add	ip, ip, #159744	; 0x27000
   115e4:	ldr	pc, [ip, #2680]!	; 0xa78

000115e8 <towlower@plt>:
   115e8:	add	ip, pc, #0, 12
   115ec:	add	ip, ip, #159744	; 0x27000
   115f0:	ldr	pc, [ip, #2672]!	; 0xa70

000115f4 <mbsinit@plt>:
   115f4:	add	ip, pc, #0, 12
   115f8:	add	ip, ip, #159744	; 0x27000
   115fc:	ldr	pc, [ip, #2664]!	; 0xa68

00011600 <memcmp@plt>:
   11600:	add	ip, pc, #0, 12
   11604:	add	ip, ip, #159744	; 0x27000
   11608:	ldr	pc, [ip, #2656]!	; 0xa60

0001160c <stpcpy@plt>:
   1160c:	add	ip, pc, #0, 12
   11610:	add	ip, ip, #159744	; 0x27000
   11614:	ldr	pc, [ip, #2648]!	; 0xa58

00011618 <dcgettext@plt>:
   11618:	add	ip, pc, #0, 12
   1161c:	add	ip, ip, #159744	; 0x27000
   11620:	ldr	pc, [ip, #2640]!	; 0xa50

00011624 <strdup@plt>:
   11624:	add	ip, pc, #0, 12
   11628:	add	ip, ip, #159744	; 0x27000
   1162c:	ldr	pc, [ip, #2632]!	; 0xa48

00011630 <dup2@plt>:
   11630:	add	ip, pc, #0, 12
   11634:	add	ip, ip, #159744	; 0x27000
   11638:	ldr	pc, [ip, #2624]!	; 0xa40

0001163c <realloc@plt>:
   1163c:	add	ip, pc, #0, 12
   11640:	add	ip, ip, #159744	; 0x27000
   11644:	ldr	pc, [ip, #2616]!	; 0xa38

00011648 <textdomain@plt>:
   11648:	add	ip, pc, #0, 12
   1164c:	add	ip, ip, #159744	; 0x27000
   11650:	ldr	pc, [ip, #2608]!	; 0xa30

00011654 <iswcntrl@plt>:
   11654:	add	ip, pc, #0, 12
   11658:	add	ip, ip, #159744	; 0x27000
   1165c:	ldr	pc, [ip, #2600]!	; 0xa28

00011660 <iswprint@plt>:
   11660:	add	ip, pc, #0, 12
   11664:	add	ip, ip, #159744	; 0x27000
   11668:	ldr	pc, [ip, #2592]!	; 0xa20

0001166c <__fxstat64@plt>:
   1166c:	add	ip, pc, #0, 12
   11670:	add	ip, ip, #159744	; 0x27000
   11674:	ldr	pc, [ip, #2584]!	; 0xa18

00011678 <lseek64@plt>:
   11678:	add	ip, pc, #0, 12
   1167c:	add	ip, ip, #159744	; 0x27000
   11680:	ldr	pc, [ip, #2576]!	; 0xa10

00011684 <__ctype_get_mb_cur_max@plt>:
   11684:	add	ip, pc, #0, 12
   11688:	add	ip, ip, #159744	; 0x27000
   1168c:	ldr	pc, [ip, #2568]!	; 0xa08

00011690 <fread@plt>:
   11690:	add	ip, pc, #0, 12
   11694:	add	ip, ip, #159744	; 0x27000
   11698:	ldr	pc, [ip, #2560]!	; 0xa00

0001169c <__fpending@plt>:
   1169c:	add	ip, pc, #0, 12
   116a0:	add	ip, ip, #159744	; 0x27000
   116a4:	ldr	pc, [ip, #2552]!	; 0x9f8

000116a8 <ferror_unlocked@plt>:
   116a8:	add	ip, pc, #0, 12
   116ac:	add	ip, ip, #159744	; 0x27000
   116b0:	ldr	pc, [ip, #2544]!	; 0x9f0

000116b4 <mbrtowc@plt>:
   116b4:	add	ip, pc, #0, 12
   116b8:	add	ip, ip, #159744	; 0x27000
   116bc:	ldr	pc, [ip, #2536]!	; 0x9e8

000116c0 <error@plt>:
   116c0:	add	ip, pc, #0, 12
   116c4:	add	ip, ip, #159744	; 0x27000
   116c8:	ldr	pc, [ip, #2528]!	; 0x9e0

000116cc <open64@plt>:
   116cc:	add	ip, pc, #0, 12
   116d0:	add	ip, ip, #159744	; 0x27000
   116d4:	ldr	pc, [ip, #2520]!	; 0x9d8

000116d8 <malloc@plt>:
   116d8:	add	ip, pc, #0, 12
   116dc:	add	ip, ip, #159744	; 0x27000
   116e0:	ldr	pc, [ip, #2512]!	; 0x9d0

000116e4 <iconv_open@plt>:
   116e4:	add	ip, pc, #0, 12
   116e8:	add	ip, ip, #159744	; 0x27000
   116ec:	ldr	pc, [ip, #2504]!	; 0x9c8

000116f0 <__libc_start_main@plt>:
   116f0:	add	ip, pc, #0, 12
   116f4:	add	ip, ip, #159744	; 0x27000
   116f8:	ldr	pc, [ip, #2496]!	; 0x9c0

000116fc <__freading@plt>:
   116fc:	add	ip, pc, #0, 12
   11700:	add	ip, ip, #159744	; 0x27000
   11704:	ldr	pc, [ip, #2488]!	; 0x9b8

00011708 <__gmon_start__@plt>:
   11708:	add	ip, pc, #0, 12
   1170c:	add	ip, ip, #159744	; 0x27000
   11710:	ldr	pc, [ip, #2480]!	; 0x9b0

00011714 <freopen64@plt>:
   11714:	add	ip, pc, #0, 12
   11718:	add	ip, ip, #159744	; 0x27000
   1171c:	ldr	pc, [ip, #2472]!	; 0x9a8

00011720 <getopt_long@plt>:
   11720:	add	ip, pc, #0, 12
   11724:	add	ip, ip, #159744	; 0x27000
   11728:	ldr	pc, [ip, #2464]!	; 0x9a0

0001172c <__ctype_b_loc@plt>:
   1172c:	add	ip, pc, #0, 12
   11730:	add	ip, ip, #159744	; 0x27000
   11734:	ldr	pc, [ip, #2456]!	; 0x998

00011738 <exit@plt>:
   11738:	add	ip, pc, #0, 12
   1173c:	add	ip, ip, #159744	; 0x27000
   11740:	ldr	pc, [ip, #2448]!	; 0x990

00011744 <iswspace@plt>:
   11744:	add	ip, pc, #0, 12
   11748:	add	ip, ip, #159744	; 0x27000
   1174c:	ldr	pc, [ip, #2440]!	; 0x988

00011750 <strlen@plt>:
   11750:	add	ip, pc, #0, 12
   11754:	add	ip, ip, #159744	; 0x27000
   11758:	ldr	pc, [ip, #2432]!	; 0x980

0001175c <strchr@plt>:
   1175c:	add	ip, pc, #0, 12
   11760:	add	ip, ip, #159744	; 0x27000
   11764:	ldr	pc, [ip, #2424]!	; 0x978

00011768 <__errno_location@plt>:
   11768:	add	ip, pc, #0, 12
   1176c:	add	ip, ip, #159744	; 0x27000
   11770:	ldr	pc, [ip, #2416]!	; 0x970

00011774 <iswalnum@plt>:
   11774:	add	ip, pc, #0, 12
   11778:	add	ip, ip, #159744	; 0x27000
   1177c:	ldr	pc, [ip, #2408]!	; 0x968

00011780 <__sprintf_chk@plt>:
   11780:	add	ip, pc, #0, 12
   11784:	add	ip, ip, #159744	; 0x27000
   11788:	ldr	pc, [ip, #2400]!	; 0x960

0001178c <__cxa_atexit@plt>:
   1178c:	add	ip, pc, #0, 12
   11790:	add	ip, ip, #159744	; 0x27000
   11794:	ldr	pc, [ip, #2392]!	; 0x958

00011798 <setvbuf@plt>:
   11798:	add	ip, pc, #0, 12
   1179c:	add	ip, ip, #159744	; 0x27000
   117a0:	ldr	pc, [ip, #2384]!	; 0x950

000117a4 <memset@plt>:
   117a4:	add	ip, pc, #0, 12
   117a8:	add	ip, ip, #159744	; 0x27000
   117ac:	ldr	pc, [ip, #2376]!	; 0x948

000117b0 <btowc@plt>:
   117b0:	add	ip, pc, #0, 12
   117b4:	add	ip, ip, #159744	; 0x27000
   117b8:	ldr	pc, [ip, #2368]!	; 0x940

000117bc <__printf_chk@plt>:
   117bc:	add	ip, pc, #0, 12
   117c0:	add	ip, ip, #159744	; 0x27000
   117c4:	ldr	pc, [ip, #2360]!	; 0x938

000117c8 <fileno@plt>:
   117c8:	add	ip, pc, #0, 12
   117cc:	add	ip, ip, #159744	; 0x27000
   117d0:	ldr	pc, [ip, #2352]!	; 0x930

000117d4 <__fprintf_chk@plt>:
   117d4:	add	ip, pc, #0, 12
   117d8:	add	ip, ip, #159744	; 0x27000
   117dc:	ldr	pc, [ip, #2344]!	; 0x928

000117e0 <memchr@plt>:
   117e0:	add	ip, pc, #0, 12
   117e4:	add	ip, ip, #159744	; 0x27000
   117e8:	ldr	pc, [ip, #2336]!	; 0x920

000117ec <strtoimax@plt>:
   117ec:	add	ip, pc, #0, 12
   117f0:	add	ip, ip, #159744	; 0x27000
   117f4:	ldr	pc, [ip, #2328]!	; 0x918

000117f8 <fclose@plt>:
   117f8:	add	ip, pc, #0, 12
   117fc:	add	ip, ip, #159744	; 0x27000
   11800:	ldr	pc, [ip, #2320]!	; 0x910

00011804 <strnlen@plt>:
   11804:	add	ip, pc, #0, 12
   11808:	add	ip, ip, #159744	; 0x27000
   1180c:	ldr	pc, [ip, #2312]!	; 0x908

00011810 <fseeko64@plt>:
   11810:	add	ip, pc, #0, 12
   11814:	add	ip, ip, #159744	; 0x27000
   11818:	ldr	pc, [ip, #2304]!	; 0x900

0001181c <setlocale@plt>:
   1181c:	add	ip, pc, #0, 12
   11820:	add	ip, ip, #159744	; 0x27000
   11824:	ldr	pc, [ip, #2296]!	; 0x8f8

00011828 <toupper@plt>:
   11828:	add	ip, pc, #0, 12
   1182c:	add	ip, ip, #159744	; 0x27000
   11830:	ldr	pc, [ip, #2288]!	; 0x8f0

00011834 <__explicit_bzero_chk@plt>:
   11834:	add	ip, pc, #0, 12
   11838:	add	ip, ip, #159744	; 0x27000
   1183c:	ldr	pc, [ip, #2280]!	; 0x8e8

00011840 <strrchr@plt>:
   11840:	add	ip, pc, #0, 12
   11844:	add	ip, ip, #159744	; 0x27000
   11848:	ldr	pc, [ip, #2272]!	; 0x8e0

0001184c <nl_langinfo@plt>:
   1184c:	add	ip, pc, #0, 12
   11850:	add	ip, ip, #159744	; 0x27000
   11854:	ldr	pc, [ip, #2264]!	; 0x8d8

00011858 <clearerr_unlocked@plt>:
   11858:	add	ip, pc, #0, 12
   1185c:	add	ip, ip, #159744	; 0x27000
   11860:	ldr	pc, [ip, #2256]!	; 0x8d0

00011864 <fopen64@plt>:
   11864:	add	ip, pc, #0, 12
   11868:	add	ip, ip, #159744	; 0x27000
   1186c:	ldr	pc, [ip, #2248]!	; 0x8c8

00011870 <qsort@plt>:
   11870:	add	ip, pc, #0, 12
   11874:	add	ip, ip, #159744	; 0x27000
   11878:	ldr	pc, [ip, #2240]!	; 0x8c0

0001187c <bindtextdomain@plt>:
   1187c:	add	ip, pc, #0, 12
   11880:	add	ip, ip, #159744	; 0x27000
   11884:	ldr	pc, [ip, #2232]!	; 0x8b8

00011888 <towupper@plt>:
   11888:	add	ip, pc, #0, 12
   1188c:	add	ip, ip, #159744	; 0x27000
   11890:	ldr	pc, [ip, #2224]!	; 0x8b0

00011894 <fputs@plt>:
   11894:	add	ip, pc, #0, 12
   11898:	add	ip, ip, #159744	; 0x27000
   1189c:	ldr	pc, [ip, #2216]!	; 0x8a8

000118a0 <strncmp@plt>:
   118a0:	add	ip, pc, #0, 12
   118a4:	add	ip, ip, #159744	; 0x27000
   118a8:	ldr	pc, [ip, #2208]!	; 0x8a0

000118ac <abort@plt>:
   118ac:	add	ip, pc, #0, 12
   118b0:	add	ip, ip, #159744	; 0x27000
   118b4:	ldr	pc, [ip, #2200]!	; 0x898

000118b8 <close@plt>:
   118b8:	add	ip, pc, #0, 12
   118bc:	add	ip, ip, #159744	; 0x27000
   118c0:	ldr	pc, [ip, #2192]!	; 0x890

000118c4 <putchar_unlocked@plt>:
   118c4:	add	ip, pc, #0, 12
   118c8:	add	ip, ip, #159744	; 0x27000
   118cc:	ldr	pc, [ip, #2184]!	; 0x888

000118d0 <__assert_fail@plt>:
   118d0:	add	ip, pc, #0, 12
   118d4:	add	ip, ip, #159744	; 0x27000
   118d8:	ldr	pc, [ip, #2176]!	; 0x880

000118dc <putc_unlocked@plt>:
   118dc:	add	ip, pc, #0, 12
   118e0:	add	ip, ip, #159744	; 0x27000
   118e4:	ldr	pc, [ip, #2168]!	; 0x878

000118e8 <ftello64@plt>:
   118e8:	add	ip, pc, #0, 12
   118ec:	add	ip, ip, #159744	; 0x27000
   118f0:	ldr	pc, [ip, #2160]!	; 0x870

Disassembly of section .text:

000118f8 <.text>:
   118f8:	mov	fp, #0
   118fc:	mov	lr, #0
   11900:	pop	{r1}		; (ldr r1, [sp], #4)
   11904:	mov	r2, sp
   11908:	push	{r2}		; (str r2, [sp, #-4]!)
   1190c:	push	{r0}		; (str r0, [sp, #-4]!)
   11910:	ldr	ip, [pc, #16]	; 11928 <ftello64@plt+0x40>
   11914:	push	{ip}		; (str ip, [sp, #-4]!)
   11918:	ldr	r0, [pc, #12]	; 1192c <ftello64@plt+0x44>
   1191c:	ldr	r3, [pc, #12]	; 11930 <ftello64@plt+0x48>
   11920:	bl	116f0 <__libc_start_main@plt>
   11924:	bl	118ac <abort@plt>
   11928:	andeq	r7, r2, r0, lsl r4
   1192c:	ldrdeq	r1, [r1], -r4
   11930:			; <UNDEFINED> instruction: 0x000273b0
   11934:	ldr	r3, [pc, #20]	; 11950 <ftello64@plt+0x68>
   11938:	ldr	r2, [pc, #20]	; 11954 <ftello64@plt+0x6c>
   1193c:	add	r3, pc, r3
   11940:	ldr	r2, [r3, r2]
   11944:	cmp	r2, #0
   11948:	bxeq	lr
   1194c:	b	11708 <__gmon_start__@plt>
   11950:			; <UNDEFINED> instruction: 0x000276bc
   11954:	andeq	r0, r0, r4, ror #2
   11958:	ldr	r0, [pc, #24]	; 11978 <ftello64@plt+0x90>
   1195c:	ldr	r3, [pc, #24]	; 1197c <ftello64@plt+0x94>
   11960:	cmp	r3, r0
   11964:	bxeq	lr
   11968:	ldr	r3, [pc, #16]	; 11980 <ftello64@plt+0x98>
   1196c:	cmp	r3, #0
   11970:	bxeq	lr
   11974:	bx	r3
   11978:	ldrdeq	r9, [r3], -r0
   1197c:	ldrdeq	r9, [r3], -r0
   11980:	andeq	r0, r0, r0
   11984:	ldr	r0, [pc, #36]	; 119b0 <ftello64@plt+0xc8>
   11988:	ldr	r1, [pc, #36]	; 119b4 <ftello64@plt+0xcc>
   1198c:	sub	r1, r1, r0
   11990:	asr	r1, r1, #2
   11994:	add	r1, r1, r1, lsr #31
   11998:	asrs	r1, r1, #1
   1199c:	bxeq	lr
   119a0:	ldr	r3, [pc, #16]	; 119b8 <ftello64@plt+0xd0>
   119a4:	cmp	r3, #0
   119a8:	bxeq	lr
   119ac:	bx	r3
   119b0:	ldrdeq	r9, [r3], -r0
   119b4:	ldrdeq	r9, [r3], -r0
   119b8:	andeq	r0, r0, r0
   119bc:	push	{r4, lr}
   119c0:	ldr	r4, [pc, #24]	; 119e0 <ftello64@plt+0xf8>
   119c4:	ldrb	r3, [r4]
   119c8:	cmp	r3, #0
   119cc:	popne	{r4, pc}
   119d0:	bl	11958 <ftello64@plt+0x70>
   119d4:	mov	r3, #1
   119d8:	strb	r3, [r4]
   119dc:	pop	{r4, pc}
   119e0:	strdeq	r9, [r3], -r4
   119e4:	b	11984 <ftello64@plt+0x9c>
   119e8:	push	{fp, lr}
   119ec:	mov	fp, sp
   119f0:	sub	sp, sp, #56	; 0x38
   119f4:	mov	r8, r0
   119f8:	cmp	r0, #0
   119fc:	bne	11c94 <ftello64@plt+0x3ac>
   11a00:	movw	r1, #29811	; 0x7473
   11a04:	mov	r0, #0
   11a08:	mov	r2, #5
   11a0c:	movt	r1, #2
   11a10:	bl	11618 <dcgettext@plt>
   11a14:	mov	r1, r0
   11a18:	movw	r0, #38924	; 0x980c
   11a1c:	movt	r0, #3
   11a20:	ldr	r2, [r0]
   11a24:	mov	r0, #1
   11a28:	mov	r3, r2
   11a2c:	bl	117bc <__printf_chk@plt>
   11a30:	movw	r1, #29902	; 0x74ce
   11a34:	mov	r0, #0
   11a38:	mov	r2, #5
   11a3c:	movt	r1, #2
   11a40:	bl	11618 <dcgettext@plt>
   11a44:	movw	r9, #37356	; 0x91ec
   11a48:	movt	r9, #3
   11a4c:	ldr	r1, [r9]
   11a50:	bl	11504 <fputs_unlocked@plt>
   11a54:	movw	r1, #31490	; 0x7b02
   11a58:	mov	r0, #0
   11a5c:	mov	r2, #5
   11a60:	movt	r1, #2
   11a64:	bl	11618 <dcgettext@plt>
   11a68:	ldr	r1, [r9]
   11a6c:	bl	11504 <fputs_unlocked@plt>
   11a70:	movw	r1, #31546	; 0x7b3a
   11a74:	mov	r0, #0
   11a78:	mov	r2, #5
   11a7c:	movt	r1, #2
   11a80:	bl	11618 <dcgettext@plt>
   11a84:	ldr	r1, [r9]
   11a88:	bl	11504 <fputs_unlocked@plt>
   11a8c:	movw	r1, #29980	; 0x751c
   11a90:	mov	r0, #0
   11a94:	mov	r2, #5
   11a98:	movt	r1, #2
   11a9c:	bl	11618 <dcgettext@plt>
   11aa0:	ldr	r1, [r9]
   11aa4:	bl	11504 <fputs_unlocked@plt>
   11aa8:	movw	r1, #30121	; 0x75a9
   11aac:	mov	r0, #0
   11ab0:	mov	r2, #5
   11ab4:	movt	r1, #2
   11ab8:	bl	11618 <dcgettext@plt>
   11abc:	ldr	r1, [r9]
   11ac0:	bl	11504 <fputs_unlocked@plt>
   11ac4:	movw	r1, #30249	; 0x7629
   11ac8:	mov	r0, #0
   11acc:	mov	r2, #5
   11ad0:	movt	r1, #2
   11ad4:	bl	11618 <dcgettext@plt>
   11ad8:	ldr	r1, [r9]
   11adc:	bl	11504 <fputs_unlocked@plt>
   11ae0:	movw	r1, #30598	; 0x7786
   11ae4:	mov	r0, #0
   11ae8:	mov	r2, #5
   11aec:	movt	r1, #2
   11af0:	bl	11618 <dcgettext@plt>
   11af4:	ldr	r1, [r9]
   11af8:	bl	11504 <fputs_unlocked@plt>
   11afc:	movw	r1, #31016	; 0x7928
   11b00:	mov	r0, #0
   11b04:	mov	r2, #5
   11b08:	movt	r1, #2
   11b0c:	bl	11618 <dcgettext@plt>
   11b10:	ldr	r1, [r9]
   11b14:	bl	11504 <fputs_unlocked@plt>
   11b18:	movw	r1, #31222	; 0x79f6
   11b1c:	mov	r0, #0
   11b20:	mov	r2, #5
   11b24:	movt	r1, #2
   11b28:	bl	11618 <dcgettext@plt>
   11b2c:	ldr	r1, [r9]
   11b30:	bl	11504 <fputs_unlocked@plt>
   11b34:	movw	r1, #31267	; 0x7a23
   11b38:	mov	r0, #0
   11b3c:	mov	r2, #5
   11b40:	movt	r1, #2
   11b44:	bl	11618 <dcgettext@plt>
   11b48:	ldr	r1, [r9]
   11b4c:	bl	11504 <fputs_unlocked@plt>
   11b50:	movw	r0, #32664	; 0x7f98
   11b54:	mov	r6, sp
   11b58:	movt	r0, #2
   11b5c:	mov	r1, r6
   11b60:	ldm	r0!, {r2, r3, r4, r5}
   11b64:	stmia	r1!, {r2, r3, r4, r5}
   11b68:	ldm	r0!, {r2, r3, r4, r5, r7}
   11b6c:	stmia	r1!, {r2, r3, r4, r5, r7}
   11b70:	ldm	r0, {r2, r3, r4, r5, r7}
   11b74:	stm	r1, {r2, r3, r4, r5, r7}
   11b78:	movw	r1, #31621	; 0x7b85
   11b7c:	movw	r5, #31321	; 0x7a59
   11b80:	movt	r1, #2
   11b84:	movt	r5, #2
   11b88:	mov	r0, r5
   11b8c:	bl	11558 <strcmp@plt>
   11b90:	cmp	r0, #0
   11b94:	ldrne	r1, [r6, #8]!
   11b98:	cmpne	r1, #0
   11b9c:	bne	11b88 <ftello64@plt+0x2a0>
   11ba0:	ldr	r6, [r6, #4]
   11ba4:	movw	r1, #31716	; 0x7be4
   11ba8:	mov	r0, #0
   11bac:	mov	r2, #5
   11bb0:	movt	r1, #2
   11bb4:	bl	11618 <dcgettext@plt>
   11bb8:	movw	r2, #31430	; 0x7ac6
   11bbc:	movw	r3, #31739	; 0x7bfb
   11bc0:	mov	r1, r0
   11bc4:	mov	r0, #1
   11bc8:	movt	r2, #2
   11bcc:	movt	r3, #2
   11bd0:	bl	117bc <__printf_chk@plt>
   11bd4:	cmp	r6, #0
   11bd8:	mov	r0, #5
   11bdc:	mov	r1, #0
   11be0:	moveq	r6, r5
   11be4:	bl	1181c <setlocale@plt>
   11be8:	cmp	r0, #0
   11bec:	beq	11c24 <ftello64@plt+0x33c>
   11bf0:	movw	r1, #31779	; 0x7c23
   11bf4:	mov	r2, #3
   11bf8:	movt	r1, #2
   11bfc:	bl	118a0 <strncmp@plt>
   11c00:	cmp	r0, #0
   11c04:	beq	11c24 <ftello64@plt+0x33c>
   11c08:	movw	r1, #31783	; 0x7c27
   11c0c:	mov	r0, #0
   11c10:	mov	r2, #5
   11c14:	movt	r1, #2
   11c18:	bl	11618 <dcgettext@plt>
   11c1c:	ldr	r1, [r9]
   11c20:	bl	11504 <fputs_unlocked@plt>
   11c24:	movw	r1, #31854	; 0x7c6e
   11c28:	mov	r0, #0
   11c2c:	mov	r2, #5
   11c30:	movt	r1, #2
   11c34:	bl	11618 <dcgettext@plt>
   11c38:	movw	r2, #31739	; 0x7bfb
   11c3c:	mov	r1, r0
   11c40:	mov	r0, #1
   11c44:	mov	r3, r5
   11c48:	movt	r2, #2
   11c4c:	bl	117bc <__printf_chk@plt>
   11c50:	movw	r1, #31881	; 0x7c89
   11c54:	mov	r0, #0
   11c58:	mov	r2, #5
   11c5c:	movt	r1, #2
   11c60:	bl	11618 <dcgettext@plt>
   11c64:	movw	r3, #30248	; 0x7628
   11c68:	mov	r1, r0
   11c6c:	movw	r0, #31649	; 0x7ba1
   11c70:	cmp	r6, r5
   11c74:	mov	r2, r6
   11c78:	movt	r0, #2
   11c7c:	movt	r3, #2
   11c80:	moveq	r3, r0
   11c84:	mov	r0, #1
   11c88:	bl	117bc <__printf_chk@plt>
   11c8c:	mov	r0, r8
   11c90:	bl	11738 <exit@plt>
   11c94:	movw	r0, #37344	; 0x91e0
   11c98:	movw	r1, #29772	; 0x744c
   11c9c:	mov	r2, #5
   11ca0:	movt	r0, #3
   11ca4:	movt	r1, #2
   11ca8:	ldr	r5, [r0]
   11cac:	mov	r0, #0
   11cb0:	bl	11618 <dcgettext@plt>
   11cb4:	mov	r2, r0
   11cb8:	movw	r0, #38924	; 0x980c
   11cbc:	mov	r1, #1
   11cc0:	movt	r0, #3
   11cc4:	ldr	r3, [r0]
   11cc8:	mov	r0, r5
   11ccc:	bl	117d4 <__fprintf_chk@plt>
   11cd0:	b	11c8c <ftello64@plt+0x3a4>
   11cd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11cd8:	add	fp, sp, #28
   11cdc:	sub	sp, sp, #68	; 0x44
   11ce0:	mov	r5, r0
   11ce4:	ldr	r0, [r1]
   11ce8:	mov	r4, r1
   11cec:	bl	152f4 <ftello64@plt+0x3a0c>
   11cf0:	movw	r1, #30248	; 0x7628
   11cf4:	mov	r0, #6
   11cf8:	movt	r1, #2
   11cfc:	bl	1181c <setlocale@plt>
   11d00:	movw	r6, #31434	; 0x7aca
   11d04:	movw	r1, #31325	; 0x7a5d
   11d08:	movt	r6, #2
   11d0c:	movt	r1, #2
   11d10:	mov	r0, r6
   11d14:	bl	1187c <bindtextdomain@plt>
   11d18:	mov	r0, r6
   11d1c:	bl	11648 <textdomain@plt>
   11d20:	movw	r0, #20500	; 0x5014
   11d24:	movt	r0, #1
   11d28:	bl	27414 <ftello64@plt+0x15b2c>
   11d2c:	movw	sl, #31349	; 0x7a75
   11d30:	movw	r7, #32336	; 0x7e50
   11d34:	mov	r8, #0
   11d38:	mov	r6, #1
   11d3c:	movt	sl, #2
   11d40:	movt	r7, #2
   11d44:	b	1208c <ftello64@plt+0x7a4>
   11d48:	cmp	r0, #10
   11d4c:	bne	11e7c <ftello64@plt+0x594>
   11d50:	movw	r0, #37360	; 0x91f0
   11d54:	movw	r9, #32640	; 0x7f80
   11d58:	mov	r2, #4
   11d5c:	movt	r0, #3
   11d60:	str	r2, [sp]
   11d64:	movw	r2, #32648	; 0x7f88
   11d68:	movt	r9, #2
   11d6c:	ldr	r1, [r0]
   11d70:	movw	r0, #37252	; 0x9184
   11d74:	movt	r2, #2
   11d78:	mov	r3, r9
   11d7c:	movt	r0, #3
   11d80:	ldr	r0, [r0]
   11d84:	stmib	sp, {r0, r6}
   11d88:	movw	r0, #31421	; 0x7abd
   11d8c:	movt	r0, #2
   11d90:	bl	14eb4 <ftello64@plt+0x35cc>
   11d94:	ldr	r0, [r9, r0, lsl #2]
   11d98:	movw	r1, #37392	; 0x9210
   11d9c:	mov	r6, #1
   11da0:	movt	r1, #3
   11da4:	str	r0, [r1]
   11da8:	b	1208c <ftello64@plt+0x7a4>
   11dac:	sub	r1, r0, #70	; 0x46
   11db0:	cmp	r1, #17
   11db4:	bls	11e18 <ftello64@plt+0x530>
   11db8:	sub	r1, r0, #98	; 0x62
   11dbc:	cmp	r1, #7
   11dc0:	bls	11e94 <ftello64@plt+0x5ac>
   11dc4:	sub	r0, r0, #111	; 0x6f
   11dc8:	cmp	r0, #8
   11dcc:	bhi	14438 <ftello64@plt+0x2b50>
   11dd0:	add	r1, pc, #0
   11dd4:	ldr	pc, [r1, r0, lsl #2]
   11dd8:	strdeq	r1, [r1], -ip
   11ddc:	andeq	r4, r1, r8, lsr r4
   11de0:	andeq	r4, r1, r8, lsr r4
   11de4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   11de8:	andeq	r4, r1, r8, lsr r4
   11dec:	andeq	r2, r1, ip, lsl #1
   11df0:	andeq	r4, r1, r8, lsr r4
   11df4:	andeq	r4, r1, r8, lsr r4
   11df8:	andeq	r2, r1, r0, lsr r0
   11dfc:	movw	r0, #37360	; 0x91f0
   11e00:	movw	r1, #37384	; 0x9208
   11e04:	movt	r0, #3
   11e08:	movt	r1, #3
   11e0c:	ldr	r0, [r0]
   11e10:	str	r0, [r1]
   11e14:	b	1208c <ftello64@plt+0x7a4>
   11e18:	add	r0, pc, #0
   11e1c:	ldr	pc, [r0, r1, lsl #2]
   11e20:	andeq	r1, r1, r8, ror #28
   11e24:	andeq	r1, r1, ip, ror #30
   11e28:	andeq	r4, r1, r8, lsr r4
   11e2c:	andeq	r4, r1, r8, lsr r4
   11e30:	andeq	r4, r1, r8, lsr r4
   11e34:	andeq	r4, r1, r8, lsr r4
   11e38:	andeq	r4, r1, r8, lsr r4
   11e3c:	andeq	r1, r1, r0, asr #30
   11e40:	andeq	r4, r1, r8, lsr r4
   11e44:	ldrdeq	r1, [r1], -r8
   11e48:	andeq	r4, r1, r8, lsr r4
   11e4c:	andeq	r4, r1, r8, lsr r4
   11e50:	andeq	r2, r1, r0, lsr #32
   11e54:	andeq	r1, r1, ip, ror pc
   11e58:	andeq	r1, r1, ip, lsr #31
   11e5c:	andeq	r4, r1, r8, lsr r4
   11e60:	andeq	r4, r1, r8, lsr r4
   11e64:	andeq	r1, r1, ip, ror #29
   11e68:	movw	r0, #37360	; 0x91f0
   11e6c:	movw	r1, #37240	; 0x9178
   11e70:	movt	r0, #3
   11e74:	movt	r1, #3
   11e78:	b	11f8c <ftello64@plt+0x6a4>
   11e7c:	cmp	r0, #65	; 0x41
   11e80:	bne	14438 <ftello64@plt+0x2b50>
   11e84:	movw	r0, #37389	; 0x920d
   11e88:	movt	r0, #3
   11e8c:	strb	r6, [r0]
   11e90:	b	1208c <ftello64@plt+0x7a4>
   11e94:	add	r0, pc, #0
   11e98:	ldr	pc, [r0, r1, lsl #2]
   11e9c:			; <UNDEFINED> instruction: 0x00011ebc
   11ea0:	andeq	r4, r1, r8, lsr r4
   11ea4:	andeq	r4, r1, r8, lsr r4
   11ea8:	andeq	r4, r1, r8, lsr r4
   11eac:	andeq	r1, r1, ip, asr pc
   11eb0:	andeq	r1, r1, r0, asr #31
   11eb4:	andeq	r4, r1, r8, lsr r4
   11eb8:	andeq	r1, r1, r4, lsr #30
   11ebc:	movw	r0, #37360	; 0x91f0
   11ec0:	movw	r1, #37372	; 0x91fc
   11ec4:	movt	r0, #3
   11ec8:	movt	r1, #3
   11ecc:	ldr	r0, [r0]
   11ed0:	str	r0, [r1]
   11ed4:	b	1208c <ftello64@plt+0x7a4>
   11ed8:	movw	r0, #37392	; 0x9210
   11edc:	mov	r1, #2
   11ee0:	movt	r0, #3
   11ee4:	str	r1, [r0]
   11ee8:	b	1208c <ftello64@plt+0x7a4>
   11eec:	movw	r0, #37360	; 0x91f0
   11ef0:	movw	r9, #37692	; 0x933c
   11ef4:	movt	r0, #3
   11ef8:	movt	r9, #3
   11efc:	ldr	r0, [r0]
   11f00:	str	r0, [r9]
   11f04:	bl	1447c <ftello64@plt+0x2b94>
   11f08:	ldr	r0, [r9]
   11f0c:	ldrb	r0, [r0]
   11f10:	cmp	r0, #0
   11f14:	movweq	r0, #37692	; 0x933c
   11f18:	movteq	r0, #3
   11f1c:	streq	r8, [r0]
   11f20:	b	1208c <ftello64@plt+0x7a4>
   11f24:	movw	r0, #37360	; 0x91f0
   11f28:	movw	r1, #37380	; 0x9204
   11f2c:	movt	r0, #3
   11f30:	movt	r1, #3
   11f34:	ldr	r0, [r0]
   11f38:	str	r0, [r1]
   11f3c:	b	1208c <ftello64@plt+0x7a4>
   11f40:	movw	r0, #37360	; 0x91f0
   11f44:	movw	r1, #37244	; 0x917c
   11f48:	movt	r0, #3
   11f4c:	movt	r1, #3
   11f50:	ldr	r0, [r0]
   11f54:	str	r0, [r1]
   11f58:	b	1208c <ftello64@plt+0x7a4>
   11f5c:	movw	r0, #37376	; 0x9200
   11f60:	movt	r0, #3
   11f64:	strb	r6, [r0]
   11f68:	b	1208c <ftello64@plt+0x7a4>
   11f6c:	movw	r0, #37368	; 0x91f8
   11f70:	movt	r0, #3
   11f74:	strb	r6, [r0]
   11f78:	b	1208c <ftello64@plt+0x7a4>
   11f7c:	movw	r0, #37360	; 0x91f0
   11f80:	movw	r1, #37400	; 0x9218
   11f84:	movt	r0, #3
   11f88:	movt	r1, #3
   11f8c:	ldr	r0, [r0]
   11f90:	str	r0, [r1]
   11f94:	bl	1447c <ftello64@plt+0x2b94>
   11f98:	b	1208c <ftello64@plt+0x7a4>
   11f9c:	movw	r0, #37388	; 0x920c
   11fa0:	movt	r0, #3
   11fa4:	strb	r6, [r0]
   11fa8:	b	1208c <ftello64@plt+0x7a4>
   11fac:	movw	r0, #37392	; 0x9210
   11fb0:	mov	r1, #3
   11fb4:	movt	r0, #3
   11fb8:	str	r1, [r0]
   11fbc:	b	1208c <ftello64@plt+0x7a4>
   11fc0:	movw	r0, #37360	; 0x91f0
   11fc4:	movw	r1, #30248	; 0x7628
   11fc8:	mov	r2, #0
   11fcc:	add	r3, sp, #40	; 0x28
   11fd0:	movt	r0, #3
   11fd4:	movt	r1, #2
   11fd8:	ldr	r0, [r0]
   11fdc:	str	r1, [sp]
   11fe0:	mov	r1, #0
   11fe4:	bl	24ef8 <ftello64@plt+0x13610>
   11fe8:	ldr	r1, [sp, #40]	; 0x28
   11fec:	ldr	r3, [sp, #44]	; 0x2c
   11ff0:	subs	r2, r1, #1
   11ff4:	sbc	r3, r3, #0
   11ff8:	cmp	r0, #0
   11ffc:	bne	143c4 <ftello64@plt+0x2adc>
   12000:	mvn	r0, #-2147483648	; 0x80000000
   12004:	subs	r0, r2, r0
   12008:	sbcs	r0, r3, #0
   1200c:	bcs	143c4 <ftello64@plt+0x2adc>
   12010:	movw	r0, #37232	; 0x9170
   12014:	movt	r0, #3
   12018:	str	r1, [r0]
   1201c:	b	1208c <ftello64@plt+0x7a4>
   12020:	movw	r0, #37396	; 0x9214
   12024:	movt	r0, #3
   12028:	strb	r6, [r0]
   1202c:	b	1208c <ftello64@plt+0x7a4>
   12030:	movw	r0, #37360	; 0x91f0
   12034:	movw	r1, #30248	; 0x7628
   12038:	mov	r2, #0
   1203c:	add	r3, sp, #40	; 0x28
   12040:	movt	r0, #3
   12044:	movt	r1, #2
   12048:	ldr	r0, [r0]
   1204c:	str	r1, [sp]
   12050:	mov	r1, #0
   12054:	bl	24ef8 <ftello64@plt+0x13610>
   12058:	ldr	r1, [sp, #40]	; 0x28
   1205c:	ldr	r3, [sp, #44]	; 0x2c
   12060:	subs	r2, r1, #1
   12064:	sbc	r3, r3, #0
   12068:	cmp	r0, #0
   1206c:	bne	143d0 <ftello64@plt+0x2ae8>
   12070:	mvn	r0, #-2147483648	; 0x80000000
   12074:	subs	r0, r2, r0
   12078:	sbcs	r0, r3, #0
   1207c:	bcs	143d0 <ftello64@plt+0x2ae8>
   12080:	movw	r0, #37236	; 0x9174
   12084:	movt	r0, #3
   12088:	str	r1, [r0]
   1208c:	mov	r0, r5
   12090:	mov	r1, r4
   12094:	mov	r2, sl
   12098:	mov	r3, r7
   1209c:	str	r8, [sp]
   120a0:	bl	11720 <getopt_long@plt>
   120a4:	cmp	r0, #69	; 0x45
   120a8:	bgt	11dac <ftello64@plt+0x4c4>
   120ac:	cmp	r0, #9
   120b0:	bgt	11d48 <ftello64@plt+0x460>
   120b4:	cmn	r0, #1
   120b8:	bne	14354 <ftello64@plt+0x2a6c>
   120bc:	movw	r0, #37336	; 0x91d8
   120c0:	movt	r0, #3
   120c4:	ldr	r0, [r0]
   120c8:	cmp	r0, r5
   120cc:	bne	1212c <ftello64@plt+0x844>
   120d0:	mov	r0, #4
   120d4:	bl	249b8 <ftello64@plt+0x130d0>
   120d8:	movw	r4, #37984	; 0x9460
   120dc:	movt	r4, #3
   120e0:	str	r0, [r4]
   120e4:	mov	r0, #8
   120e8:	bl	249b8 <ftello64@plt+0x130d0>
   120ec:	movw	r1, #37988	; 0x9464
   120f0:	movt	r1, #3
   120f4:	str	r0, [r1]
   120f8:	mov	r0, #8
   120fc:	bl	249b8 <ftello64@plt+0x130d0>
   12100:	movw	r1, #37996	; 0x946c
   12104:	mov	r2, #1
   12108:	movt	r1, #3
   1210c:	str	r2, [r1]
   12110:	movw	r1, #37992	; 0x9468
   12114:	movt	r1, #3
   12118:	str	r0, [r1]
   1211c:	ldr	r0, [r4]
   12120:	mov	r1, #0
   12124:	str	r1, [r0]
   12128:	b	122fc <ftello64@plt+0xa14>
   1212c:	movw	r1, #37368	; 0x91f8
   12130:	movt	r1, #3
   12134:	ldrb	r1, [r1]
   12138:	cmp	r1, #0
   1213c:	beq	121c4 <ftello64@plt+0x8dc>
   12140:	movw	r0, #37996	; 0x946c
   12144:	mov	r1, #1
   12148:	movt	r0, #3
   1214c:	str	r1, [r0]
   12150:	mov	r0, #4
   12154:	bl	249b8 <ftello64@plt+0x130d0>
   12158:	movw	r8, #37984	; 0x9460
   1215c:	movt	r8, #3
   12160:	str	r0, [r8]
   12164:	mov	r0, #8
   12168:	bl	249b8 <ftello64@plt+0x130d0>
   1216c:	movw	r1, #37988	; 0x9464
   12170:	movt	r1, #3
   12174:	str	r0, [r1]
   12178:	mov	r0, #8
   1217c:	bl	249b8 <ftello64@plt+0x130d0>
   12180:	movw	r1, #37992	; 0x9468
   12184:	movt	r1, #3
   12188:	str	r0, [r1]
   1218c:	movw	r0, #37336	; 0x91d8
   12190:	movt	r0, #3
   12194:	ldr	r7, [r0]
   12198:	ldr	r6, [r4, r7, lsl #2]
   1219c:	ldrb	r0, [r6]
   121a0:	cmp	r0, #0
   121a4:	beq	12294 <ftello64@plt+0x9ac>
   121a8:	movw	r1, #32920	; 0x8098
   121ac:	mov	r0, r6
   121b0:	movt	r1, #2
   121b4:	bl	11558 <strcmp@plt>
   121b8:	cmp	r0, #0
   121bc:	movne	r0, r6
   121c0:	b	12298 <ftello64@plt+0x9b0>
   121c4:	sub	r0, r5, r0
   121c8:	movw	r5, #37996	; 0x946c
   121cc:	mov	r1, #4
   121d0:	movt	r5, #3
   121d4:	str	r0, [r5]
   121d8:	bl	24a88 <ftello64@plt+0x131a0>
   121dc:	movw	sl, #37984	; 0x9460
   121e0:	mov	r1, #8
   121e4:	movt	sl, #3
   121e8:	str	r0, [sl]
   121ec:	ldr	r0, [r5]
   121f0:	bl	24a88 <ftello64@plt+0x131a0>
   121f4:	movw	r1, #37988	; 0x9464
   121f8:	movt	r1, #3
   121fc:	str	r0, [r1]
   12200:	ldr	r0, [r5]
   12204:	mov	r1, #8
   12208:	bl	24a88 <ftello64@plt+0x131a0>
   1220c:	ldr	r7, [r5]
   12210:	movw	r1, #37992	; 0x9468
   12214:	movt	r1, #3
   12218:	str	r0, [r1]
   1221c:	cmp	r7, #1
   12220:	blt	122fc <ftello64@plt+0xa14>
   12224:	movw	r0, #37336	; 0x91d8
   12228:	movw	r9, #32920	; 0x8098
   1222c:	mov	r8, #0
   12230:	movt	r0, #3
   12234:	movt	r9, #2
   12238:	ldr	r0, [r0]
   1223c:	add	r4, r4, r0, lsl #2
   12240:	add	r6, r0, #1
   12244:	ldr	r5, [r4, r8, lsl #2]
   12248:	ldrb	r0, [r5]
   1224c:	cmp	r0, #0
   12250:	mov	r0, #0
   12254:	beq	1226c <ftello64@plt+0x984>
   12258:	mov	r0, r5
   1225c:	mov	r1, r9
   12260:	bl	11558 <strcmp@plt>
   12264:	cmp	r0, #0
   12268:	movne	r0, r5
   1226c:	ldr	r1, [sl]
   12270:	str	r0, [r1, r8, lsl #2]
   12274:	movw	r1, #37336	; 0x91d8
   12278:	add	r0, r6, r8
   1227c:	add	r8, r8, #1
   12280:	movt	r1, #3
   12284:	cmp	r8, r7
   12288:	str	r0, [r1]
   1228c:	blt	12244 <ftello64@plt+0x95c>
   12290:	b	122fc <ftello64@plt+0xa14>
   12294:	mov	r0, #0
   12298:	ldr	r1, [r8]
   1229c:	str	r0, [r1]
   122a0:	movw	r1, #37336	; 0x91d8
   122a4:	add	r0, r7, #1
   122a8:	movt	r1, #3
   122ac:	cmp	r0, r5
   122b0:	str	r0, [r1]
   122b4:	bge	122f4 <ftello64@plt+0xa0c>
   122b8:	movw	r1, #37356	; 0x91ec
   122bc:	ldr	r0, [r4, r0, lsl #2]
   122c0:	movt	r1, #3
   122c4:	ldr	r2, [r1]
   122c8:	movw	r1, #31471	; 0x7aef
   122cc:	movt	r1, #2
   122d0:	bl	15124 <ftello64@plt+0x383c>
   122d4:	cmp	r0, #0
   122d8:	beq	14440 <ftello64@plt+0x2b58>
   122dc:	movw	r0, #37336	; 0x91d8
   122e0:	movt	r0, #3
   122e4:	mov	r1, r0
   122e8:	ldr	r0, [r0]
   122ec:	add	r0, r0, #1
   122f0:	str	r0, [r1]
   122f4:	cmp	r0, r5
   122f8:	blt	143f8 <ftello64@plt+0x2b10>
   122fc:	movw	r0, #37392	; 0x9210
   12300:	movt	r0, #3
   12304:	ldr	r0, [r0]
   12308:	cmp	r0, #0
   1230c:	bne	12334 <ftello64@plt+0xa4c>
   12310:	movw	r0, #37368	; 0x91f8
   12314:	mov	r1, #1
   12318:	movt	r0, #3
   1231c:	ldrb	r0, [r0]
   12320:	cmp	r0, #0
   12324:	movw	r0, #37392	; 0x9210
   12328:	movwne	r1, #2
   1232c:	movt	r0, #3
   12330:	str	r1, [r0]
   12334:	movw	r0, #37376	; 0x9200
   12338:	movw	r6, #37400	; 0x9218
   1233c:	movt	r0, #3
   12340:	movt	r6, #3
   12344:	ldrb	r0, [r0]
   12348:	cmp	r0, #1
   1234c:	bne	12374 <ftello64@plt+0xa8c>
   12350:	movw	r5, #38040	; 0x9498
   12354:	mov	r4, #0
   12358:	movt	r5, #3
   1235c:	mov	r0, r4
   12360:	bl	11828 <toupper@plt>
   12364:	strb	r0, [r5, r4]
   12368:	add	r4, r4, #1
   1236c:	cmp	r4, #256	; 0x100
   12370:	bne	1235c <ftello64@plt+0xa74>
   12374:	ldr	r0, [r6]
   12378:	cmp	r0, #0
   1237c:	beq	123a0 <ftello64@plt+0xab8>
   12380:	ldrb	r0, [r0]
   12384:	movw	r4, #37692	; 0x933c
   12388:	movt	r4, #3
   1238c:	cmp	r0, #0
   12390:	bne	123e8 <ftello64@plt+0xb00>
   12394:	mov	r0, #0
   12398:	str	r0, [r6]
   1239c:	b	123f4 <ftello64@plt+0xb0c>
   123a0:	movw	r0, #37368	; 0x91f8
   123a4:	movw	r4, #37692	; 0x933c
   123a8:	movt	r0, #3
   123ac:	movt	r4, #3
   123b0:	ldrb	r0, [r0]
   123b4:	cmp	r0, #0
   123b8:	bne	123d0 <ftello64@plt+0xae8>
   123bc:	movw	r0, #37388	; 0x920c
   123c0:	movt	r0, #3
   123c4:	ldrb	r0, [r0]
   123c8:	cmp	r0, #1
   123cc:	bne	123dc <ftello64@plt+0xaf4>
   123d0:	movw	r0, #30247	; 0x7627
   123d4:	movt	r0, #2
   123d8:	b	123e4 <ftello64@plt+0xafc>
   123dc:	movw	r0, #32139	; 0x7d8b
   123e0:	movt	r0, #2
   123e4:	str	r0, [r6]
   123e8:	movw	r0, #37400	; 0x9218
   123ec:	movt	r0, #3
   123f0:	bl	148b0 <ftello64@plt+0x2fc8>
   123f4:	ldr	r0, [r4]
   123f8:	cmp	r0, #0
   123fc:	beq	12424 <ftello64@plt+0xb3c>
   12400:	movw	r0, #37692	; 0x933c
   12404:	movt	r0, #3
   12408:	bl	148b0 <ftello64@plt+0x2fc8>
   1240c:	movw	r0, #37372	; 0x91fc
   12410:	movt	r0, #3
   12414:	ldr	r0, [r0]
   12418:	cmp	r0, #0
   1241c:	bne	12438 <ftello64@plt+0xb50>
   12420:	b	124a0 <ftello64@plt+0xbb8>
   12424:	movw	r0, #37372	; 0x91fc
   12428:	movt	r0, #3
   1242c:	ldr	r0, [r0]
   12430:	cmp	r0, #0
   12434:	beq	142ac <ftello64@plt+0x29c4>
   12438:	add	r1, sp, #40	; 0x28
   1243c:	bl	147c0 <ftello64@plt+0x2ed8>
   12440:	movw	r4, #38296	; 0x9598
   12444:	mov	r1, #1
   12448:	mov	r2, #256	; 0x100
   1244c:	movt	r4, #3
   12450:	mov	r0, r4
   12454:	bl	117a4 <memset@plt>
   12458:	ldr	r0, [sp, #40]	; 0x28
   1245c:	ldr	r1, [sp, #44]	; 0x2c
   12460:	cmp	r0, r1
   12464:	bcs	12480 <ftello64@plt+0xb98>
   12468:	mov	r2, #0
   1246c:	mov	r3, r0
   12470:	ldrb	r7, [r3], #1
   12474:	cmp	r1, r3
   12478:	strb	r2, [r4, r7]
   1247c:	bne	12470 <ftello64@plt+0xb88>
   12480:	movw	r1, #37368	; 0x91f8
   12484:	movt	r1, #3
   12488:	ldrb	r1, [r1]
   1248c:	cmp	r1, #1
   12490:	moveq	r1, #0
   12494:	strbeq	r1, [r4, #32]
   12498:	strheq	r1, [r4, #9]
   1249c:	bl	150fc <ftello64@plt+0x3814>
   124a0:	movw	r0, #37380	; 0x9204
   124a4:	movt	r0, #3
   124a8:	ldr	r0, [r0]
   124ac:	cmp	r0, #0
   124b0:	beq	124e0 <ftello64@plt+0xbf8>
   124b4:	movw	r4, #38000	; 0x9470
   124b8:	movt	r4, #3
   124bc:	mov	r1, r4
   124c0:	bl	146a4 <ftello64@plt+0x2dbc>
   124c4:	ldr	r0, [r4, #8]
   124c8:	cmp	r0, #0
   124cc:	bne	124e0 <ftello64@plt+0xbf8>
   124d0:	movw	r1, #37380	; 0x9204
   124d4:	mov	r0, #0
   124d8:	movt	r1, #3
   124dc:	str	r0, [r1]
   124e0:	movw	r0, #37384	; 0x9208
   124e4:	movw	r5, #37232	; 0x9170
   124e8:	movt	r0, #3
   124ec:	movt	r5, #3
   124f0:	ldr	r0, [r0]
   124f4:	cmp	r0, #0
   124f8:	beq	12528 <ftello64@plt+0xc40>
   124fc:	movw	r4, #38012	; 0x947c
   12500:	movt	r4, #3
   12504:	mov	r1, r4
   12508:	bl	146a4 <ftello64@plt+0x2dbc>
   1250c:	ldr	r0, [r4, #8]
   12510:	cmp	r0, #0
   12514:	bne	12528 <ftello64@plt+0xc40>
   12518:	movw	r1, #37384	; 0x9208
   1251c:	mov	r0, #0
   12520:	movt	r1, #3
   12524:	str	r0, [r1]
   12528:	movw	r0, #38024	; 0x9488
   1252c:	mov	r4, #0
   12530:	movw	r6, #38908	; 0x97fc
   12534:	movt	r0, #3
   12538:	movt	r6, #3
   1253c:	str	r4, [r0]
   12540:	str	r4, [r0, #4]
   12544:	movw	r0, #38032	; 0x9490
   12548:	str	r4, [r6]
   1254c:	movt	r0, #3
   12550:	str	r4, [r0]
   12554:	movw	r0, #38036	; 0x9494
   12558:	movt	r0, #3
   1255c:	str	r4, [r0]
   12560:	movw	r0, #37996	; 0x946c
   12564:	movt	r0, #3
   12568:	ldr	r0, [r0]
   1256c:	cmp	r0, #1
   12570:	blt	12bc4 <ftello64@plt+0x12dc>
   12574:	movw	r8, #38296	; 0x9598
   12578:	movw	r6, #37400	; 0x9218
   1257c:	movt	r8, #3
   12580:	movt	r6, #3
   12584:	movw	r0, #37984	; 0x9460
   12588:	movw	r1, #37992	; 0x9468
   1258c:	movt	r0, #3
   12590:	movt	r1, #3
   12594:	ldr	r0, [r0]
   12598:	mov	r5, r1
   1259c:	ldr	r1, [r1]
   125a0:	ldr	r0, [r0, r4, lsl #2]
   125a4:	add	r1, r1, r4, lsl #3
   125a8:	bl	147c0 <ftello64@plt+0x2ed8>
   125ac:	ldr	r0, [r5]
   125b0:	str	r4, [sp, #20]
   125b4:	mov	r1, #0
   125b8:	str	r1, [sp, #24]
   125bc:	ldr	r9, [r0, r4, lsl #3]!
   125c0:	ldr	r4, [r0, #4]!
   125c4:	mov	r5, r9
   125c8:	str	r0, [sp, #32]
   125cc:	movw	r0, #37388	; 0x920c
   125d0:	movt	r0, #3
   125d4:	ldrb	r0, [r0]
   125d8:	cmp	r0, #1
   125dc:	bne	12650 <ftello64@plt+0xd68>
   125e0:	cmp	r9, r4
   125e4:	mov	r5, r9
   125e8:	bcs	12618 <ftello64@plt+0xd30>
   125ec:	bl	1172c <__ctype_b_loc@plt>
   125f0:	ldr	r0, [r0]
   125f4:	mov	r5, r9
   125f8:	ldrb	r1, [r5]
   125fc:	add	r1, r0, r1, lsl #1
   12600:	ldrb	r1, [r1, #1]
   12604:	tst	r1, #32
   12608:	bne	12618 <ftello64@plt+0xd30>
   1260c:	add	r5, r5, #1
   12610:	cmp	r5, r4
   12614:	bcc	125f8 <ftello64@plt+0xd10>
   12618:	sub	r0, r5, r9
   1261c:	cmp	r5, r4
   12620:	str	r0, [sp, #24]
   12624:	bcs	12650 <ftello64@plt+0xd68>
   12628:	bl	1172c <__ctype_b_loc@plt>
   1262c:	ldr	r0, [r0]
   12630:	ldrb	r1, [r5]
   12634:	add	r1, r0, r1, lsl #1
   12638:	ldrb	r1, [r1, #1]
   1263c:	tst	r1, #32
   12640:	beq	12650 <ftello64@plt+0xd68>
   12644:	add	r5, r5, #1
   12648:	cmp	r5, r4
   1264c:	bcc	12630 <ftello64@plt+0xd48>
   12650:	cmp	r9, r4
   12654:	bcs	12b40 <ftello64@plt+0x1258>
   12658:	str	r9, [sp, #28]
   1265c:	ldr	r0, [r6]
   12660:	cmp	r0, #0
   12664:	beq	126b8 <ftello64@plt+0xdd0>
   12668:	movw	r0, #38552	; 0x9698
   1266c:	sub	r2, r4, r9
   12670:	mov	r1, r9
   12674:	mov	r3, #0
   12678:	movt	r0, #3
   1267c:	str	r2, [sp]
   12680:	str	r0, [sp, #4]
   12684:	add	r0, r6, #4
   12688:	bl	1a984 <ftello64@plt+0x909c>
   1268c:	cmn	r0, #1
   12690:	beq	126b8 <ftello64@plt+0xdd0>
   12694:	cmp	r0, #0
   12698:	beq	14320 <ftello64@plt+0x2a38>
   1269c:	cmn	r0, #2
   126a0:	beq	1431c <ftello64@plt+0x2a34>
   126a4:	movw	r0, #38552	; 0x9698
   126a8:	movt	r0, #3
   126ac:	ldr	r0, [r0, #8]
   126b0:	ldr	r0, [r0]
   126b4:	add	r4, r9, r0
   126b8:	mov	r1, r4
   126bc:	str	r4, [sp, #36]	; 0x24
   126c0:	mov	sl, r1
   126c4:	cmp	r1, r9
   126c8:	bls	126ec <ftello64@plt+0xe04>
   126cc:	bl	1172c <__ctype_b_loc@plt>
   126d0:	mov	r1, sl
   126d4:	ldr	r0, [r0]
   126d8:	ldrb	r2, [r1, #-1]!
   126dc:	add	r0, r0, r2, lsl #1
   126e0:	ldrb	r0, [r0, #1]
   126e4:	tst	r0, #32
   126e8:	bne	126c0 <ftello64@plt+0xdd8>
   126ec:	mov	r4, r9
   126f0:	movw	r1, #37692	; 0x933c
   126f4:	mov	r7, r4
   126f8:	movt	r1, #3
   126fc:	b	1270c <ftello64@plt+0xe24>
   12700:	movw	r1, #37692	; 0x933c
   12704:	movt	r1, #3
   12708:	add	r7, r7, #1
   1270c:	ldr	r0, [r1]
   12710:	cmp	r0, #0
   12714:	beq	12778 <ftello64@plt+0xe90>
   12718:	movw	r0, #38564	; 0x96a4
   1271c:	sub	r2, sl, r7
   12720:	mov	r3, #0
   12724:	movt	r0, #3
   12728:	str	r2, [sp]
   1272c:	str	r0, [sp, #4]
   12730:	add	r0, r1, #4
   12734:	mov	r1, r7
   12738:	bl	1a984 <ftello64@plt+0x909c>
   1273c:	cmn	r0, #1
   12740:	beq	12b2c <ftello64@plt+0x1244>
   12744:	cmn	r0, #2
   12748:	beq	1431c <ftello64@plt+0x2a34>
   1274c:	movw	r0, #38564	; 0x96a4
   12750:	movt	r0, #3
   12754:	mov	r1, r0
   12758:	ldr	r0, [r0, #4]
   1275c:	ldr	r1, [r1, #8]
   12760:	ldr	r0, [r0]
   12764:	ldr	r1, [r1]
   12768:	add	r4, r7, r1
   1276c:	add	r7, r7, r0
   12770:	b	127bc <ftello64@plt+0xed4>
   12774:	add	r7, r7, #1
   12778:	cmp	r7, sl
   1277c:	bcs	12790 <ftello64@plt+0xea8>
   12780:	ldrb	r0, [r7]
   12784:	ldrb	r0, [r8, r0]
   12788:	cmp	r0, #0
   1278c:	beq	12774 <ftello64@plt+0xe8c>
   12790:	cmp	r7, sl
   12794:	beq	12b2c <ftello64@plt+0x1244>
   12798:	bcs	12708 <ftello64@plt+0xe20>
   1279c:	mov	r4, r7
   127a0:	ldrb	r0, [r4]
   127a4:	ldrb	r0, [r8, r0]
   127a8:	cmp	r0, #0
   127ac:	beq	127bc <ftello64@plt+0xed4>
   127b0:	add	r4, r4, #1
   127b4:	cmp	r4, sl
   127b8:	bcc	127a0 <ftello64@plt+0xeb8>
   127bc:	cmp	r4, r7
   127c0:	beq	12700 <ftello64@plt+0xe18>
   127c4:	movw	r1, #38032	; 0x9490
   127c8:	sub	r0, r4, r7
   127cc:	str	r7, [sp, #40]	; 0x28
   127d0:	movt	r1, #3
   127d4:	str	r0, [sp, #44]	; 0x2c
   127d8:	ldr	r1, [r1]
   127dc:	cmp	r0, r1
   127e0:	movwgt	r1, #38032	; 0x9490
   127e4:	movtgt	r1, #3
   127e8:	strgt	r0, [r1]
   127ec:	movw	r0, #37388	; 0x920c
   127f0:	movt	r0, #3
   127f4:	ldrb	r0, [r0]
   127f8:	cmp	r0, #1
   127fc:	bne	128a4 <ftello64@plt+0xfbc>
   12800:	ldr	r1, [sp, #24]
   12804:	cmp	r5, r7
   12808:	bcs	12898 <ftello64@plt+0xfb0>
   1280c:	ldrb	r0, [r5]
   12810:	cmp	r0, #10
   12814:	bne	1288c <ftello64@plt+0xfa4>
   12818:	movw	r0, #38024	; 0x9488
   1281c:	add	r5, r5, #1
   12820:	movt	r0, #3
   12824:	str	r5, [sp, #28]
   12828:	mov	r2, r0
   1282c:	ldrd	r0, [r0]
   12830:	adds	r0, r0, #1
   12834:	adc	r1, r1, #0
   12838:	strd	r0, [r2]
   1283c:	ldr	r0, [sp, #32]
   12840:	ldr	r6, [r0]
   12844:	cmp	r5, r6
   12848:	bcs	12878 <ftello64@plt+0xf90>
   1284c:	bl	1172c <__ctype_b_loc@plt>
   12850:	ldr	r0, [r0]
   12854:	ldr	r5, [sp, #28]
   12858:	ldrb	r1, [r5]
   1285c:	add	r1, r0, r1, lsl #1
   12860:	ldrb	r1, [r1, #1]
   12864:	tst	r1, #32
   12868:	bne	12878 <ftello64@plt+0xf90>
   1286c:	add	r5, r5, #1
   12870:	cmp	r5, r6
   12874:	bcc	12858 <ftello64@plt+0xf70>
   12878:	ldr	r0, [sp, #28]
   1287c:	movw	r6, #37400	; 0x9218
   12880:	movt	r6, #3
   12884:	sub	r1, r5, r0
   12888:	b	12890 <ftello64@plt+0xfa8>
   1288c:	add	r5, r5, #1
   12890:	cmp	r5, r7
   12894:	bcc	1280c <ftello64@plt+0xf24>
   12898:	cmp	r5, r7
   1289c:	str	r1, [sp, #24]
   128a0:	bhi	126f0 <ftello64@plt+0xe08>
   128a4:	movw	r0, #37380	; 0x9204
   128a8:	movt	r0, #3
   128ac:	ldr	r0, [r0]
   128b0:	cmp	r0, #0
   128b4:	beq	128d0 <ftello64@plt+0xfe8>
   128b8:	movw	r1, #38000	; 0x9470
   128bc:	add	r0, sp, #40	; 0x28
   128c0:	movt	r1, #3
   128c4:	bl	14a50 <ftello64@plt+0x3168>
   128c8:	cmp	r0, #0
   128cc:	bne	126f0 <ftello64@plt+0xe08>
   128d0:	movw	r0, #37384	; 0x9208
   128d4:	movt	r0, #3
   128d8:	ldr	r0, [r0]
   128dc:	cmp	r0, #0
   128e0:	beq	128fc <ftello64@plt+0x1014>
   128e4:	movw	r1, #38012	; 0x947c
   128e8:	add	r0, sp, #40	; 0x28
   128ec:	movt	r1, #3
   128f0:	bl	14a50 <ftello64@plt+0x3168>
   128f4:	cmp	r0, #0
   128f8:	beq	126f0 <ftello64@plt+0xe08>
   128fc:	movw	r6, #38908	; 0x97fc
   12900:	movw	r1, #38576	; 0x96b0
   12904:	movt	r6, #3
   12908:	movt	r1, #3
   1290c:	ldr	r3, [r6]
   12910:	ldr	r0, [r1]
   12914:	cmp	r3, r0
   12918:	bne	12944 <ftello64@plt+0x105c>
   1291c:	movw	r0, #38912	; 0x9800
   12920:	mov	r2, #32
   12924:	movt	r0, #3
   12928:	ldr	r0, [r0]
   1292c:	bl	24ac4 <ftello64@plt+0x131dc>
   12930:	movw	r1, #38912	; 0x9800
   12934:	movt	r1, #3
   12938:	str	r0, [r1]
   1293c:	ldr	r1, [r6]
   12940:	b	12958 <ftello64@plt+0x1070>
   12944:	movw	r0, #38912	; 0x9800
   12948:	mov	r2, r3
   1294c:	mov	r1, r3
   12950:	movt	r0, #3
   12954:	ldr	r0, [r0]
   12958:	add	r0, r0, r1, lsl #5
   1295c:	movw	r6, #37400	; 0x9218
   12960:	str	r1, [sp, #12]
   12964:	str	r0, [sp, #16]
   12968:	movw	r0, #37389	; 0x920d
   1296c:	movt	r6, #3
   12970:	movt	r0, #3
   12974:	ldrb	r0, [r0]
   12978:	cmp	r0, #1
   1297c:	beq	12a44 <ftello64@plt+0x115c>
   12980:	movw	r0, #37388	; 0x920c
   12984:	movt	r0, #3
   12988:	ldrb	r0, [r0]
   1298c:	cmp	r0, #1
   12990:	bne	12af0 <ftello64@plt+0x1208>
   12994:	ldr	r0, [sp, #28]
   12998:	movw	r2, #38036	; 0x9494
   1299c:	movt	r2, #3
   129a0:	sub	r0, r0, r7
   129a4:	ldr	r7, [sp, #16]
   129a8:	asr	r1, r0, #31
   129ac:	strd	r0, [r7, #16]
   129b0:	mov	r0, #1
   129b4:	ldr	r1, [r2]
   129b8:	ldr	r3, [sp, #24]
   129bc:	cmp	r3, r1
   129c0:	movgt	r1, r3
   129c4:	strgt	r3, [r2]
   129c8:	b	12a6c <ftello64@plt+0x1184>
   129cc:	ldrb	r0, [r5]
   129d0:	cmp	r0, #10
   129d4:	bne	12a40 <ftello64@plt+0x1158>
   129d8:	movw	r0, #38024	; 0x9488
   129dc:	add	r5, r5, #1
   129e0:	movt	r0, #3
   129e4:	str	r5, [sp, #28]
   129e8:	mov	r2, r0
   129ec:	ldrd	r0, [r0]
   129f0:	adds	r0, r0, #1
   129f4:	adc	r1, r1, #0
   129f8:	strd	r0, [r2]
   129fc:	ldr	r0, [sp, #32]
   12a00:	ldr	r6, [r0]
   12a04:	cmp	r5, r6
   12a08:	bcs	12a34 <ftello64@plt+0x114c>
   12a0c:	bl	1172c <__ctype_b_loc@plt>
   12a10:	ldr	r0, [r0]
   12a14:	ldrb	r1, [r5]
   12a18:	add	r1, r0, r1, lsl #1
   12a1c:	ldrb	r1, [r1, #1]
   12a20:	tst	r1, #32
   12a24:	bne	12a34 <ftello64@plt+0x114c>
   12a28:	add	r5, r5, #1
   12a2c:	cmp	r5, r6
   12a30:	bcc	12a14 <ftello64@plt+0x112c>
   12a34:	movw	r6, #37400	; 0x9218
   12a38:	movt	r6, #3
   12a3c:	b	12a44 <ftello64@plt+0x115c>
   12a40:	add	r5, r5, #1
   12a44:	cmp	r5, r7
   12a48:	bcc	129cc <ftello64@plt+0x10e4>
   12a4c:	movw	r0, #38024	; 0x9488
   12a50:	ldr	r7, [sp, #16]
   12a54:	movt	r0, #3
   12a58:	ldrd	r0, [r0]
   12a5c:	strd	r0, [r7, #16]
   12a60:	movw	r0, #37388	; 0x920c
   12a64:	movt	r0, #3
   12a68:	ldrb	r0, [r0]
   12a6c:	cmp	r0, #0
   12a70:	beq	12af4 <ftello64@plt+0x120c>
   12a74:	ldr	r0, [sp, #28]
   12a78:	cmp	r0, r9
   12a7c:	bne	12af4 <ftello64@plt+0x120c>
   12a80:	cmp	r9, sl
   12a84:	mov	r7, r9
   12a88:	bcs	12ab8 <ftello64@plt+0x11d0>
   12a8c:	bl	1172c <__ctype_b_loc@plt>
   12a90:	ldr	r0, [r0]
   12a94:	mov	r7, r9
   12a98:	ldrb	r1, [r7]
   12a9c:	add	r1, r0, r1, lsl #1
   12aa0:	ldrb	r1, [r1, #1]
   12aa4:	tst	r1, #32
   12aa8:	bne	12ab8 <ftello64@plt+0x11d0>
   12aac:	add	r7, r7, #1
   12ab0:	cmp	r7, sl
   12ab4:	bcc	12a98 <ftello64@plt+0x11b0>
   12ab8:	cmp	r7, sl
   12abc:	bcs	12ae8 <ftello64@plt+0x1200>
   12ac0:	bl	1172c <__ctype_b_loc@plt>
   12ac4:	ldr	r0, [r0]
   12ac8:	ldrb	r1, [r7]
   12acc:	add	r1, r0, r1, lsl #1
   12ad0:	ldrb	r1, [r1, #1]
   12ad4:	tst	r1, #32
   12ad8:	beq	12ae8 <ftello64@plt+0x1200>
   12adc:	add	r7, r7, #1
   12ae0:	cmp	r7, sl
   12ae4:	bcc	12ac8 <ftello64@plt+0x11e0>
   12ae8:	str	r9, [sp, #28]
   12aec:	mov	r9, r7
   12af0:	ldr	r7, [sp, #16]
   12af4:	ldr	r0, [sp, #40]	; 0x28
   12af8:	ldr	r1, [sp, #44]	; 0x2c
   12afc:	sub	r3, r9, r0
   12b00:	sub	r2, sl, r0
   12b04:	stm	r7, {r0, r1, r3}
   12b08:	str	r2, [r7, #12]
   12b0c:	movw	r1, #38908	; 0x97fc
   12b10:	ldr	r0, [sp, #20]
   12b14:	movt	r1, #3
   12b18:	str	r0, [r7, #24]
   12b1c:	ldr	r0, [sp, #12]
   12b20:	add	r0, r0, #1
   12b24:	str	r0, [r1]
   12b28:	b	126f0 <ftello64@plt+0xe08>
   12b2c:	ldr	r0, [sp, #32]
   12b30:	ldr	r9, [sp, #36]	; 0x24
   12b34:	ldr	r4, [r0]
   12b38:	cmp	r9, r4
   12b3c:	bcc	1265c <ftello64@plt+0xd74>
   12b40:	movw	r0, #38024	; 0x9488
   12b44:	ldr	r4, [sp, #20]
   12b48:	movt	r0, #3
   12b4c:	mov	r2, r0
   12b50:	ldrd	r0, [r0]
   12b54:	adds	r0, r0, #1
   12b58:	adc	r1, r1, #0
   12b5c:	strd	r0, [r2]
   12b60:	movw	r2, #37988	; 0x9464
   12b64:	movt	r2, #3
   12b68:	ldr	r2, [r2]
   12b6c:	str	r0, [r2, r4, lsl #3]!
   12b70:	movw	r0, #37996	; 0x946c
   12b74:	add	r4, r4, #1
   12b78:	str	r1, [r2, #4]
   12b7c:	movt	r0, #3
   12b80:	ldr	r0, [r0]
   12b84:	cmp	r4, r0
   12b88:	blt	12584 <ftello64@plt+0xc9c>
   12b8c:	movw	r6, #38908	; 0x97fc
   12b90:	movw	r5, #37232	; 0x9170
   12b94:	movt	r6, #3
   12b98:	movt	r5, #3
   12b9c:	ldr	r1, [r6]
   12ba0:	cmp	r1, #0
   12ba4:	beq	12bc4 <ftello64@plt+0x12dc>
   12ba8:	movw	r0, #38912	; 0x9800
   12bac:	movw	r3, #19132	; 0x4abc
   12bb0:	mov	r2, #32
   12bb4:	movt	r0, #3
   12bb8:	movt	r3, #1
   12bbc:	ldr	r0, [r0]
   12bc0:	bl	11870 <qsort@plt>
   12bc4:	movw	r0, #37389	; 0x920d
   12bc8:	movt	r0, #3
   12bcc:	ldrb	r0, [r0]
   12bd0:	cmp	r0, #1
   12bd4:	bne	12cfc <ftello64@plt+0x1414>
   12bd8:	movw	r1, #38036	; 0x9494
   12bdc:	mov	r0, #0
   12be0:	movt	r1, #3
   12be4:	str	r0, [r1]
   12be8:	movw	r1, #37996	; 0x946c
   12bec:	movt	r1, #3
   12bf0:	ldr	r1, [r1]
   12bf4:	cmp	r1, #0
   12bf8:	beq	12cb4 <ftello64@plt+0x13cc>
   12bfc:	movw	r9, #37988	; 0x9464
   12c00:	movw	r5, #32293	; 0x7e25
   12c04:	movw	sl, #37984	; 0x9460
   12c08:	mov	r7, #0
   12c0c:	mvn	r4, #7
   12c10:	add	r8, sp, #40	; 0x28
   12c14:	movt	r9, #3
   12c18:	movt	r5, #2
   12c1c:	movt	sl, #3
   12c20:	ldr	r2, [r9]
   12c24:	add	r0, r2, r4
   12c28:	ldrd	r0, [r0, #8]
   12c2c:	adds	r0, r0, #1
   12c30:	adc	r1, r1, #0
   12c34:	cmp	r7, #0
   12c38:	beq	12c4c <ftello64@plt+0x1364>
   12c3c:	ldr	r3, [r2, r4]!
   12c40:	ldr	r2, [r2, #4]
   12c44:	subs	r0, r0, r3
   12c48:	sbc	r1, r1, r2
   12c4c:	stm	sp, {r0, r1}
   12c50:	mov	r0, r8
   12c54:	mov	r1, #1
   12c58:	mov	r2, #21
   12c5c:	mov	r3, r5
   12c60:	bl	11780 <__sprintf_chk@plt>
   12c64:	mov	r6, r0
   12c68:	ldr	r0, [sl]
   12c6c:	ldr	r0, [r0, r7, lsl #2]
   12c70:	cmp	r0, #0
   12c74:	beq	12c80 <ftello64@plt+0x1398>
   12c78:	bl	11750 <strlen@plt>
   12c7c:	add	r6, r0, r6
   12c80:	movw	r1, #38036	; 0x9494
   12c84:	add	r7, r7, #1
   12c88:	add	r4, r4, #8
   12c8c:	movt	r1, #3
   12c90:	ldr	r0, [r1]
   12c94:	cmp	r6, r0
   12c98:	strgt	r6, [r1]
   12c9c:	movw	r1, #37996	; 0x946c
   12ca0:	movgt	r0, r6
   12ca4:	movt	r1, #3
   12ca8:	ldr	r1, [r1]
   12cac:	cmp	r7, r1
   12cb0:	bcc	12c20 <ftello64@plt+0x1338>
   12cb4:	movw	r2, #38036	; 0x9494
   12cb8:	add	r1, r0, #1
   12cbc:	add	r0, r0, #2
   12cc0:	movt	r2, #3
   12cc4:	str	r1, [r2]
   12cc8:	bl	249b8 <ftello64@plt+0x130d0>
   12ccc:	movw	r1, #38580	; 0x96b4
   12cd0:	movw	r5, #37232	; 0x9170
   12cd4:	movw	r6, #38908	; 0x97fc
   12cd8:	movt	r1, #3
   12cdc:	movt	r5, #3
   12ce0:	movt	r6, #3
   12ce4:	str	r0, [r1]
   12ce8:	movw	r0, #37389	; 0x920d
   12cec:	movt	r0, #3
   12cf0:	ldrb	r0, [r0]
   12cf4:	cmp	r0, #0
   12cf8:	bne	12d10 <ftello64@plt+0x1428>
   12cfc:	movw	r0, #37388	; 0x920c
   12d00:	movt	r0, #3
   12d04:	ldrb	r0, [r0]
   12d08:	cmp	r0, #1
   12d0c:	bne	12d24 <ftello64@plt+0x143c>
   12d10:	movw	r0, #37396	; 0x9214
   12d14:	movt	r0, #3
   12d18:	ldrb	r0, [r0]
   12d1c:	cmp	r0, #0
   12d20:	beq	12d34 <ftello64@plt+0x144c>
   12d24:	movw	r2, #37236	; 0x9174
   12d28:	movt	r2, #3
   12d2c:	ldr	r0, [r2]
   12d30:	b	12d5c <ftello64@plt+0x1474>
   12d34:	movw	r0, #38036	; 0x9494
   12d38:	ldr	r1, [r5]
   12d3c:	movw	r2, #37236	; 0x9174
   12d40:	movt	r0, #3
   12d44:	movt	r2, #3
   12d48:	ldr	r0, [r0]
   12d4c:	add	r0, r1, r0
   12d50:	ldr	r1, [r2]
   12d54:	sub	r0, r1, r0
   12d58:	str	r0, [r2]
   12d5c:	cmn	r0, #1
   12d60:	movw	r1, #38588	; 0x96bc
   12d64:	movw	r8, #38596	; 0x96c4
   12d68:	movle	r0, #0
   12d6c:	movt	r1, #3
   12d70:	movt	r8, #3
   12d74:	lsr	r4, r0, #1
   12d78:	strle	r0, [r2]
   12d7c:	str	r4, [r1]
   12d80:	ldr	r1, [r5]
   12d84:	str	r4, [r8]
   12d88:	rsb	r5, r1, r0, lsr #1
   12d8c:	movw	r0, #38592	; 0x96c0
   12d90:	movt	r0, #3
   12d94:	str	r5, [r0]
   12d98:	movw	r0, #37240	; 0x9178
   12d9c:	movt	r0, #3
   12da0:	ldr	r0, [r0]
   12da4:	cmp	r0, #0
   12da8:	ldrbne	r1, [r0]
   12dac:	cmpne	r1, #0
   12db0:	bne	12dd4 <ftello64@plt+0x14ec>
   12db4:	movw	r1, #37240	; 0x9178
   12db8:	mov	r0, #0
   12dbc:	movt	r1, #3
   12dc0:	str	r0, [r1]
   12dc4:	movw	r0, #38600	; 0x96c8
   12dc8:	movt	r0, #3
   12dcc:	ldr	r0, [r0]
   12dd0:	b	12de4 <ftello64@plt+0x14fc>
   12dd4:	bl	11750 <strlen@plt>
   12dd8:	movw	r1, #38600	; 0x96c8
   12ddc:	movt	r1, #3
   12de0:	str	r0, [r1]
   12de4:	movw	r1, #37368	; 0x91f8
   12de8:	lsl	r0, r0, #1
   12dec:	movt	r1, #3
   12df0:	ldrb	r1, [r1]
   12df4:	cmp	r1, #0
   12df8:	beq	12e04 <ftello64@plt+0x151c>
   12dfc:	orr	r0, r0, #1
   12e00:	b	12e18 <ftello64@plt+0x1530>
   12e04:	sub	r1, r5, r0
   12e08:	movw	r2, #38592	; 0x96c0
   12e0c:	bic	r1, r1, r1, asr #31
   12e10:	movt	r2, #3
   12e14:	str	r1, [r2]
   12e18:	sub	r0, r4, r0
   12e1c:	str	r0, [r8]
   12e20:	bl	1172c <__ctype_b_loc@plt>
   12e24:	ldr	r1, [r0]
   12e28:	str	r0, [sp, #32]
   12e2c:	movw	r0, #38604	; 0x96cc
   12e30:	mov	r2, #0
   12e34:	vmov.i8	d16, #1	; 0x01
   12e38:	movt	r0, #3
   12e3c:	vld1.16	{d18-d19}, [r1]!
   12e40:	add	r3, r0, r2
   12e44:	add	r2, r2, #8
   12e48:	cmp	r2, #256	; 0x100
   12e4c:	vshr.u16	q9, q9, #13
   12e50:	vmovn.i16	d17, q9
   12e54:	vand	d17, d17, d16
   12e58:	vst1.8	{d17}, [r3]
   12e5c:	bne	12e3c <ftello64@plt+0x1554>
   12e60:	movw	r2, #37392	; 0x9210
   12e64:	movw	r4, #37692	; 0x933c
   12e68:	mov	r1, #1
   12e6c:	movt	r2, #3
   12e70:	movt	r4, #3
   12e74:	strb	r1, [r0, #12]
   12e78:	ldr	r2, [r2]
   12e7c:	cmp	r2, #2
   12e80:	beq	12ec0 <ftello64@plt+0x15d8>
   12e84:	cmp	r2, #3
   12e88:	bne	12ec4 <ftello64@plt+0x15dc>
   12e8c:	movw	r3, #32283	; 0x7e1b
   12e90:	mov	r7, #36	; 0x24
   12e94:	mov	r1, #0
   12e98:	mov	r2, #1
   12e9c:	movt	r3, #2
   12ea0:	uxtb	r7, r7
   12ea4:	strb	r2, [r0, r7]
   12ea8:	add	r7, r3, r1
   12eac:	add	r1, r1, #1
   12eb0:	ldrb	r7, [r7, #1]
   12eb4:	cmp	r1, #8
   12eb8:	bne	12ea0 <ftello64@plt+0x15b8>
   12ebc:	b	12ec4 <ftello64@plt+0x15dc>
   12ec0:	strb	r1, [r0, #34]	; 0x22
   12ec4:	movw	r0, #38860	; 0x97cc
   12ec8:	mov	r1, #0
   12ecc:	movt	r0, #3
   12ed0:	str	r1, [r0]
   12ed4:	str	r1, [r0, #4]
   12ed8:	movw	r0, #38868	; 0x97d4
   12edc:	movt	r0, #3
   12ee0:	strb	r1, [r0]
   12ee4:	movw	r0, #38872	; 0x97d8
   12ee8:	movt	r0, #3
   12eec:	str	r1, [r0]
   12ef0:	str	r1, [r0, #4]
   12ef4:	movw	r0, #38880	; 0x97e0
   12ef8:	movt	r0, #3
   12efc:	strb	r1, [r0]
   12f00:	ldr	r0, [r6]
   12f04:	cmp	r0, #1
   12f08:	blt	142a0 <ftello64@plt+0x29b8>
   12f0c:	movw	r0, #38912	; 0x9800
   12f10:	movw	sl, #38296	; 0x9598
   12f14:	mov	r1, #0
   12f18:	movt	r0, #3
   12f1c:	movt	sl, #3
   12f20:	ldr	r9, [r0]
   12f24:	b	12f38 <ftello64@plt+0x1650>
   12f28:	add	r8, r8, #1
   12f2c:	b	13160 <ftello64@plt+0x1878>
   12f30:	add	r7, r4, #1
   12f34:	b	13a28 <ftello64@plt+0x2140>
   12f38:	ldr	r7, [r9]
   12f3c:	movw	r0, #38884	; 0x97e4
   12f40:	str	r1, [sp, #24]
   12f44:	movw	r3, #37992	; 0x9468
   12f48:	str	r9, [sp, #28]
   12f4c:	movt	r0, #3
   12f50:	movt	r3, #3
   12f54:	mov	r1, r0
   12f58:	ldr	r3, [r3]
   12f5c:	str	r7, [r0]
   12f60:	str	r7, [sp, #20]
   12f64:	ldr	r0, [r9, #4]
   12f68:	add	r6, r7, r0
   12f6c:	str	r6, [r1, #4]
   12f70:	ldr	r2, [r9, #24]
   12f74:	ldr	r1, [r9, #8]
   12f78:	ldr	r2, [r3, r2, lsl #3]!
   12f7c:	str	r1, [sp, #16]
   12f80:	ldr	r1, [r9, #12]
   12f84:	ldr	r5, [r3, #4]
   12f88:	add	r9, r7, r1
   12f8c:	cmp	r0, r1
   12f90:	str	r2, [sp, #36]	; 0x24
   12f94:	bge	13050 <ftello64@plt+0x1768>
   12f98:	b	12fe4 <ftello64@plt+0x16fc>
   12f9c:	ldrb	r0, [r6]
   12fa0:	ldrb	r0, [sl, r0]
   12fa4:	cmp	r0, #0
   12fa8:	beq	12fdc <ftello64@plt+0x16f4>
   12fac:	cmp	r6, r9
   12fb0:	bcs	13048 <ftello64@plt+0x1760>
   12fb4:	add	r0, r6, #1
   12fb8:	mov	r6, r0
   12fbc:	cmp	r0, r9
   12fc0:	bcs	13048 <ftello64@plt+0x1760>
   12fc4:	mov	r0, r6
   12fc8:	ldrb	r1, [r0], #1
   12fcc:	ldrb	r1, [sl, r1]
   12fd0:	cmp	r1, #0
   12fd4:	bne	12fb8 <ftello64@plt+0x16d0>
   12fd8:	b	13048 <ftello64@plt+0x1760>
   12fdc:	add	r6, r6, #1
   12fe0:	b	13048 <ftello64@plt+0x1760>
   12fe4:	ldr	r0, [r8]
   12fe8:	add	r0, r7, r0
   12fec:	cmp	r6, r0
   12ff0:	bhi	13050 <ftello64@plt+0x1768>
   12ff4:	movw	r0, #38884	; 0x97e4
   12ff8:	movt	r0, #3
   12ffc:	str	r6, [r0, #4]
   13000:	ldr	r0, [r4]
   13004:	cmp	r0, #0
   13008:	beq	12f9c <ftello64@plt+0x16b4>
   1300c:	mov	r0, #0
   13010:	sub	r2, r9, r6
   13014:	mov	r1, r6
   13018:	mov	r3, #0
   1301c:	str	r0, [sp]
   13020:	add	r0, r4, #4
   13024:	bl	1a634 <ftello64@plt+0x8d4c>
   13028:	cmn	r0, #2
   1302c:	beq	1431c <ftello64@plt+0x2a34>
   13030:	cmn	r0, #1
   13034:	movweq	r0, #1
   13038:	add	r6, r6, r0
   1303c:	movw	r0, #38884	; 0x97e4
   13040:	movt	r0, #3
   13044:	ldr	r7, [r0]
   13048:	cmp	r6, r9
   1304c:	bcc	12fe4 <ftello64@plt+0x16fc>
   13050:	ldr	r0, [r8]
   13054:	movw	r1, #37240	; 0x9178
   13058:	movt	r1, #3
   1305c:	ldr	r1, [r1]
   13060:	add	r0, r7, r0
   13064:	cmp	r6, r0
   13068:	movw	r0, #38884	; 0x97e4
   1306c:	movt	r0, #3
   13070:	strls	r6, [r0, #4]
   13074:	ldrhi	r6, [r0, #4]
   13078:	mov	r0, #0
   1307c:	cmp	r6, r9
   13080:	movwcc	r0, #1
   13084:	cmp	r1, #0
   13088:	movwne	r1, #1
   1308c:	cmp	r6, r7
   13090:	and	r0, r0, r1
   13094:	movw	r1, #38892	; 0x97ec
   13098:	movt	r1, #3
   1309c:	strb	r0, [r1]
   130a0:	bls	130e0 <ftello64@plt+0x17f8>
   130a4:	ldr	r0, [sp, #32]
   130a8:	sub	r1, r6, #1
   130ac:	ldr	r0, [r0]
   130b0:	ldrb	r2, [r1]
   130b4:	add	r2, r0, r2, lsl #1
   130b8:	ldrb	r2, [r2, #1]
   130bc:	tst	r2, #32
   130c0:	beq	130e0 <ftello64@plt+0x17f8>
   130c4:	movw	r2, #38884	; 0x97e4
   130c8:	cmp	r1, r7
   130cc:	movt	r2, #3
   130d0:	str	r1, [r2, #4]
   130d4:	sub	r2, r1, #1
   130d8:	mov	r1, r2
   130dc:	bhi	130b0 <ftello64@plt+0x17c8>
   130e0:	movw	r0, #38588	; 0x96bc
   130e4:	movw	r1, #38032	; 0x9490
   130e8:	movt	r0, #3
   130ec:	movt	r1, #3
   130f0:	ldr	r0, [r0]
   130f4:	ldr	r1, [r1]
   130f8:	add	r2, r1, r0
   130fc:	ldr	r0, [sp, #28]
   13100:	ldr	r0, [r0, #8]
   13104:	rsb	r1, r0, #0
   13108:	cmp	r2, r1
   1310c:	bge	1315c <ftello64@plt+0x1874>
   13110:	ldr	r0, [r4]
   13114:	sub	r8, r7, r2
   13118:	cmp	r0, #0
   1311c:	beq	131dc <ftello64@plt+0x18f4>
   13120:	mov	r0, #0
   13124:	mov	r1, r8
   13128:	mov	r3, #0
   1312c:	str	r0, [sp]
   13130:	add	r0, r4, #4
   13134:	bl	1a634 <ftello64@plt+0x8d4c>
   13138:	cmn	r0, #2
   1313c:	beq	1431c <ftello64@plt+0x2a34>
   13140:	cmn	r0, #1
   13144:	movweq	r0, #1
   13148:	add	r8, r8, r0
   1314c:	movw	r0, #38884	; 0x97e4
   13150:	movt	r0, #3
   13154:	ldr	r7, [r0]
   13158:	b	13160 <ftello64@plt+0x1878>
   1315c:	add	r8, r7, r0
   13160:	movw	r0, #38896	; 0x97f0
   13164:	cmp	r8, r7
   13168:	movt	r0, #3
   1316c:	str	r8, [r0]
   13170:	str	r7, [r0, #4]
   13174:	bcs	131d4 <ftello64@plt+0x18ec>
   13178:	ldr	r0, [sp, #32]
   1317c:	mov	r1, r7
   13180:	mov	r3, r7
   13184:	ldrb	r2, [r1, #-1]!
   13188:	ldr	r0, [r0]
   1318c:	add	r2, r0, r2, lsl #1
   13190:	ldrb	r2, [r2, #1]
   13194:	tst	r2, #32
   13198:	beq	13228 <ftello64@plt+0x1940>
   1319c:	mov	r3, r1
   131a0:	movw	r1, #38896	; 0x97f0
   131a4:	movt	r1, #3
   131a8:	cmp	r3, r8
   131ac:	str	r3, [r1, #4]
   131b0:	bls	13224 <ftello64@plt+0x193c>
   131b4:	mov	r1, r3
   131b8:	ldrb	r2, [r1, #-1]!
   131bc:	add	r2, r0, r2, lsl #1
   131c0:	ldrb	r2, [r2, #1]
   131c4:	tst	r2, #32
   131c8:	bne	1319c <ftello64@plt+0x18b4>
   131cc:	add	r7, r1, #1
   131d0:	b	13228 <ftello64@plt+0x1940>
   131d4:	mov	r3, r7
   131d8:	b	13228 <ftello64@plt+0x1940>
   131dc:	ldrb	r0, [r8]
   131e0:	ldrb	r0, [sl, r0]
   131e4:	cmp	r0, #0
   131e8:	beq	12f28 <ftello64@plt+0x1640>
   131ec:	rsb	r0, r2, #0
   131f0:	cmn	r0, #1
   131f4:	bgt	13160 <ftello64@plt+0x1878>
   131f8:	add	r0, r7, r0
   131fc:	add	r0, r0, #1
   13200:	mov	r8, r0
   13204:	cmp	r0, r7
   13208:	bcs	13160 <ftello64@plt+0x1878>
   1320c:	mov	r0, r8
   13210:	ldrb	r1, [r0], #1
   13214:	ldrb	r1, [sl, r1]
   13218:	cmp	r1, #0
   1321c:	bne	13200 <ftello64@plt+0x1918>
   13220:	b	13160 <ftello64@plt+0x1878>
   13224:	mov	r7, r3
   13228:	movw	r0, #38592	; 0x96c0
   1322c:	mov	r2, r8
   13230:	movt	r0, #3
   13234:	ldr	r0, [r0]
   13238:	add	r1, r8, r0
   1323c:	cmp	r1, r3
   13240:	bcs	13328 <ftello64@plt+0x1a40>
   13244:	mov	r1, r8
   13248:	b	132b4 <ftello64@plt+0x19cc>
   1324c:	ldrb	r6, [r1]
   13250:	ldrb	r6, [sl, r6]
   13254:	cmp	r6, #0
   13258:	beq	1329c <ftello64@plt+0x19b4>
   1325c:	cmp	r1, r3
   13260:	bcs	13318 <ftello64@plt+0x1a30>
   13264:	add	r2, r1, #1
   13268:	mov	r1, r2
   1326c:	movw	r2, #38896	; 0x97f0
   13270:	movt	r2, #3
   13274:	cmp	r1, r3
   13278:	str	r1, [r2]
   1327c:	mov	r2, r1
   13280:	bcs	13318 <ftello64@plt+0x1a30>
   13284:	ldrb	r6, [r2], #1
   13288:	ldrb	r6, [sl, r6]
   1328c:	cmp	r6, #0
   13290:	bne	13268 <ftello64@plt+0x1980>
   13294:	sub	r2, r2, #1
   13298:	b	13318 <ftello64@plt+0x1a30>
   1329c:	add	r2, r1, #1
   132a0:	movw	r1, #38896	; 0x97f0
   132a4:	movt	r1, #3
   132a8:	str	r2, [r1]
   132ac:	mov	r1, r2
   132b0:	b	13318 <ftello64@plt+0x1a30>
   132b4:	ldr	r6, [r4]
   132b8:	cmp	r6, #0
   132bc:	beq	1324c <ftello64@plt+0x1964>
   132c0:	mov	r0, #0
   132c4:	sub	r2, r3, r1
   132c8:	mov	r3, #0
   132cc:	str	r0, [sp]
   132d0:	add	r0, r4, #4
   132d4:	bl	1a634 <ftello64@plt+0x8d4c>
   132d8:	cmn	r0, #2
   132dc:	beq	1431c <ftello64@plt+0x2a34>
   132e0:	movw	r1, #38896	; 0x97f0
   132e4:	cmn	r0, #1
   132e8:	movt	r1, #3
   132ec:	movweq	r0, #1
   132f0:	mov	r3, r1
   132f4:	ldr	r1, [r1]
   132f8:	ldr	r7, [r3, #4]
   132fc:	add	r2, r1, r0
   13300:	movw	r0, #38592	; 0x96c0
   13304:	movt	r0, #3
   13308:	str	r2, [r3]
   1330c:	mov	r3, r7
   13310:	mov	r1, r2
   13314:	ldr	r0, [r0]
   13318:	add	r6, r1, r0
   1331c:	cmp	r6, r3
   13320:	bcc	132b4 <ftello64@plt+0x19cc>
   13324:	b	1332c <ftello64@plt+0x1a44>
   13328:	mov	r1, r8
   1332c:	ldr	r3, [sp, #20]
   13330:	ldr	r6, [sp, #16]
   13334:	add	r3, r3, r6
   13338:	str	r3, [sp, #20]
   1333c:	movw	r3, #37240	; 0x9178
   13340:	movt	r3, #3
   13344:	ldr	r3, [r3]
   13348:	cmp	r3, #0
   1334c:	beq	133a8 <ftello64@plt+0x1ac0>
   13350:	mov	ip, r5
   13354:	mov	r3, r1
   13358:	mov	r6, r3
   1335c:	ldr	r3, [sp, #36]	; 0x24
   13360:	cmp	r6, r3
   13364:	bls	13388 <ftello64@plt+0x1aa0>
   13368:	ldr	r4, [sp, #32]
   1336c:	mov	r3, r6
   13370:	ldrb	r5, [r3, #-1]!
   13374:	ldr	r4, [r4]
   13378:	add	r5, r4, r5, lsl #1
   1337c:	ldrb	r5, [r5, #1]
   13380:	tst	r5, #32
   13384:	bne	13358 <ftello64@plt+0x1a70>
   13388:	ldr	r3, [sp, #20]
   1338c:	movw	r4, #37692	; 0x933c
   13390:	mov	r5, ip
   13394:	movt	r4, #3
   13398:	cmp	r6, r3
   1339c:	mov	r3, #0
   133a0:	movwhi	r3, #1
   133a4:	b	133ac <ftello64@plt+0x1ac4>
   133a8:	mov	r3, #0
   133ac:	movw	r6, #38904	; 0x97f8
   133b0:	cmp	r1, r5
   133b4:	movt	r6, #3
   133b8:	strb	r3, [r6]
   133bc:	bcs	1340c <ftello64@plt+0x1b24>
   133c0:	ldr	r3, [sp, #32]
   133c4:	ldrb	r6, [r1]
   133c8:	ldr	r3, [r3]
   133cc:	add	r6, r3, r6, lsl #1
   133d0:	ldrb	r6, [r6, #1]
   133d4:	tst	r6, #32
   133d8:	beq	1340c <ftello64@plt+0x1b24>
   133dc:	add	r2, r1, #1
   133e0:	movw	r1, #38896	; 0x97f0
   133e4:	cmp	r2, r5
   133e8:	movt	r1, #3
   133ec:	str	r2, [r1]
   133f0:	bcs	1340c <ftello64@plt+0x1b24>
   133f4:	ldrb	r1, [r2], #1
   133f8:	add	r1, r3, r1, lsl #1
   133fc:	ldrb	r1, [r1, #1]
   13400:	tst	r1, #32
   13404:	bne	133e0 <ftello64@plt+0x1af8>
   13408:	sub	r2, r2, #1
   1340c:	movw	r1, #37232	; 0x9170
   13410:	sub	r0, r0, r7
   13414:	movt	r1, #3
   13418:	add	r0, r0, r2
   1341c:	ldr	r1, [r1]
   13420:	sub	r7, r0, r1
   13424:	cmp	r7, #1
   13428:	blt	13544 <ftello64@plt+0x1c5c>
   1342c:	movw	r0, #38884	; 0x97e4
   13430:	movw	r3, #38860	; 0x97cc
   13434:	movt	r0, #3
   13438:	movt	r3, #3
   1343c:	ldr	r0, [r0, #4]
   13440:	cmp	r5, r0
   13444:	str	r0, [r3]
   13448:	bls	13478 <ftello64@plt+0x1b90>
   1344c:	ldr	r1, [sp, #32]
   13450:	ldr	r1, [r1]
   13454:	ldrb	r2, [r0]
   13458:	add	r2, r1, r2, lsl #1
   1345c:	ldrb	r2, [r2, #1]
   13460:	tst	r2, #32
   13464:	beq	13478 <ftello64@plt+0x1b90>
   13468:	add	r0, r0, #1
   1346c:	cmp	r0, r5
   13470:	str	r0, [r3]
   13474:	bcc	13454 <ftello64@plt+0x1b6c>
   13478:	mov	r6, r0
   1347c:	cmp	r0, r9
   13480:	str	r0, [r3, #4]
   13484:	bcs	13538 <ftello64@plt+0x1c50>
   13488:	b	134d4 <ftello64@plt+0x1bec>
   1348c:	ldrb	r1, [r6]
   13490:	ldrb	r1, [sl, r1]
   13494:	cmp	r1, #0
   13498:	beq	134cc <ftello64@plt+0x1be4>
   1349c:	cmp	r6, r9
   134a0:	bcs	13520 <ftello64@plt+0x1c38>
   134a4:	add	r1, r6, #1
   134a8:	mov	r6, r1
   134ac:	cmp	r1, r9
   134b0:	bcs	13520 <ftello64@plt+0x1c38>
   134b4:	mov	r1, r6
   134b8:	ldrb	r2, [r1], #1
   134bc:	ldrb	r2, [sl, r2]
   134c0:	cmp	r2, #0
   134c4:	bne	134a8 <ftello64@plt+0x1bc0>
   134c8:	b	13520 <ftello64@plt+0x1c38>
   134cc:	add	r6, r6, #1
   134d0:	b	13520 <ftello64@plt+0x1c38>
   134d4:	ldr	r1, [r4]
   134d8:	str	r6, [r3, #4]
   134dc:	cmp	r1, #0
   134e0:	beq	1348c <ftello64@plt+0x1ba4>
   134e4:	mov	r0, #0
   134e8:	sub	r2, r9, r6
   134ec:	mov	r1, r6
   134f0:	mov	r3, #0
   134f4:	str	r0, [sp]
   134f8:	add	r0, r4, #4
   134fc:	bl	1a634 <ftello64@plt+0x8d4c>
   13500:	cmn	r0, #2
   13504:	beq	1431c <ftello64@plt+0x2a34>
   13508:	cmn	r0, #1
   1350c:	movw	r3, #38860	; 0x97cc
   13510:	movweq	r0, #1
   13514:	movt	r3, #3
   13518:	add	r6, r6, r0
   1351c:	ldr	r0, [r3]
   13520:	add	r1, r0, r7
   13524:	cmp	r6, r9
   13528:	cmpcc	r6, r1
   1352c:	bcc	134d4 <ftello64@plt+0x1bec>
   13530:	cmp	r6, r1
   13534:	bcs	13570 <ftello64@plt+0x1c88>
   13538:	movw	r7, #38872	; 0x97d8
   1353c:	str	r6, [r3, #4]
   13540:	b	13578 <ftello64@plt+0x1c90>
   13544:	movw	r0, #38860	; 0x97cc
   13548:	mov	r1, #0
   1354c:	movw	r7, #38872	; 0x97d8
   13550:	movt	r0, #3
   13554:	movt	r7, #3
   13558:	str	r1, [r0]
   1355c:	str	r1, [r0, #4]
   13560:	movw	r0, #38868	; 0x97d4
   13564:	movt	r0, #3
   13568:	strb	r1, [r0]
   1356c:	b	13614 <ftello64@plt+0x1d2c>
   13570:	ldr	r6, [r3, #4]
   13574:	movw	r7, #38872	; 0x97d8
   13578:	movt	r7, #3
   1357c:	cmp	r6, r0
   13580:	bls	13604 <ftello64@plt+0x1d1c>
   13584:	movw	r2, #38892	; 0x97ec
   13588:	mov	r1, #0
   1358c:	cmp	r6, r9
   13590:	movt	r2, #3
   13594:	strb	r1, [r2]
   13598:	movw	r2, #37240	; 0x9178
   1359c:	mov	r1, #0
   135a0:	movt	r2, #3
   135a4:	movwcc	r1, #1
   135a8:	ldr	r2, [r2]
   135ac:	cmp	r2, #0
   135b0:	movwne	r2, #1
   135b4:	and	r1, r1, r2
   135b8:	movw	r2, #38868	; 0x97d4
   135bc:	movt	r2, #3
   135c0:	strb	r1, [r2]
   135c4:	ldr	r1, [sp, #32]
   135c8:	sub	r2, r6, #1
   135cc:	ldr	r1, [r1]
   135d0:	ldrb	r3, [r2]
   135d4:	add	r3, r1, r3, lsl #1
   135d8:	ldrb	r3, [r3, #1]
   135dc:	tst	r3, #32
   135e0:	beq	13614 <ftello64@plt+0x1d2c>
   135e4:	movw	r3, #38860	; 0x97cc
   135e8:	cmp	r2, r0
   135ec:	movt	r3, #3
   135f0:	str	r2, [r3, #4]
   135f4:	sub	r3, r2, #1
   135f8:	mov	r2, r3
   135fc:	bhi	135d0 <ftello64@plt+0x1ce8>
   13600:	b	13614 <ftello64@plt+0x1d2c>
   13604:	movw	r1, #38868	; 0x97d4
   13608:	mov	r0, #0
   1360c:	movt	r1, #3
   13610:	strb	r0, [r1]
   13614:	movw	r0, #38884	; 0x97e4
   13618:	movw	r2, #38596	; 0x96c4
   1361c:	movt	r0, #3
   13620:	movt	r2, #3
   13624:	mov	r1, r0
   13628:	ldr	r2, [r2]
   1362c:	ldr	r0, [r0]
   13630:	ldr	r1, [r1, #4]
   13634:	sub	r1, r2, r1
   13638:	add	r0, r1, r0
   1363c:	movw	r1, #37232	; 0x9170
   13640:	movt	r1, #3
   13644:	ldr	r1, [r1]
   13648:	sub	r6, r0, r1
   1364c:	cmp	r6, #1
   13650:	blt	136b0 <ftello64@plt+0x1dc8>
   13654:	movw	r0, #38896	; 0x97f0
   13658:	movt	r0, #3
   1365c:	ldr	r1, [r0]
   13660:	ldr	r0, [sp, #36]	; 0x24
   13664:	cmp	r0, r1
   13668:	str	r1, [r7, #4]
   1366c:	bcs	136dc <ftello64@plt+0x1df4>
   13670:	sub	r0, r1, #1
   13674:	ldr	r1, [sp, #32]
   13678:	ldr	r1, [r1]
   1367c:	ldrb	r2, [r0]
   13680:	add	r2, r1, r2, lsl #1
   13684:	ldrb	r2, [r2, #1]
   13688:	tst	r2, #32
   1368c:	beq	136c0 <ftello64@plt+0x1dd8>
   13690:	ldr	r3, [sp, #36]	; 0x24
   13694:	sub	r2, r0, #1
   13698:	str	r0, [r7, #4]
   1369c:	cmp	r0, r3
   136a0:	mov	r0, r2
   136a4:	bhi	1367c <ftello64@plt+0x1d94>
   136a8:	add	r1, r2, #1
   136ac:	b	136dc <ftello64@plt+0x1df4>
   136b0:	mov	r0, #0
   136b4:	str	r0, [r7]
   136b8:	str	r0, [r7, #4]
   136bc:	b	137e8 <ftello64@plt+0x1f00>
   136c0:	add	r1, r0, #1
   136c4:	b	136dc <ftello64@plt+0x1df4>
   136c8:	ldr	r2, [r7]
   136cc:	ldr	r1, [r7, #4]
   136d0:	cmn	r0, #1
   136d4:	movweq	r0, #1
   136d8:	add	r8, r2, r0
   136dc:	str	r8, [r7]
   136e0:	b	13714 <ftello64@plt+0x1e2c>
   136e4:	cmp	r8, r1
   136e8:	bcs	13714 <ftello64@plt+0x1e2c>
   136ec:	add	r0, r8, #1
   136f0:	mov	r8, r0
   136f4:	cmp	r0, r1
   136f8:	str	r0, [r7]
   136fc:	bcs	13714 <ftello64@plt+0x1e2c>
   13700:	mov	r0, r8
   13704:	ldrb	r2, [r0], #1
   13708:	ldrb	r2, [sl, r2]
   1370c:	cmp	r2, #0
   13710:	bne	136f0 <ftello64@plt+0x1e08>
   13714:	add	r0, r8, r6
   13718:	cmp	r0, r1
   1371c:	bcs	1376c <ftello64@plt+0x1e84>
   13720:	ldr	r0, [r4]
   13724:	cmp	r0, #0
   13728:	bne	13744 <ftello64@plt+0x1e5c>
   1372c:	ldrb	r0, [r8]
   13730:	ldrb	r0, [sl, r0]
   13734:	cmp	r0, #0
   13738:	bne	136e4 <ftello64@plt+0x1dfc>
   1373c:	add	r8, r8, #1
   13740:	b	136dc <ftello64@plt+0x1df4>
   13744:	mov	r0, #0
   13748:	sub	r2, r1, r8
   1374c:	mov	r1, r8
   13750:	mov	r3, #0
   13754:	str	r0, [sp]
   13758:	add	r0, r4, #4
   1375c:	bl	1a634 <ftello64@plt+0x8d4c>
   13760:	cmn	r0, #2
   13764:	bne	136c8 <ftello64@plt+0x1de0>
   13768:	b	1431c <ftello64@plt+0x2a34>
   1376c:	mov	r0, #0
   13770:	cmp	r1, r8
   13774:	bls	137e8 <ftello64@plt+0x1f00>
   13778:	movw	r2, #38904	; 0x97f8
   1377c:	movt	r2, #3
   13780:	strb	r0, [r2]
   13784:	movw	r2, #37240	; 0x9178
   13788:	ldr	r0, [sp, #20]
   1378c:	movt	r2, #3
   13790:	ldr	r2, [r2]
   13794:	cmp	r8, r0
   13798:	mov	r0, #0
   1379c:	movwhi	r0, #1
   137a0:	cmp	r2, #0
   137a4:	movwne	r2, #1
   137a8:	and	r0, r0, r2
   137ac:	movw	r2, #38880	; 0x97e0
   137b0:	movt	r2, #3
   137b4:	strb	r0, [r2]
   137b8:	ldr	r0, [sp, #32]
   137bc:	ldr	r0, [r0]
   137c0:	ldrb	r2, [r8]
   137c4:	add	r2, r0, r2, lsl #1
   137c8:	ldrb	r2, [r2, #1]
   137cc:	tst	r2, #32
   137d0:	beq	137f4 <ftello64@plt+0x1f0c>
   137d4:	add	r8, r8, #1
   137d8:	cmp	r8, r1
   137dc:	str	r8, [r7]
   137e0:	bcc	137c0 <ftello64@plt+0x1ed8>
   137e4:	b	137f4 <ftello64@plt+0x1f0c>
   137e8:	movw	r1, #38880	; 0x97e0
   137ec:	movt	r1, #3
   137f0:	strb	r0, [r1]
   137f4:	movw	r0, #37389	; 0x920d
   137f8:	movt	r0, #3
   137fc:	ldrb	r0, [r0]
   13800:	cmp	r0, #1
   13804:	bne	138c4 <ftello64@plt+0x1fdc>
   13808:	ldr	r0, [sp, #28]
   1380c:	movw	r8, #38908	; 0x97fc
   13810:	movt	r8, #3
   13814:	ldr	r1, [r0, #16]
   13818:	ldr	r2, [r0, #20]
   1381c:	ldr	r0, [r0, #24]
   13820:	adds	r6, r1, #1
   13824:	movw	r1, #37984	; 0x9460
   13828:	movt	r1, #3
   1382c:	adc	r7, r2, #0
   13830:	movw	r2, #30248	; 0x7628
   13834:	ldr	r1, [r1]
   13838:	movt	r2, #2
   1383c:	ldr	r1, [r1, r0, lsl #2]
   13840:	cmp	r1, #0
   13844:	moveq	r1, r2
   13848:	cmp	r0, #1
   1384c:	blt	13870 <ftello64@plt+0x1f88>
   13850:	movw	r2, #37988	; 0x9464
   13854:	movt	r2, #3
   13858:	ldr	r2, [r2]
   1385c:	add	r0, r2, r0, lsl #3
   13860:	ldr	r3, [r0, #-4]
   13864:	ldr	r0, [r0, #-8]
   13868:	subs	r6, r6, r0
   1386c:	sbc	r7, r7, r3
   13870:	movw	r0, #38580	; 0x96b4
   13874:	movt	r0, #3
   13878:	mov	r5, r0
   1387c:	ldr	r0, [r0]
   13880:	bl	1160c <stpcpy@plt>
   13884:	movw	r3, #32292	; 0x7e24
   13888:	mov	r1, #1
   1388c:	mvn	r2, #0
   13890:	str	r6, [sp]
   13894:	mov	r4, r0
   13898:	mov	r6, r5
   1389c:	str	r7, [sp, #4]
   138a0:	movt	r3, #2
   138a4:	bl	11780 <__sprintf_chk@plt>
   138a8:	add	r0, r4, r0
   138ac:	movw	r4, #37692	; 0x933c
   138b0:	movw	r7, #38872	; 0x97d8
   138b4:	str	r0, [r5, #4]
   138b8:	movt	r4, #3
   138bc:	movt	r7, #3
   138c0:	b	13938 <ftello64@plt+0x2050>
   138c4:	movw	r0, #37388	; 0x920c
   138c8:	movw	r8, #38908	; 0x97fc
   138cc:	movw	r6, #38580	; 0x96b4
   138d0:	movt	r0, #3
   138d4:	movt	r8, #3
   138d8:	movt	r6, #3
   138dc:	ldrb	r0, [r0]
   138e0:	cmp	r0, #1
   138e4:	bne	13938 <ftello64@plt+0x2050>
   138e8:	ldr	r0, [sp, #28]
   138ec:	movw	r1, #38884	; 0x97e4
   138f0:	movt	r1, #3
   138f4:	ldr	r1, [r1]
   138f8:	ldr	r0, [r0, #16]
   138fc:	add	r0, r1, r0
   13900:	cmp	r0, r9
   13904:	str	r0, [r6]
   13908:	str	r0, [r6, #4]
   1390c:	bcs	13938 <ftello64@plt+0x2050>
   13910:	ldr	r1, [sp, #32]
   13914:	ldr	r1, [r1]
   13918:	ldrb	r2, [r0], #1
   1391c:	add	r2, r1, r2, lsl #1
   13920:	ldrb	r2, [r2, #1]
   13924:	tst	r2, #32
   13928:	bne	13938 <ftello64@plt+0x2050>
   1392c:	cmp	r0, r9
   13930:	str	r0, [r6, #4]
   13934:	bcc	13918 <ftello64@plt+0x2030>
   13938:	movw	r0, #37392	; 0x9210
   1393c:	movt	r0, #3
   13940:	ldr	r0, [r0]
   13944:	cmp	r0, #2
   13948:	bcc	13ad8 <ftello64@plt+0x21f0>
   1394c:	ldr	r9, [sp, #28]
   13950:	beq	13b70 <ftello64@plt+0x2288>
   13954:	cmp	r0, #3
   13958:	bne	14280 <ftello64@plt+0x2998>
   1395c:	movw	r0, #37244	; 0x917c
   13960:	movw	r1, #32323	; 0x7e43
   13964:	movt	r0, #3
   13968:	movt	r1, #2
   1396c:	ldr	r2, [r0]
   13970:	mov	r0, #1
   13974:	bl	117bc <__printf_chk@plt>
   13978:	mov	r0, #123	; 0x7b
   1397c:	bl	118c4 <putchar_unlocked@plt>
   13980:	movw	r0, #38860	; 0x97cc
   13984:	movt	r0, #3
   13988:	mov	r1, r0
   1398c:	ldr	r0, [r0]
   13990:	ldr	r1, [r1, #4]
   13994:	bl	14afc <ftello64@plt+0x3214>
   13998:	movw	r0, #37356	; 0x91ec
   1399c:	movw	r7, #32328	; 0x7e48
   139a0:	movt	r0, #3
   139a4:	movt	r7, #2
   139a8:	ldr	r1, [r0]
   139ac:	mov	r6, r0
   139b0:	mov	r0, r7
   139b4:	bl	11504 <fputs_unlocked@plt>
   139b8:	movw	r0, #38896	; 0x97f0
   139bc:	movt	r0, #3
   139c0:	mov	r1, r0
   139c4:	ldr	r0, [r0]
   139c8:	ldr	r1, [r1, #4]
   139cc:	bl	14afc <ftello64@plt+0x3214>
   139d0:	ldr	r1, [r6]
   139d4:	mov	r0, r7
   139d8:	bl	11504 <fputs_unlocked@plt>
   139dc:	movw	r0, #38884	; 0x97e4
   139e0:	mov	r1, r4
   139e4:	movt	r0, #3
   139e8:	ldm	r0, {r4, r6}
   139ec:	ldr	r0, [r1]
   139f0:	cmp	r0, #0
   139f4:	beq	13e7c <ftello64@plt+0x2594>
   139f8:	mov	r0, #0
   139fc:	sub	r2, r6, r4
   13a00:	mov	r3, #0
   13a04:	str	r0, [sp]
   13a08:	add	r0, r1, #4
   13a0c:	mov	r1, r4
   13a10:	bl	1a634 <ftello64@plt+0x8d4c>
   13a14:	cmn	r0, #2
   13a18:	beq	1431c <ftello64@plt+0x2a34>
   13a1c:	cmn	r0, #1
   13a20:	movweq	r0, #1
   13a24:	add	r7, r4, r0
   13a28:	mov	r0, r4
   13a2c:	mov	r1, r7
   13a30:	bl	14afc <ftello64@plt+0x3214>
   13a34:	movw	r0, #37356	; 0x91ec
   13a38:	movw	r5, #32328	; 0x7e48
   13a3c:	movt	r0, #3
   13a40:	movt	r5, #2
   13a44:	ldr	r1, [r0]
   13a48:	mov	r4, r0
   13a4c:	mov	r0, r5
   13a50:	bl	11504 <fputs_unlocked@plt>
   13a54:	mov	r0, r7
   13a58:	mov	r1, r6
   13a5c:	bl	14afc <ftello64@plt+0x3214>
   13a60:	ldr	r1, [r4]
   13a64:	mov	r0, r5
   13a68:	bl	11504 <fputs_unlocked@plt>
   13a6c:	movw	r0, #38872	; 0x97d8
   13a70:	movt	r0, #3
   13a74:	mov	r1, r0
   13a78:	ldr	r0, [r0]
   13a7c:	ldr	r1, [r1, #4]
   13a80:	bl	14afc <ftello64@plt+0x3214>
   13a84:	mov	r0, #125	; 0x7d
   13a88:	bl	118c4 <putchar_unlocked@plt>
   13a8c:	movw	r0, #37389	; 0x920d
   13a90:	movw	r4, #38580	; 0x96b4
   13a94:	movt	r0, #3
   13a98:	movt	r4, #3
   13a9c:	ldrb	r0, [r0]
   13aa0:	cmp	r0, #0
   13aa4:	bne	13abc <ftello64@plt+0x21d4>
   13aa8:	movw	r0, #37388	; 0x920c
   13aac:	movt	r0, #3
   13ab0:	ldrb	r0, [r0]
   13ab4:	cmp	r0, #1
   13ab8:	bne	14270 <ftello64@plt+0x2988>
   13abc:	mov	r0, #123	; 0x7b
   13ac0:	bl	118c4 <putchar_unlocked@plt>
   13ac4:	ldm	r4, {r0, r1}
   13ac8:	bl	14afc <ftello64@plt+0x3214>
   13acc:	mov	r0, #125	; 0x7d
   13ad0:	bl	118c4 <putchar_unlocked@plt>
   13ad4:	b	14270 <ftello64@plt+0x2988>
   13ad8:	movw	r0, #37396	; 0x9214
   13adc:	ldr	r9, [sp, #28]
   13ae0:	movt	r0, #3
   13ae4:	ldrb	r0, [r0]
   13ae8:	cmp	r0, #0
   13aec:	bne	13d90 <ftello64@plt+0x24a8>
   13af0:	movw	r0, #37389	; 0x920d
   13af4:	movt	r0, #3
   13af8:	ldrb	r4, [r0]
   13afc:	ldm	r6, {r0, r1}
   13b00:	bl	14afc <ftello64@plt+0x3214>
   13b04:	cmp	r4, #1
   13b08:	bne	13d38 <ftello64@plt+0x2450>
   13b0c:	mov	r0, #58	; 0x3a
   13b10:	bl	118c4 <putchar_unlocked@plt>
   13b14:	movw	r0, #38036	; 0x9494
   13b18:	movw	r1, #37232	; 0x9170
   13b1c:	ldr	r3, [r6]
   13b20:	ldr	r2, [r6, #4]
   13b24:	movt	r0, #3
   13b28:	movt	r1, #3
   13b2c:	ldr	r0, [r0]
   13b30:	ldr	r1, [r1]
   13b34:	sub	r6, r3, r2
   13b38:	add	r7, r1, r0
   13b3c:	add	r7, r7, r6
   13b40:	cmp	r7, #2
   13b44:	blt	13d90 <ftello64@plt+0x24a8>
   13b48:	add	r1, r3, r1
   13b4c:	add	r0, r1, r0
   13b50:	add	r0, r0, #1
   13b54:	sub	r4, r0, r2
   13b58:	mov	r0, #32
   13b5c:	bl	118c4 <putchar_unlocked@plt>
   13b60:	sub	r4, r4, #1
   13b64:	cmp	r4, #2
   13b68:	bgt	13b58 <ftello64@plt+0x2270>
   13b6c:	b	13d90 <ftello64@plt+0x24a8>
   13b70:	movw	r0, #37244	; 0x917c
   13b74:	movw	r1, #32317	; 0x7e3d
   13b78:	mov	r5, r8
   13b7c:	movt	r0, #3
   13b80:	movt	r1, #2
   13b84:	ldr	r2, [r0]
   13b88:	mov	r0, #1
   13b8c:	bl	117bc <__printf_chk@plt>
   13b90:	movw	r0, #38860	; 0x97cc
   13b94:	movt	r0, #3
   13b98:	mov	r1, r0
   13b9c:	ldr	r0, [r0]
   13ba0:	ldr	r1, [r1, #4]
   13ba4:	bl	14afc <ftello64@plt+0x3214>
   13ba8:	movw	r0, #38868	; 0x97d4
   13bac:	movw	r8, #37356	; 0x91ec
   13bb0:	movt	r0, #3
   13bb4:	movt	r8, #3
   13bb8:	ldrb	r0, [r0]
   13bbc:	cmp	r0, #0
   13bc0:	beq	13bd8 <ftello64@plt+0x22f0>
   13bc4:	movw	r0, #37240	; 0x9178
   13bc8:	ldr	r1, [r8]
   13bcc:	movt	r0, #3
   13bd0:	ldr	r0, [r0]
   13bd4:	bl	11504 <fputs_unlocked@plt>
   13bd8:	mov	r0, #34	; 0x22
   13bdc:	bl	118c4 <putchar_unlocked@plt>
   13be0:	ldr	r1, [r8]
   13be4:	movw	r0, #32320	; 0x7e40
   13be8:	movt	r0, #2
   13bec:	bl	11504 <fputs_unlocked@plt>
   13bf0:	movw	r0, #38904	; 0x97f8
   13bf4:	movt	r0, #3
   13bf8:	ldrb	r0, [r0]
   13bfc:	cmp	r0, #0
   13c00:	beq	13c18 <ftello64@plt+0x2330>
   13c04:	movw	r0, #37240	; 0x9178
   13c08:	ldr	r1, [r8]
   13c0c:	movt	r0, #3
   13c10:	ldr	r0, [r0]
   13c14:	bl	11504 <fputs_unlocked@plt>
   13c18:	movw	r0, #38896	; 0x97f0
   13c1c:	movt	r0, #3
   13c20:	mov	r1, r0
   13c24:	ldr	r0, [r0]
   13c28:	ldr	r1, [r1, #4]
   13c2c:	bl	14afc <ftello64@plt+0x3214>
   13c30:	mov	r0, #34	; 0x22
   13c34:	bl	118c4 <putchar_unlocked@plt>
   13c38:	ldr	r1, [r8]
   13c3c:	movw	r0, #32320	; 0x7e40
   13c40:	movt	r0, #2
   13c44:	bl	11504 <fputs_unlocked@plt>
   13c48:	movw	r0, #38884	; 0x97e4
   13c4c:	movt	r0, #3
   13c50:	mov	r1, r0
   13c54:	ldr	r0, [r0]
   13c58:	ldr	r1, [r1, #4]
   13c5c:	bl	14afc <ftello64@plt+0x3214>
   13c60:	movw	r0, #38892	; 0x97ec
   13c64:	movt	r0, #3
   13c68:	ldrb	r0, [r0]
   13c6c:	cmp	r0, #0
   13c70:	beq	13c88 <ftello64@plt+0x23a0>
   13c74:	movw	r0, #37240	; 0x9178
   13c78:	ldr	r1, [r8]
   13c7c:	movt	r0, #3
   13c80:	ldr	r0, [r0]
   13c84:	bl	11504 <fputs_unlocked@plt>
   13c88:	mov	r0, #34	; 0x22
   13c8c:	bl	118c4 <putchar_unlocked@plt>
   13c90:	ldr	r1, [r8]
   13c94:	movw	r0, #32320	; 0x7e40
   13c98:	movt	r0, #2
   13c9c:	bl	11504 <fputs_unlocked@plt>
   13ca0:	movw	r0, #38880	; 0x97e0
   13ca4:	movt	r0, #3
   13ca8:	ldrb	r0, [r0]
   13cac:	cmp	r0, #0
   13cb0:	beq	13cc8 <ftello64@plt+0x23e0>
   13cb4:	movw	r0, #37240	; 0x9178
   13cb8:	ldr	r1, [r8]
   13cbc:	movt	r0, #3
   13cc0:	ldr	r0, [r0]
   13cc4:	bl	11504 <fputs_unlocked@plt>
   13cc8:	ldm	r7, {r0, r1}
   13ccc:	bl	14afc <ftello64@plt+0x3214>
   13cd0:	mov	r0, #34	; 0x22
   13cd4:	bl	118c4 <putchar_unlocked@plt>
   13cd8:	movw	r0, #37389	; 0x920d
   13cdc:	movt	r0, #3
   13ce0:	ldrb	r0, [r0]
   13ce4:	cmp	r0, #0
   13ce8:	bne	13d00 <ftello64@plt+0x2418>
   13cec:	movw	r0, #37388	; 0x920c
   13cf0:	movt	r0, #3
   13cf4:	ldrb	r0, [r0]
   13cf8:	cmp	r0, #1
   13cfc:	bne	13d28 <ftello64@plt+0x2440>
   13d00:	movw	r0, #37356	; 0x91ec
   13d04:	movt	r0, #3
   13d08:	ldr	r1, [r0]
   13d0c:	movw	r0, #32320	; 0x7e40
   13d10:	movt	r0, #2
   13d14:	bl	11504 <fputs_unlocked@plt>
   13d18:	ldm	r6, {r0, r1}
   13d1c:	bl	14afc <ftello64@plt+0x3214>
   13d20:	mov	r0, #34	; 0x22
   13d24:	bl	118c4 <putchar_unlocked@plt>
   13d28:	mov	r0, #10
   13d2c:	bl	118c4 <putchar_unlocked@plt>
   13d30:	mov	r8, r5
   13d34:	b	14280 <ftello64@plt+0x2998>
   13d38:	movw	r0, #38036	; 0x9494
   13d3c:	movw	r1, #37232	; 0x9170
   13d40:	ldr	r3, [r6]
   13d44:	ldr	r2, [r6, #4]
   13d48:	movt	r0, #3
   13d4c:	movt	r1, #3
   13d50:	ldr	r0, [r0]
   13d54:	ldr	r1, [r1]
   13d58:	sub	r6, r3, r2
   13d5c:	add	r7, r1, r0
   13d60:	add	r7, r7, r6
   13d64:	cmp	r7, #1
   13d68:	blt	13d90 <ftello64@plt+0x24a8>
   13d6c:	add	r1, r3, r1
   13d70:	add	r0, r1, r0
   13d74:	add	r0, r0, #1
   13d78:	sub	r4, r0, r2
   13d7c:	mov	r0, #32
   13d80:	bl	118c4 <putchar_unlocked@plt>
   13d84:	sub	r4, r4, #1
   13d88:	cmp	r4, #1
   13d8c:	bgt	13d7c <ftello64@plt+0x2494>
   13d90:	movw	r0, #38860	; 0x97cc
   13d94:	movt	r0, #3
   13d98:	mov	r1, r0
   13d9c:	ldr	r0, [r0]
   13da0:	ldr	r1, [r1, #4]
   13da4:	cmp	r0, r1
   13da8:	bcs	13df0 <ftello64@plt+0x2508>
   13dac:	bl	14afc <ftello64@plt+0x3214>
   13db0:	movw	r4, #38868	; 0x97d4
   13db4:	movt	r4, #3
   13db8:	ldrb	r0, [r4]
   13dbc:	cmp	r0, #0
   13dc0:	beq	13ec0 <ftello64@plt+0x25d8>
   13dc4:	movw	r0, #37356	; 0x91ec
   13dc8:	movt	r0, #3
   13dcc:	ldr	r1, [r0]
   13dd0:	movw	r0, #37240	; 0x9178
   13dd4:	movt	r0, #3
   13dd8:	ldr	r0, [r0]
   13ddc:	bl	11504 <fputs_unlocked@plt>
   13de0:	ldrb	r0, [r4]
   13de4:	clz	r0, r0
   13de8:	lsr	ip, r0, #5
   13dec:	b	13ec4 <ftello64@plt+0x25dc>
   13df0:	movw	r0, #38904	; 0x97f8
   13df4:	movw	r1, #38600	; 0x96c8
   13df8:	movw	r2, #38588	; 0x96bc
   13dfc:	movw	r3, #38896	; 0x97f0
   13e00:	movt	r0, #3
   13e04:	movt	r1, #3
   13e08:	movt	r2, #3
   13e0c:	movt	r3, #3
   13e10:	ldrb	r0, [r0]
   13e14:	ldr	r1, [r1]
   13e18:	ldr	r2, [r2]
   13e1c:	ldr	r7, [r3]
   13e20:	ldr	r3, [r3, #4]
   13e24:	cmp	r0, #0
   13e28:	rsbne	r0, r1, #0
   13e2c:	movw	r1, #37232	; 0x9170
   13e30:	movt	r1, #3
   13e34:	ldr	r1, [r1]
   13e38:	sub	r6, r2, r1
   13e3c:	sub	r6, r6, r3
   13e40:	add	r6, r6, r7
   13e44:	add	r6, r6, r0
   13e48:	cmp	r6, #1
   13e4c:	blt	13f80 <ftello64@plt+0x2698>
   13e50:	add	r0, r0, r7
   13e54:	add	r0, r0, r2
   13e58:	add	r0, r0, #1
   13e5c:	sub	r0, r0, r1
   13e60:	sub	r4, r0, r3
   13e64:	mov	r0, #32
   13e68:	bl	118c4 <putchar_unlocked@plt>
   13e6c:	sub	r4, r4, #1
   13e70:	cmp	r4, #1
   13e74:	bgt	13e64 <ftello64@plt+0x257c>
   13e78:	b	13f80 <ftello64@plt+0x2698>
   13e7c:	ldrb	r0, [r4]
   13e80:	ldrb	r0, [sl, r0]
   13e84:	cmp	r0, #0
   13e88:	beq	12f30 <ftello64@plt+0x1648>
   13e8c:	cmp	r4, r6
   13e90:	mov	r7, r4
   13e94:	bcs	13a28 <ftello64@plt+0x2140>
   13e98:	add	r0, r4, #1
   13e9c:	mov	r7, r0
   13ea0:	cmp	r0, r6
   13ea4:	bcs	13a28 <ftello64@plt+0x2140>
   13ea8:	mov	r0, r7
   13eac:	ldrb	r1, [r0], #1
   13eb0:	ldrb	r1, [sl, r1]
   13eb4:	cmp	r1, #0
   13eb8:	bne	13e9c <ftello64@plt+0x25b4>
   13ebc:	b	13a28 <ftello64@plt+0x2140>
   13ec0:	mov	ip, #1
   13ec4:	movw	r1, #38600	; 0x96c8
   13ec8:	movw	r0, #38904	; 0x97f8
   13ecc:	movw	r3, #38896	; 0x97f0
   13ed0:	movt	r1, #3
   13ed4:	movt	r0, #3
   13ed8:	movt	r3, #3
   13edc:	ldr	r1, [r1]
   13ee0:	ldrb	r0, [r0]
   13ee4:	rsb	r2, r1, #0
   13ee8:	movw	r1, #37232	; 0x9170
   13eec:	cmp	r0, #0
   13ef0:	movt	r1, #3
   13ef4:	movne	r0, r2
   13ef8:	cmp	ip, #0
   13efc:	ldr	lr, [r1]
   13f00:	movw	r1, #38588	; 0x96bc
   13f04:	movwne	r2, #0
   13f08:	movt	r1, #3
   13f0c:	ldr	r7, [r1]
   13f10:	ldm	r3, {r4, r6}
   13f14:	sub	r1, r7, lr
   13f18:	sub	r1, r1, r6
   13f1c:	add	r1, r1, r4
   13f20:	add	r5, r1, r0
   13f24:	movw	r1, #38860	; 0x97cc
   13f28:	movt	r1, #3
   13f2c:	mov	r3, r1
   13f30:	ldr	r1, [r1]
   13f34:	ldr	r3, [r3, #4]
   13f38:	sub	r5, r5, r3
   13f3c:	add	r5, r5, r2
   13f40:	add	r5, r5, r1
   13f44:	cmp	r5, #1
   13f48:	blt	13f80 <ftello64@plt+0x2698>
   13f4c:	add	r0, r2, r0
   13f50:	add	r0, r0, r4
   13f54:	add	r0, r0, r1
   13f58:	add	r0, r0, r7
   13f5c:	add	r0, r0, #1
   13f60:	sub	r0, r0, lr
   13f64:	sub	r0, r0, r6
   13f68:	sub	r4, r0, r3
   13f6c:	mov	r0, #32
   13f70:	bl	118c4 <putchar_unlocked@plt>
   13f74:	sub	r4, r4, #1
   13f78:	cmp	r4, #1
   13f7c:	bgt	13f6c <ftello64@plt+0x2684>
   13f80:	movw	r0, #38904	; 0x97f8
   13f84:	movt	r0, #3
   13f88:	ldrb	r0, [r0]
   13f8c:	cmp	r0, #0
   13f90:	beq	13fb0 <ftello64@plt+0x26c8>
   13f94:	movw	r0, #37356	; 0x91ec
   13f98:	movt	r0, #3
   13f9c:	ldr	r1, [r0]
   13fa0:	movw	r0, #37240	; 0x9178
   13fa4:	movt	r0, #3
   13fa8:	ldr	r0, [r0]
   13fac:	bl	11504 <fputs_unlocked@plt>
   13fb0:	movw	r0, #38896	; 0x97f0
   13fb4:	movt	r0, #3
   13fb8:	mov	r1, r0
   13fbc:	ldr	r0, [r0]
   13fc0:	ldr	r1, [r1, #4]
   13fc4:	bl	14afc <ftello64@plt+0x3214>
   13fc8:	movw	r0, #37232	; 0x9170
   13fcc:	movw	r6, #38872	; 0x97d8
   13fd0:	movt	r0, #3
   13fd4:	movt	r6, #3
   13fd8:	ldr	r0, [r0]
   13fdc:	cmp	r0, #1
   13fe0:	blt	13ffc <ftello64@plt+0x2714>
   13fe4:	add	r4, r0, #1
   13fe8:	mov	r0, #32
   13fec:	bl	118c4 <putchar_unlocked@plt>
   13ff0:	sub	r4, r4, #1
   13ff4:	cmp	r4, #1
   13ff8:	bgt	13fe8 <ftello64@plt+0x2700>
   13ffc:	movw	r0, #38884	; 0x97e4
   14000:	movt	r0, #3
   14004:	mov	r1, r0
   14008:	ldr	r0, [r0]
   1400c:	ldr	r1, [r1, #4]
   14010:	bl	14afc <ftello64@plt+0x3214>
   14014:	movw	r0, #38892	; 0x97ec
   14018:	movt	r0, #3
   1401c:	ldrb	r0, [r0]
   14020:	cmp	r0, #0
   14024:	movw	r0, #37356	; 0x91ec
   14028:	movt	r0, #3
   1402c:	beq	14044 <ftello64@plt+0x275c>
   14030:	ldr	r1, [r0]
   14034:	movw	r0, #37240	; 0x9178
   14038:	movt	r0, #3
   1403c:	ldr	r0, [r0]
   14040:	bl	11504 <fputs_unlocked@plt>
   14044:	ldr	r1, [r6]
   14048:	ldr	r0, [r6, #4]
   1404c:	cmp	r1, r0
   14050:	bcs	14148 <ftello64@plt+0x2860>
   14054:	movw	r7, #38588	; 0x96bc
   14058:	sub	r6, r1, r0
   1405c:	movw	r2, #38892	; 0x97ec
   14060:	movw	r3, #38600	; 0x96c8
   14064:	movt	r7, #3
   14068:	movt	r2, #3
   1406c:	movt	r3, #3
   14070:	ldr	r7, [r7]
   14074:	ldr	r3, [r3]
   14078:	ldrb	r2, [r2]
   1407c:	add	r5, r6, r7
   14080:	movw	r6, #38884	; 0x97e4
   14084:	rsb	r3, r3, #0
   14088:	cmp	r2, #0
   1408c:	movt	r6, #3
   14090:	movne	r2, r3
   14094:	mov	r4, r6
   14098:	ldr	r6, [r6]
   1409c:	ldr	ip, [r4, #4]
   140a0:	movw	r4, #38880	; 0x97e0
   140a4:	movt	r4, #3
   140a8:	ldrb	r4, [r4]
   140ac:	sub	r5, r5, ip
   140b0:	add	r5, r5, r6
   140b4:	cmp	r4, #0
   140b8:	add	r5, r5, r2
   140bc:	moveq	r3, r4
   140c0:	add	r5, r5, r3
   140c4:	cmp	r5, #1
   140c8:	blt	14108 <ftello64@plt+0x2820>
   140cc:	add	r2, r2, r3
   140d0:	add	r1, r2, r1
   140d4:	add	r1, r1, r6
   140d8:	add	r1, r1, r7
   140dc:	add	r1, r1, #1
   140e0:	sub	r0, r1, r0
   140e4:	sub	r4, r0, ip
   140e8:	mov	r0, #32
   140ec:	bl	118c4 <putchar_unlocked@plt>
   140f0:	sub	r4, r4, #1
   140f4:	cmp	r4, #1
   140f8:	bgt	140e8 <ftello64@plt+0x2800>
   140fc:	movw	r0, #38880	; 0x97e0
   14100:	movt	r0, #3
   14104:	ldrb	r4, [r0]
   14108:	movw	r6, #38872	; 0x97d8
   1410c:	cmp	r4, #0
   14110:	movt	r6, #3
   14114:	beq	14134 <ftello64@plt+0x284c>
   14118:	movw	r0, #37356	; 0x91ec
   1411c:	movt	r0, #3
   14120:	ldr	r1, [r0]
   14124:	movw	r0, #37240	; 0x9178
   14128:	movt	r0, #3
   1412c:	ldr	r0, [r0]
   14130:	bl	11504 <fputs_unlocked@plt>
   14134:	ldm	r6, {r0, r1}
   14138:	bl	14afc <ftello64@plt+0x3214>
   1413c:	movw	r6, #38580	; 0x96b4
   14140:	movt	r6, #3
   14144:	b	14200 <ftello64@plt+0x2918>
   14148:	movw	r0, #37389	; 0x920d
   1414c:	movw	r6, #38580	; 0x96b4
   14150:	movt	r0, #3
   14154:	movt	r6, #3
   14158:	ldrb	r0, [r0]
   1415c:	cmp	r0, #0
   14160:	bne	14178 <ftello64@plt+0x2890>
   14164:	movw	r0, #37388	; 0x920c
   14168:	movt	r0, #3
   1416c:	ldrb	r0, [r0]
   14170:	cmp	r0, #1
   14174:	bne	14270 <ftello64@plt+0x2988>
   14178:	movw	r0, #37396	; 0x9214
   1417c:	movt	r0, #3
   14180:	ldrb	r0, [r0]
   14184:	cmp	r0, #1
   14188:	bne	14200 <ftello64@plt+0x2918>
   1418c:	movw	r0, #38892	; 0x97ec
   14190:	movw	r1, #38600	; 0x96c8
   14194:	movw	r3, #38588	; 0x96bc
   14198:	movt	r0, #3
   1419c:	movt	r1, #3
   141a0:	movt	r3, #3
   141a4:	ldrb	r0, [r0]
   141a8:	ldr	r1, [r1]
   141ac:	ldr	r3, [r3]
   141b0:	cmp	r0, #0
   141b4:	rsbne	r0, r1, #0
   141b8:	movw	r1, #38884	; 0x97e4
   141bc:	movt	r1, #3
   141c0:	ldr	r2, [r1]
   141c4:	ldr	r1, [r1, #4]
   141c8:	sub	r7, r3, r1
   141cc:	add	r7, r7, r2
   141d0:	add	r7, r7, r0
   141d4:	cmp	r7, #1
   141d8:	blt	14200 <ftello64@plt+0x2918>
   141dc:	add	r0, r0, r2
   141e0:	add	r0, r0, r3
   141e4:	add	r0, r0, #1
   141e8:	sub	r4, r0, r1
   141ec:	mov	r0, #32
   141f0:	bl	118c4 <putchar_unlocked@plt>
   141f4:	sub	r4, r4, #1
   141f8:	cmp	r4, #1
   141fc:	bgt	141ec <ftello64@plt+0x2904>
   14200:	movw	r0, #37389	; 0x920d
   14204:	movt	r0, #3
   14208:	ldrb	r0, [r0]
   1420c:	cmp	r0, #0
   14210:	bne	14228 <ftello64@plt+0x2940>
   14214:	movw	r0, #37388	; 0x920c
   14218:	movt	r0, #3
   1421c:	ldrb	r0, [r0]
   14220:	cmp	r0, #1
   14224:	bne	14270 <ftello64@plt+0x2988>
   14228:	movw	r0, #37396	; 0x9214
   1422c:	movt	r0, #3
   14230:	ldrb	r0, [r0]
   14234:	cmp	r0, #1
   14238:	bne	14270 <ftello64@plt+0x2988>
   1423c:	movw	r0, #37232	; 0x9170
   14240:	movt	r0, #3
   14244:	ldr	r0, [r0]
   14248:	cmp	r0, #1
   1424c:	blt	14268 <ftello64@plt+0x2980>
   14250:	add	r4, r0, #1
   14254:	mov	r0, #32
   14258:	bl	118c4 <putchar_unlocked@plt>
   1425c:	sub	r4, r4, #1
   14260:	cmp	r4, #1
   14264:	bgt	14254 <ftello64@plt+0x296c>
   14268:	ldm	r6, {r0, r1}
   1426c:	bl	14afc <ftello64@plt+0x3214>
   14270:	mov	r0, #10
   14274:	bl	118c4 <putchar_unlocked@plt>
   14278:	movw	r4, #37692	; 0x933c
   1427c:	movt	r4, #3
   14280:	ldr	r1, [sp, #24]
   14284:	ldr	r0, [r8]
   14288:	movw	r8, #38596	; 0x96c4
   1428c:	add	r9, r9, #32
   14290:	movt	r8, #3
   14294:	add	r1, r1, #1
   14298:	cmp	r1, r0
   1429c:	blt	12f38 <ftello64@plt+0x1650>
   142a0:	mov	r0, #0
   142a4:	sub	sp, fp, #28
   142a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   142ac:	movw	r0, #37368	; 0x91f8
   142b0:	movt	r0, #3
   142b4:	ldrb	r0, [r0]
   142b8:	cmp	r0, #0
   142bc:	beq	142e8 <ftello64@plt+0x2a00>
   142c0:	movw	r4, #38296	; 0x9598
   142c4:	mov	r1, #1
   142c8:	mov	r2, #256	; 0x100
   142cc:	movt	r4, #3
   142d0:	mov	r0, r4
   142d4:	bl	117a4 <memset@plt>
   142d8:	mov	r0, #0
   142dc:	strb	r0, [r4, #32]
   142e0:	strh	r0, [r4, #9]
   142e4:	b	124a0 <ftello64@plt+0xbb8>
   142e8:	movw	r5, #38296	; 0x9598
   142ec:	mov	r4, #0
   142f0:	movt	r5, #3
   142f4:	bl	1172c <__ctype_b_loc@plt>
   142f8:	ldr	r1, [r0]
   142fc:	add	r1, r1, r4
   14300:	add	r4, r4, #2
   14304:	ldrh	r1, [r1]
   14308:	cmp	r4, #512	; 0x200
   1430c:	ubfx	r1, r1, #10, #1
   14310:	strb	r1, [r5], #1
   14314:	bne	142f8 <ftello64@plt+0x2a10>
   14318:	b	124a0 <ftello64@plt+0xbb8>
   1431c:	bl	14a1c <ftello64@plt+0x3134>
   14320:	movw	r1, #32190	; 0x7dbe
   14324:	mov	r0, #0
   14328:	mov	r2, #5
   1432c:	movt	r1, #2
   14330:	bl	11618 <dcgettext@plt>
   14334:	mov	r4, r0
   14338:	ldr	r0, [r6]
   1433c:	bl	17284 <ftello64@plt+0x599c>
   14340:	mov	r3, r0
   14344:	mov	r0, #1
   14348:	mov	r1, #0
   1434c:	mov	r2, r4
   14350:	bl	116c0 <error@plt>
   14354:	cmn	r0, #3
   14358:	bne	143b4 <ftello64@plt+0x2acc>
   1435c:	movw	r0, #37248	; 0x9180
   14360:	movw	r1, #31454	; 0x7ade
   14364:	movt	r0, #3
   14368:	movt	r1, #2
   1436c:	ldr	r4, [r0]
   14370:	movw	r0, #37356	; 0x91ec
   14374:	movt	r0, #3
   14378:	ldr	r5, [r0]
   1437c:	movw	r0, #31444	; 0x7ad4
   14380:	movt	r0, #2
   14384:	bl	15700 <ftello64@plt+0x3e18>
   14388:	mov	r1, #0
   1438c:	movw	r2, #31430	; 0x7ac6
   14390:	mov	r3, r4
   14394:	stm	sp, {r0, r1}
   14398:	movw	r1, #31321	; 0x7a59
   1439c:	movt	r2, #2
   143a0:	mov	r0, r5
   143a4:	movt	r1, #2
   143a8:	bl	248b0 <ftello64@plt+0x12fc8>
   143ac:	mov	r0, #0
   143b0:	bl	11738 <exit@plt>
   143b4:	cmn	r0, #2
   143b8:	bne	14438 <ftello64@plt+0x2b50>
   143bc:	mov	r0, #0
   143c0:	bl	119e8 <ftello64@plt+0x100>
   143c4:	movw	r1, #31376	; 0x7a90
   143c8:	movt	r1, #2
   143cc:	b	143d8 <ftello64@plt+0x2af0>
   143d0:	movw	r1, #31398	; 0x7aa6
   143d4:	movt	r1, #2
   143d8:	mov	r0, #0
   143dc:	mov	r2, #5
   143e0:	bl	11618 <dcgettext@plt>
   143e4:	mov	r4, r0
   143e8:	movw	r0, #37360	; 0x91f0
   143ec:	movt	r0, #3
   143f0:	ldr	r0, [r0]
   143f4:	b	1433c <ftello64@plt+0x2a54>
   143f8:	movw	r1, #31473	; 0x7af1
   143fc:	mov	r0, #0
   14400:	mov	r2, #5
   14404:	movt	r1, #2
   14408:	bl	11618 <dcgettext@plt>
   1440c:	mov	r5, r0
   14410:	movw	r0, #37336	; 0x91d8
   14414:	movt	r0, #3
   14418:	ldr	r0, [r0]
   1441c:	ldr	r0, [r4, r0, lsl #2]
   14420:	bl	17284 <ftello64@plt+0x599c>
   14424:	mov	r3, r0
   14428:	mov	r0, #0
   1442c:	mov	r1, #0
   14430:	mov	r2, r5
   14434:	bl	116c0 <error@plt>
   14438:	mov	r0, #1
   1443c:	bl	119e8 <ftello64@plt+0x100>
   14440:	bl	11768 <__errno_location@plt>
   14444:	movw	r1, #37336	; 0x91d8
   14448:	movt	r1, #3
   1444c:	ldr	r1, [r1]
   14450:	ldr	r2, [r4, r1, lsl #2]
   14454:	ldr	r4, [r0]
   14458:	mov	r0, #0
   1445c:	mov	r1, #3
   14460:	bl	170f0 <ftello64@plt+0x5808>
   14464:	movw	r2, #32822	; 0x8036
   14468:	mov	r3, r0
   1446c:	mov	r0, #1
   14470:	mov	r1, r4
   14474:	movt	r2, #2
   14478:	bl	116c0 <error@plt>
   1447c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14480:	add	fp, sp, #28
   14484:	sub	sp, sp, #4
   14488:	ldrb	r1, [r0]
   1448c:	mov	r4, r0
   14490:	cmp	r1, #0
   14494:	beq	14680 <ftello64@plt+0x2d98>
   14498:	mov	r7, #12
   1449c:	mov	r8, #9
   144a0:	mov	r9, #11
   144a4:	mov	r0, r4
   144a8:	b	14570 <ftello64@plt+0x2c88>
   144ac:	strb	r8, [r4], #1
   144b0:	b	14670 <ftello64@plt+0x2d88>
   144b4:	strb	r9, [r4], #1
   144b8:	b	14670 <ftello64@plt+0x2d88>
   144bc:	add	sl, r0, #2
   144c0:	bl	1172c <__ctype_b_loc@plt>
   144c4:	ldr	r0, [r0]
   144c8:	mov	r1, #0
   144cc:	mov	r2, #0
   144d0:	ldrb	r3, [sl, r1]
   144d4:	add	r5, r0, r3, lsl #1
   144d8:	ldrb	r5, [r5, #1]
   144dc:	tst	r5, #16
   144e0:	beq	14550 <ftello64@plt+0x2c68>
   144e4:	sub	r5, r3, #97	; 0x61
   144e8:	lsl	r2, r2, #4
   144ec:	uxtb	r6, r5
   144f0:	mvn	r5, #86	; 0x56
   144f4:	cmp	r6, #6
   144f8:	bcc	14510 <ftello64@plt+0x2c28>
   144fc:	sub	r6, r3, #65	; 0x41
   14500:	mvn	r5, #47	; 0x2f
   14504:	uxtb	r6, r6
   14508:	cmp	r6, #6
   1450c:	mvncc	r5, #54	; 0x36
   14510:	add	r3, r5, r3
   14514:	add	r1, r1, #1
   14518:	add	r2, r3, r2
   1451c:	cmp	r1, #3
   14520:	bcc	144d0 <ftello64@plt+0x2be8>
   14524:	add	r0, sl, r1
   14528:	b	1455c <ftello64@plt+0x2c74>
   1452c:	cmp	r1, #0
   14530:	beq	14680 <ftello64@plt+0x2d98>
   14534:	mov	r1, #92	; 0x5c
   14538:	strb	r1, [r4]
   1453c:	ldrb	r1, [r0, #1]
   14540:	add	r0, r0, #2
   14544:	strb	r1, [r4, #1]
   14548:	add	r4, r4, #2
   1454c:	b	14674 <ftello64@plt+0x2d8c>
   14550:	add	r0, sl, r1
   14554:	cmp	r1, #0
   14558:	beq	14564 <ftello64@plt+0x2c7c>
   1455c:	strb	r2, [r4], #1
   14560:	b	14674 <ftello64@plt+0x2d8c>
   14564:	movw	r1, #30812	; 0x785c
   14568:	strh	r1, [r4], #2
   1456c:	b	14674 <ftello64@plt+0x2d8c>
   14570:	uxtb	r3, r1
   14574:	add	r2, r0, #1
   14578:	cmp	r3, #92	; 0x5c
   1457c:	bne	145d4 <ftello64@plt+0x2cec>
   14580:	ldrb	r1, [r2]
   14584:	cmp	r1, #109	; 0x6d
   14588:	ble	145e0 <ftello64@plt+0x2cf8>
   1458c:	sub	r1, r1, #110	; 0x6e
   14590:	cmp	r1, #10
   14594:	bhi	14534 <ftello64@plt+0x2c4c>
   14598:	add	r2, pc, #0
   1459c:	ldr	pc, [r2, r1, lsl #2]
   145a0:	andeq	r4, r1, ip, asr #11
   145a4:	andeq	r4, r1, r4, lsr r5
   145a8:	andeq	r4, r1, r4, lsr r5
   145ac:	andeq	r4, r1, r4, lsr r5
   145b0:	andeq	r4, r1, r8, ror #12
   145b4:	andeq	r4, r1, r4, lsr r5
   145b8:	andeq	r4, r1, ip, lsr #9
   145bc:	andeq	r4, r1, r4, lsr r5
   145c0:			; <UNDEFINED> instruction: 0x000144b4
   145c4:	andeq	r4, r1, r4, lsr r5
   145c8:			; <UNDEFINED> instruction: 0x000144bc
   145cc:	mov	r1, #10
   145d0:	b	1466c <ftello64@plt+0x2d84>
   145d4:	strb	r1, [r4], #1
   145d8:	mov	r0, r2
   145dc:	b	14674 <ftello64@plt+0x2d8c>
   145e0:	sub	r2, r1, #97	; 0x61
   145e4:	cmp	r2, #5
   145e8:	bhi	14614 <ftello64@plt+0x2d2c>
   145ec:	add	r1, pc, #0
   145f0:	ldr	pc, [r1, r2, lsl #2]
   145f4:	andeq	r4, r1, ip, lsl #12
   145f8:	andeq	r4, r1, r8, asr r6
   145fc:	muleq	r1, r0, r6
   14600:	andeq	r4, r1, r4, lsr r5
   14604:	andeq	r4, r1, r4, lsr r5
   14608:	andeq	r4, r1, r0, ror #12
   1460c:	mov	r1, #7
   14610:	b	1466c <ftello64@plt+0x2d84>
   14614:	cmp	r1, #48	; 0x30
   14618:	bne	1452c <ftello64@plt+0x2c44>
   1461c:	add	r0, r0, #2
   14620:	mov	r2, #0
   14624:	mov	r1, #0
   14628:	ldrb	r3, [r0, r2]
   1462c:	and	r6, r3, #248	; 0xf8
   14630:	cmp	r6, #48	; 0x30
   14634:	bne	1464c <ftello64@plt+0x2d64>
   14638:	add	r1, r3, r1, lsl #3
   1463c:	add	r2, r2, #1
   14640:	sub	r1, r1, #48	; 0x30
   14644:	cmp	r2, #3
   14648:	bcc	14628 <ftello64@plt+0x2d40>
   1464c:	add	r0, r0, r2
   14650:	strb	r1, [r4], #1
   14654:	b	14674 <ftello64@plt+0x2d8c>
   14658:	mov	r1, #8
   1465c:	b	1466c <ftello64@plt+0x2d84>
   14660:	strb	r7, [r4], #1
   14664:	b	14670 <ftello64@plt+0x2d88>
   14668:	mov	r1, #13
   1466c:	strb	r1, [r4], #1
   14670:	add	r0, r0, #2
   14674:	ldrb	r1, [r0]
   14678:	cmp	r1, #0
   1467c:	bne	14570 <ftello64@plt+0x2c88>
   14680:	mov	r0, #0
   14684:	strb	r0, [r4]
   14688:	sub	sp, fp, #28
   1468c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14690:	add	r0, r0, #2
   14694:	ldrb	r1, [r0], #1
   14698:	cmp	r1, #0
   1469c:	bne	14694 <ftello64@plt+0x2dac>
   146a0:	b	14680 <ftello64@plt+0x2d98>
   146a4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   146a8:	add	fp, sp, #24
   146ac:	sub	sp, sp, #8
   146b0:	mov	r9, r1
   146b4:	mov	r1, sp
   146b8:	bl	147c0 <ftello64@plt+0x2ed8>
   146bc:	mov	r1, #0
   146c0:	mov	r8, r9
   146c4:	mov	r0, #0
   146c8:	str	r1, [r9]
   146cc:	str	r1, [r9, #8]
   146d0:	str	r1, [r8, #4]!
   146d4:	ldm	sp, {r5, r6}
   146d8:	cmp	r5, r6
   146dc:	bcs	147a8 <ftello64@plt+0x2ec0>
   146e0:	mov	r0, #0
   146e4:	mov	ip, #0
   146e8:	mov	r3, #0
   146ec:	mov	r1, #0
   146f0:	cmp	r5, r6
   146f4:	bcs	147a0 <ftello64@plt+0x2eb8>
   146f8:	mov	r7, r5
   146fc:	ldrb	r2, [r7]
   14700:	cmp	r2, #10
   14704:	beq	1471c <ftello64@plt+0x2e34>
   14708:	add	r7, r7, #1
   1470c:	cmp	r7, r6
   14710:	bcc	146fc <ftello64@plt+0x2e14>
   14714:	mov	r4, #0
   14718:	b	14720 <ftello64@plt+0x2e38>
   1471c:	mov	r4, #1
   14720:	cmp	r7, r5
   14724:	bls	14784 <ftello64@plt+0x2e9c>
   14728:	ldr	r2, [r8]
   1472c:	cmp	r1, r2
   14730:	mov	r2, ip
   14734:	bne	14758 <ftello64@plt+0x2e70>
   14738:	mov	r0, r3
   1473c:	mov	r1, r8
   14740:	mov	r2, #8
   14744:	bl	24ac4 <ftello64@plt+0x131dc>
   14748:	str	r0, [r9]
   1474c:	mov	r2, r0
   14750:	mov	ip, r0
   14754:	ldr	r1, [r9, #8]
   14758:	mov	r3, r0
   1475c:	cmp	r4, #0
   14760:	str	r5, [r3, r1, lsl #3]!
   14764:	sub	r5, r7, r5
   14768:	add	r1, r1, #1
   1476c:	str	r5, [r3, #4]
   14770:	str	r1, [r9, #8]
   14774:	bne	14790 <ftello64@plt+0x2ea8>
   14778:	mov	r3, r2
   1477c:	mov	ip, r2
   14780:	b	1479c <ftello64@plt+0x2eb4>
   14784:	cmp	r4, #0
   14788:	mov	r2, r3
   1478c:	beq	1479c <ftello64@plt+0x2eb4>
   14790:	add	r5, r7, #1
   14794:	mov	r3, r2
   14798:	b	147a0 <ftello64@plt+0x2eb8>
   1479c:	mov	r5, r7
   147a0:	cmp	r5, r6
   147a4:	bcc	146f0 <ftello64@plt+0x2e08>
   147a8:	movw	r3, #18788	; 0x4964
   147ac:	mov	r2, #8
   147b0:	movt	r3, #1
   147b4:	bl	11870 <qsort@plt>
   147b8:	sub	sp, fp, #24
   147bc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   147c0:	push	{r4, r5, r6, sl, fp, lr}
   147c4:	add	fp, sp, #16
   147c8:	sub	sp, sp, #8
   147cc:	mov	r5, r0
   147d0:	cmp	r0, #0
   147d4:	mov	r4, r1
   147d8:	ldrbne	r0, [r5]
   147dc:	cmpne	r0, #0
   147e0:	bne	1483c <ftello64@plt+0x2f54>
   147e4:	movw	r0, #37352	; 0x91e8
   147e8:	add	r2, sp, #4
   147ec:	mov	r1, #0
   147f0:	movt	r0, #3
   147f4:	ldr	r0, [r0]
   147f8:	bl	173bc <ftello64@plt+0x5ad4>
   147fc:	str	r0, [r4]
   14800:	mov	r6, #1
   14804:	cmp	r0, #0
   14808:	beq	14870 <ftello64@plt+0x2f88>
   1480c:	cmp	r6, #0
   14810:	beq	14828 <ftello64@plt+0x2f40>
   14814:	movw	r0, #37352	; 0x91e8
   14818:	movt	r0, #3
   1481c:	ldr	r0, [r0]
   14820:	bl	11858 <clearerr_unlocked@plt>
   14824:	ldr	r0, [r4]
   14828:	ldr	r1, [sp, #4]
   1482c:	add	r0, r0, r1
   14830:	str	r0, [r4, #4]
   14834:	sub	sp, fp, #16
   14838:	pop	{r4, r5, r6, sl, fp, pc}
   1483c:	movw	r1, #32920	; 0x8098
   14840:	mov	r0, r5
   14844:	movt	r1, #2
   14848:	bl	11558 <strcmp@plt>
   1484c:	cmp	r0, #0
   14850:	beq	147e4 <ftello64@plt+0x2efc>
   14854:	add	r2, sp, #4
   14858:	mov	r0, r5
   1485c:	mov	r1, #0
   14860:	mov	r6, #0
   14864:	bl	1766c <ftello64@plt+0x5d84>
   14868:	str	r0, [r4]
   1486c:	b	14804 <ftello64@plt+0x2f1c>
   14870:	movw	r0, #32920	; 0x8098
   14874:	cmp	r6, #0
   14878:	movt	r0, #2
   1487c:	movne	r5, r0
   14880:	bl	11768 <__errno_location@plt>
   14884:	ldr	r4, [r0]
   14888:	mov	r0, #0
   1488c:	mov	r1, #3
   14890:	mov	r2, r5
   14894:	bl	170f0 <ftello64@plt+0x5808>
   14898:	movw	r2, #32822	; 0x8036
   1489c:	mov	r3, r0
   148a0:	mov	r0, #1
   148a4:	mov	r1, r4
   148a8:	movt	r2, #2
   148ac:	bl	116c0 <error@plt>
   148b0:	push	{r4, r5, r6, sl, fp, lr}
   148b4:	add	fp, sp, #16
   148b8:	sub	sp, sp, #8
   148bc:	mov	r1, #0
   148c0:	mov	r6, r0
   148c4:	movw	r3, #38040	; 0x9498
   148c8:	add	r2, r0, #36	; 0x24
   148cc:	str	r1, [r0, #8]
   148d0:	str	r1, [r6, #4]!
   148d4:	movw	r1, #37376	; 0x9200
   148d8:	movt	r3, #3
   148dc:	movt	r1, #3
   148e0:	ldrb	r1, [r1]
   148e4:	str	r2, [r0, #20]
   148e8:	cmp	r1, #0
   148ec:	moveq	r3, r1
   148f0:	str	r3, [r0, #24]
   148f4:	ldr	r4, [r0]
   148f8:	mov	r0, r4
   148fc:	bl	11750 <strlen@plt>
   14900:	mov	r1, r0
   14904:	mov	r0, r4
   14908:	mov	r2, r6
   1490c:	bl	17720 <ftello64@plt+0x5e38>
   14910:	cmp	r0, #0
   14914:	bne	14928 <ftello64@plt+0x3040>
   14918:	mov	r0, r6
   1491c:	sub	sp, fp, #16
   14920:	pop	{r4, r5, r6, sl, fp, lr}
   14924:	b	18400 <ftello64@plt+0x6b18>
   14928:	movw	r1, #32171	; 0x7dab
   1492c:	mov	r5, r0
   14930:	mov	r0, #0
   14934:	mov	r2, #5
   14938:	movt	r1, #2
   1493c:	bl	11618 <dcgettext@plt>
   14940:	mov	r6, r0
   14944:	mov	r0, r4
   14948:	bl	17284 <ftello64@plt+0x599c>
   1494c:	str	r0, [sp]
   14950:	mov	r0, #1
   14954:	mov	r1, #0
   14958:	mov	r2, r6
   1495c:	mov	r3, r5
   14960:	bl	116c0 <error@plt>
   14964:	push	{r4, r5, r6, sl, fp, lr}
   14968:	add	fp, sp, #16
   1496c:	movw	r2, #37376	; 0x9200
   14970:	ldr	lr, [r1, #4]
   14974:	ldr	ip, [r0, #4]
   14978:	movt	r2, #3
   1497c:	ldrb	r2, [r2]
   14980:	cmp	ip, lr
   14984:	mov	r3, lr
   14988:	movlt	r3, ip
   1498c:	cmp	r2, #0
   14990:	beq	149d8 <ftello64@plt+0x30f0>
   14994:	cmp	r3, #1
   14998:	blt	14a08 <ftello64@plt+0x3120>
   1499c:	ldr	r1, [r1]
   149a0:	ldr	r2, [r0]
   149a4:	movw	r5, #38040	; 0x9498
   149a8:	mov	r4, #0
   149ac:	movt	r5, #3
   149b0:	ldrb	r0, [r1, r4]
   149b4:	ldrb	r6, [r2, r4]
   149b8:	ldrb	r0, [r5, r0]
   149bc:	ldrb	r6, [r5, r6]
   149c0:	subs	r0, r6, r0
   149c4:	bne	14a18 <ftello64@plt+0x3130>
   149c8:	add	r4, r4, #1
   149cc:	cmp	r4, r3
   149d0:	blt	149b0 <ftello64@plt+0x30c8>
   149d4:	b	14a08 <ftello64@plt+0x3120>
   149d8:	cmp	r3, #1
   149dc:	blt	14a08 <ftello64@plt+0x3120>
   149e0:	ldr	r1, [r1]
   149e4:	ldr	r2, [r0]
   149e8:	mov	r4, #0
   149ec:	ldrb	r0, [r1, r4]
   149f0:	ldrb	r5, [r2, r4]
   149f4:	subs	r0, r5, r0
   149f8:	popne	{r4, r5, r6, sl, fp, pc}
   149fc:	add	r4, r4, #1
   14a00:	cmp	r4, r3
   14a04:	blt	149ec <ftello64@plt+0x3104>
   14a08:	mov	r0, #0
   14a0c:	cmp	ip, lr
   14a10:	movwgt	r0, #1
   14a14:	mvnlt	r0, #0
   14a18:	pop	{r4, r5, r6, sl, fp, pc}
   14a1c:	push	{fp, lr}
   14a20:	mov	fp, sp
   14a24:	bl	11768 <__errno_location@plt>
   14a28:	ldr	r4, [r0]
   14a2c:	movw	r1, #32247	; 0x7df7
   14a30:	mov	r0, #0
   14a34:	mov	r2, #5
   14a38:	movt	r1, #2
   14a3c:	bl	11618 <dcgettext@plt>
   14a40:	mov	r2, r0
   14a44:	mov	r0, #1
   14a48:	mov	r1, r4
   14a4c:	bl	116c0 <error@plt>
   14a50:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14a54:	add	fp, sp, #24
   14a58:	mov	r8, r0
   14a5c:	ldr	r0, [r1, #8]
   14a60:	cmp	r0, #1
   14a64:	blt	14ab4 <ftello64@plt+0x31cc>
   14a68:	ldr	r5, [r1]
   14a6c:	sub	r6, r0, #1
   14a70:	mov	r7, #0
   14a74:	add	r0, r7, r6
   14a78:	add	r0, r0, r0, lsr #31
   14a7c:	asr	r4, r0, #1
   14a80:	mov	r0, r8
   14a84:	add	r1, r5, r4, lsl #3
   14a88:	bl	14964 <ftello64@plt+0x307c>
   14a8c:	cmn	r0, #1
   14a90:	ble	14aa8 <ftello64@plt+0x31c0>
   14a94:	cmp	r0, #0
   14a98:	moveq	r0, #1
   14a9c:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   14aa0:	add	r7, r4, #1
   14aa4:	b	14aac <ftello64@plt+0x31c4>
   14aa8:	sub	r6, r4, #1
   14aac:	cmp	r7, r6
   14ab0:	ble	14a74 <ftello64@plt+0x318c>
   14ab4:	mov	r0, #0
   14ab8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14abc:	push	{r4, r5, fp, lr}
   14ac0:	add	fp, sp, #8
   14ac4:	mov	r5, r1
   14ac8:	mov	r4, r0
   14acc:	bl	14964 <ftello64@plt+0x307c>
   14ad0:	cmp	r0, #0
   14ad4:	beq	14adc <ftello64@plt+0x31f4>
   14ad8:	pop	{r4, r5, fp, pc}
   14adc:	ldr	r1, [r5]
   14ae0:	ldr	r2, [r4]
   14ae4:	mvn	r0, #0
   14ae8:	cmp	r2, r1
   14aec:	popcc	{r4, r5, fp, pc}
   14af0:	mov	r0, #0
   14af4:	movwhi	r0, #1
   14af8:	pop	{r4, r5, fp, pc}
   14afc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b00:	add	fp, sp, #28
   14b04:	sub	sp, sp, #4
   14b08:	cmp	r0, r1
   14b0c:	bcs	14be4 <ftello64@plt+0x32fc>
   14b10:	movw	r7, #38604	; 0x96cc
   14b14:	movw	sl, #37356	; 0x91ec
   14b18:	movw	r8, #32304	; 0x7e30
   14b1c:	movw	r9, #32298	; 0x7e2a
   14b20:	mov	r4, r1
   14b24:	mov	r5, r0
   14b28:	movt	r7, #3
   14b2c:	movt	sl, #3
   14b30:	movt	r8, #2
   14b34:	movt	r9, #2
   14b38:	b	14b74 <ftello64@plt+0x328c>
   14b3c:	cmp	r6, #123	; 0x7b
   14b40:	cmpne	r6, #125	; 0x7d
   14b44:	bne	14b6c <ftello64@plt+0x3284>
   14b48:	mov	r0, #1
   14b4c:	mov	r1, r9
   14b50:	mov	r2, r6
   14b54:	bl	117bc <__printf_chk@plt>
   14b58:	b	14bd8 <ftello64@plt+0x32f0>
   14b5c:	ldr	r1, [sl]
   14b60:	mov	r0, r8
   14b64:	bl	11504 <fputs_unlocked@plt>
   14b68:	b	14bd8 <ftello64@plt+0x32f0>
   14b6c:	mov	r0, #32
   14b70:	b	14bd4 <ftello64@plt+0x32ec>
   14b74:	ldrb	r6, [r5]
   14b78:	ldrb	r0, [r7, r6]
   14b7c:	cmp	r0, #0
   14b80:	beq	14bd0 <ftello64@plt+0x32e8>
   14b84:	cmp	r6, #91	; 0x5b
   14b88:	bgt	14bb0 <ftello64@plt+0x32c8>
   14b8c:	sub	r0, r6, #35	; 0x23
   14b90:	cmp	r0, #4
   14b94:	bcc	14bc8 <ftello64@plt+0x32e0>
   14b98:	cmp	r6, #34	; 0x22
   14b9c:	bne	14b6c <ftello64@plt+0x3284>
   14ba0:	mov	r0, #34	; 0x22
   14ba4:	bl	118c4 <putchar_unlocked@plt>
   14ba8:	mov	r0, #34	; 0x22
   14bac:	b	14bd4 <ftello64@plt+0x32ec>
   14bb0:	cmp	r6, #122	; 0x7a
   14bb4:	bgt	14b3c <ftello64@plt+0x3254>
   14bb8:	cmp	r6, #92	; 0x5c
   14bbc:	beq	14b5c <ftello64@plt+0x3274>
   14bc0:	cmp	r6, #95	; 0x5f
   14bc4:	bne	14b6c <ftello64@plt+0x3284>
   14bc8:	mov	r0, #92	; 0x5c
   14bcc:	bl	118c4 <putchar_unlocked@plt>
   14bd0:	mov	r0, r6
   14bd4:	bl	118c4 <putchar_unlocked@plt>
   14bd8:	add	r5, r5, #1
   14bdc:	cmp	r4, r5
   14be0:	bne	14b74 <ftello64@plt+0x328c>
   14be4:	sub	sp, fp, #28
   14be8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14bec:	mov	r0, #1
   14bf0:	b	119e8 <ftello64@plt+0x100>
   14bf4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14bf8:	add	fp, sp, #28
   14bfc:	sub	sp, sp, #12
   14c00:	mov	r4, r3
   14c04:	mov	r6, r2
   14c08:	mov	r5, r1
   14c0c:	mov	sl, r0
   14c10:	bl	11750 <strlen@plt>
   14c14:	ldr	r8, [r5]
   14c18:	cmp	r8, #0
   14c1c:	beq	14cd8 <ftello64@plt+0x33f0>
   14c20:	mov	r7, r0
   14c24:	mov	r0, #0
   14c28:	add	r9, r5, #4
   14c2c:	mov	r5, #0
   14c30:	str	r6, [sp, #4]
   14c34:	str	r0, [sp]
   14c38:	mvn	r0, #0
   14c3c:	str	r0, [sp, #8]
   14c40:	mov	r0, r8
   14c44:	mov	r1, sl
   14c48:	mov	r2, r7
   14c4c:	bl	118a0 <strncmp@plt>
   14c50:	cmp	r0, #0
   14c54:	bne	14cac <ftello64@plt+0x33c4>
   14c58:	mov	r0, r8
   14c5c:	bl	11750 <strlen@plt>
   14c60:	cmp	r0, r7
   14c64:	beq	14cdc <ftello64@plt+0x33f4>
   14c68:	ldr	r0, [sp, #8]
   14c6c:	cmn	r0, #1
   14c70:	beq	14ca8 <ftello64@plt+0x33c0>
   14c74:	ldr	r0, [sp, #4]
   14c78:	cmp	r0, #0
   14c7c:	beq	14c9c <ftello64@plt+0x33b4>
   14c80:	ldr	r1, [sp, #8]
   14c84:	mov	r2, r4
   14c88:	mla	r0, r1, r4, r0
   14c8c:	mov	r1, r6
   14c90:	bl	11600 <memcmp@plt>
   14c94:	cmp	r0, #0
   14c98:	beq	14cac <ftello64@plt+0x33c4>
   14c9c:	mov	r0, #1
   14ca0:	str	r0, [sp]
   14ca4:	b	14cac <ftello64@plt+0x33c4>
   14ca8:	str	r5, [sp, #8]
   14cac:	ldr	r8, [r9, r5, lsl #2]
   14cb0:	add	r6, r6, r4
   14cb4:	add	r5, r5, #1
   14cb8:	cmp	r8, #0
   14cbc:	bne	14c40 <ftello64@plt+0x3358>
   14cc0:	ldr	r0, [sp]
   14cc4:	tst	r0, #1
   14cc8:	ldr	r0, [sp, #8]
   14ccc:	mvnne	r0, #1
   14cd0:	sub	sp, fp, #28
   14cd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14cd8:	mvn	r5, #0
   14cdc:	mov	r0, r5
   14ce0:	sub	sp, fp, #28
   14ce4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ce8:	push	{r4, r5, r6, r7, fp, lr}
   14cec:	add	fp, sp, #16
   14cf0:	mov	r5, r0
   14cf4:	ldr	r0, [r1]
   14cf8:	mvn	r4, #0
   14cfc:	cmp	r0, #0
   14d00:	beq	14d34 <ftello64@plt+0x344c>
   14d04:	add	r7, r1, #4
   14d08:	mov	r6, #0
   14d0c:	mov	r1, r5
   14d10:	bl	11558 <strcmp@plt>
   14d14:	cmp	r0, #0
   14d18:	beq	14d30 <ftello64@plt+0x3448>
   14d1c:	ldr	r0, [r7, r6, lsl #2]
   14d20:	add	r6, r6, #1
   14d24:	cmp	r0, #0
   14d28:	bne	14d0c <ftello64@plt+0x3424>
   14d2c:	b	14d34 <ftello64@plt+0x344c>
   14d30:	mov	r4, r6
   14d34:	mov	r0, r4
   14d38:	pop	{r4, r5, r6, r7, fp, pc}
   14d3c:	push	{r4, r5, r6, sl, fp, lr}
   14d40:	add	fp, sp, #16
   14d44:	sub	sp, sp, #8
   14d48:	mov	r4, r1
   14d4c:	movw	r1, #32762	; 0x7ffa
   14d50:	mov	r5, r0
   14d54:	movw	r0, #32735	; 0x7fdf
   14d58:	cmn	r2, #1
   14d5c:	mov	r2, #5
   14d60:	movt	r0, #2
   14d64:	movt	r1, #2
   14d68:	moveq	r1, r0
   14d6c:	mov	r0, #0
   14d70:	bl	11618 <dcgettext@plt>
   14d74:	mov	r6, r0
   14d78:	mov	r0, #0
   14d7c:	mov	r1, #8
   14d80:	mov	r2, r4
   14d84:	bl	16ea4 <ftello64@plt+0x55bc>
   14d88:	mov	r4, r0
   14d8c:	mov	r0, #1
   14d90:	mov	r1, r5
   14d94:	bl	17274 <ftello64@plt+0x598c>
   14d98:	str	r0, [sp]
   14d9c:	mov	r0, #0
   14da0:	mov	r1, #0
   14da4:	mov	r2, r6
   14da8:	mov	r3, r4
   14dac:	bl	116c0 <error@plt>
   14db0:	sub	sp, fp, #16
   14db4:	pop	{r4, r5, r6, sl, fp, pc}
   14db8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14dbc:	add	fp, sp, #28
   14dc0:	sub	sp, sp, #4
   14dc4:	mov	r5, r1
   14dc8:	movw	r1, #32791	; 0x8017
   14dcc:	mov	sl, r2
   14dd0:	mov	r7, r0
   14dd4:	mov	r0, #0
   14dd8:	mov	r2, #5
   14ddc:	mov	r8, #0
   14de0:	movt	r1, #2
   14de4:	bl	11618 <dcgettext@plt>
   14de8:	movw	r4, #37344	; 0x91e0
   14dec:	movt	r4, #3
   14df0:	ldr	r1, [r4]
   14df4:	bl	11504 <fputs_unlocked@plt>
   14df8:	ldr	r6, [r7]
   14dfc:	cmp	r6, #0
   14e00:	beq	14ea0 <ftello64@plt+0x35b8>
   14e04:	add	r9, r7, #4
   14e08:	mov	r7, #0
   14e0c:	str	sl, [sp]
   14e10:	cmp	r8, #0
   14e14:	beq	14e30 <ftello64@plt+0x3548>
   14e18:	mov	r0, r7
   14e1c:	mov	r1, r5
   14e20:	mov	r2, sl
   14e24:	bl	11600 <memcmp@plt>
   14e28:	cmp	r0, #0
   14e2c:	beq	14e5c <ftello64@plt+0x3574>
   14e30:	ldr	r7, [r4]
   14e34:	mov	r0, r6
   14e38:	bl	17284 <ftello64@plt+0x599c>
   14e3c:	movw	r2, #32812	; 0x802c
   14e40:	mov	r3, r0
   14e44:	mov	r0, r7
   14e48:	mov	r1, #1
   14e4c:	movt	r2, #2
   14e50:	bl	117d4 <__fprintf_chk@plt>
   14e54:	mov	r7, r5
   14e58:	b	14e8c <ftello64@plt+0x35a4>
   14e5c:	mov	sl, r9
   14e60:	ldr	r9, [r4]
   14e64:	mov	r0, r6
   14e68:	bl	17284 <ftello64@plt+0x599c>
   14e6c:	mov	r3, r0
   14e70:	mov	r0, r9
   14e74:	mov	r9, sl
   14e78:	ldr	sl, [sp]
   14e7c:	movw	r2, #32820	; 0x8034
   14e80:	mov	r1, #1
   14e84:	movt	r2, #2
   14e88:	bl	117d4 <__fprintf_chk@plt>
   14e8c:	ldr	r6, [r9, -r8, lsl #2]
   14e90:	add	r5, r5, sl
   14e94:	sub	r8, r8, #1
   14e98:	cmp	r6, #0
   14e9c:	bne	14e10 <ftello64@plt+0x3528>
   14ea0:	ldr	r1, [r4]
   14ea4:	mov	r0, #10
   14ea8:	sub	sp, fp, #28
   14eac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14eb0:	b	118dc <putc_unlocked@plt>
   14eb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14eb8:	add	fp, sp, #28
   14ebc:	sub	sp, sp, #4
   14ec0:	mov	r9, r0
   14ec4:	ldr	r0, [fp, #16]
   14ec8:	ldr	r8, [fp, #8]
   14ecc:	mov	sl, r3
   14ed0:	mov	r5, r2
   14ed4:	mov	r7, r1
   14ed8:	cmp	r0, #0
   14edc:	beq	14efc <ftello64@plt+0x3614>
   14ee0:	mov	r0, r7
   14ee4:	mov	r1, r5
   14ee8:	mov	r2, sl
   14eec:	mov	r3, r8
   14ef0:	bl	14bf4 <ftello64@plt+0x330c>
   14ef4:	mov	r6, r0
   14ef8:	b	14f38 <ftello64@plt+0x3650>
   14efc:	ldr	r0, [r5]
   14f00:	cmp	r0, #0
   14f04:	beq	14f30 <ftello64@plt+0x3648>
   14f08:	add	r4, r5, #4
   14f0c:	mov	r6, #0
   14f10:	mov	r1, r7
   14f14:	bl	11558 <strcmp@plt>
   14f18:	cmp	r0, #0
   14f1c:	beq	14f38 <ftello64@plt+0x3650>
   14f20:	ldr	r0, [r4, r6, lsl #2]
   14f24:	add	r6, r6, #1
   14f28:	cmp	r0, #0
   14f2c:	bne	14f10 <ftello64@plt+0x3628>
   14f30:	mvn	r6, #0
   14f34:	b	14f40 <ftello64@plt+0x3658>
   14f38:	cmn	r6, #1
   14f3c:	bgt	14f6c <ftello64@plt+0x3684>
   14f40:	ldr	r4, [fp, #12]
   14f44:	mov	r0, r9
   14f48:	mov	r1, r7
   14f4c:	mov	r2, r6
   14f50:	bl	14d3c <ftello64@plt+0x3454>
   14f54:	mov	r0, r5
   14f58:	mov	r1, sl
   14f5c:	mov	r2, r8
   14f60:	bl	14db8 <ftello64@plt+0x34d0>
   14f64:	blx	r4
   14f68:	mvn	r6, #0
   14f6c:	mov	r0, r6
   14f70:	sub	sp, fp, #28
   14f74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f78:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14f7c:	add	fp, sp, #24
   14f80:	ldr	r6, [r1]
   14f84:	cmp	r6, #0
   14f88:	beq	14fe8 <ftello64@plt+0x3700>
   14f8c:	mov	r8, r1
   14f90:	mov	r7, r2
   14f94:	mov	r1, r2
   14f98:	mov	r2, r3
   14f9c:	mov	r4, r3
   14fa0:	mov	r9, r0
   14fa4:	bl	11600 <memcmp@plt>
   14fa8:	cmp	r0, #0
   14fac:	beq	14fec <ftello64@plt+0x3704>
   14fb0:	add	r7, r7, r4
   14fb4:	add	r5, r8, #4
   14fb8:	ldr	r6, [r5]
   14fbc:	cmp	r6, #0
   14fc0:	beq	14fe8 <ftello64@plt+0x3700>
   14fc4:	mov	r0, r9
   14fc8:	mov	r1, r7
   14fcc:	mov	r2, r4
   14fd0:	bl	11600 <memcmp@plt>
   14fd4:	add	r7, r7, r4
   14fd8:	add	r5, r5, #4
   14fdc:	cmp	r0, #0
   14fe0:	bne	14fb8 <ftello64@plt+0x36d0>
   14fe4:	b	14fec <ftello64@plt+0x3704>
   14fe8:	mov	r6, #0
   14fec:	mov	r0, r6
   14ff0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14ff4:	movw	r1, #38916	; 0x9804
   14ff8:	movt	r1, #3
   14ffc:	str	r0, [r1]
   15000:	bx	lr
   15004:	movw	r1, #38920	; 0x9808
   15008:	movt	r1, #3
   1500c:	strb	r0, [r1]
   15010:	bx	lr
   15014:	push	{r4, r5, r6, sl, fp, lr}
   15018:	add	fp, sp, #16
   1501c:	sub	sp, sp, #8
   15020:	movw	r0, #37356	; 0x91ec
   15024:	movt	r0, #3
   15028:	ldr	r0, [r0]
   1502c:	bl	2568c <ftello64@plt+0x13da4>
   15030:	cmp	r0, #0
   15034:	beq	1505c <ftello64@plt+0x3774>
   15038:	movw	r0, #38920	; 0x9808
   1503c:	movt	r0, #3
   15040:	ldrb	r0, [r0]
   15044:	cmp	r0, #0
   15048:	beq	1507c <ftello64@plt+0x3794>
   1504c:	bl	11768 <__errno_location@plt>
   15050:	ldr	r0, [r0]
   15054:	cmp	r0, #32
   15058:	bne	1507c <ftello64@plt+0x3794>
   1505c:	movw	r0, #37344	; 0x91e0
   15060:	movt	r0, #3
   15064:	ldr	r0, [r0]
   15068:	bl	2568c <ftello64@plt+0x13da4>
   1506c:	cmp	r0, #0
   15070:	subeq	sp, fp, #16
   15074:	popeq	{r4, r5, r6, sl, fp, pc}
   15078:	b	150ec <ftello64@plt+0x3804>
   1507c:	movw	r1, #32825	; 0x8039
   15080:	mov	r0, #0
   15084:	mov	r2, #5
   15088:	movt	r1, #2
   1508c:	bl	11618 <dcgettext@plt>
   15090:	mov	r4, r0
   15094:	movw	r0, #38916	; 0x9804
   15098:	movt	r0, #3
   1509c:	ldr	r6, [r0]
   150a0:	bl	11768 <__errno_location@plt>
   150a4:	ldr	r5, [r0]
   150a8:	cmp	r6, #0
   150ac:	bne	150c8 <ftello64@plt+0x37e0>
   150b0:	movw	r2, #32822	; 0x8036
   150b4:	mov	r0, #0
   150b8:	mov	r1, r5
   150bc:	mov	r3, r4
   150c0:	movt	r2, #2
   150c4:	b	150e8 <ftello64@plt+0x3800>
   150c8:	mov	r0, r6
   150cc:	bl	17044 <ftello64@plt+0x575c>
   150d0:	movw	r2, #32837	; 0x8045
   150d4:	mov	r3, r0
   150d8:	str	r4, [sp]
   150dc:	mov	r0, #0
   150e0:	mov	r1, r5
   150e4:	movt	r2, #2
   150e8:	bl	116c0 <error@plt>
   150ec:	movw	r0, #37256	; 0x9188
   150f0:	movt	r0, #3
   150f4:	ldr	r0, [r0]
   150f8:	bl	115b8 <_exit@plt>
   150fc:	push	{r4, r5, r6, sl, fp, lr}
   15100:	add	fp, sp, #16
   15104:	mov	r4, r0
   15108:	bl	11768 <__errno_location@plt>
   1510c:	ldr	r6, [r0]
   15110:	mov	r5, r0
   15114:	mov	r0, r4
   15118:	bl	11594 <free@plt>
   1511c:	str	r6, [r5]
   15120:	pop	{r4, r5, r6, sl, fp, pc}
   15124:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15128:	add	fp, sp, #28
   1512c:	sub	sp, sp, #4
   15130:	mov	r5, r0
   15134:	mov	r0, r2
   15138:	mov	r4, r2
   1513c:	mov	r8, r1
   15140:	bl	117c8 <fileno@plt>
   15144:	mov	r6, #0
   15148:	cmp	r0, #0
   1514c:	beq	1518c <ftello64@plt+0x38a4>
   15150:	cmp	r0, #1
   15154:	beq	15198 <ftello64@plt+0x38b0>
   15158:	cmp	r0, #2
   1515c:	beq	15174 <ftello64@plt+0x388c>
   15160:	mov	r0, #2
   15164:	mov	r1, #2
   15168:	bl	11630 <dup2@plt>
   1516c:	subs	r6, r0, #2
   15170:	movwne	r6, #1
   15174:	mov	r0, #1
   15178:	mov	r1, #1
   1517c:	bl	11630 <dup2@plt>
   15180:	subs	r7, r0, #1
   15184:	movwne	r7, #1
   15188:	b	1519c <ftello64@plt+0x38b4>
   1518c:	mov	r7, #0
   15190:	mov	r9, #0
   15194:	b	15244 <ftello64@plt+0x395c>
   15198:	mov	r7, #0
   1519c:	mov	r0, #0
   151a0:	mov	r1, #0
   151a4:	mov	sl, #0
   151a8:	bl	11630 <dup2@plt>
   151ac:	cmp	r0, #0
   151b0:	mov	r9, #0
   151b4:	beq	151cc <ftello64@plt+0x38e4>
   151b8:	mov	r0, #0
   151bc:	bl	152a8 <ftello64@plt+0x39c0>
   151c0:	mov	r9, #1
   151c4:	cmp	r0, #0
   151c8:	beq	15228 <ftello64@plt+0x3940>
   151cc:	cmp	r7, #0
   151d0:	beq	151e8 <ftello64@plt+0x3900>
   151d4:	mov	r0, #1
   151d8:	mov	sl, #1
   151dc:	bl	152a8 <ftello64@plt+0x39c0>
   151e0:	cmp	r0, #0
   151e4:	beq	15228 <ftello64@plt+0x3940>
   151e8:	cmp	r6, #0
   151ec:	beq	1523c <ftello64@plt+0x3954>
   151f0:	mov	r0, #2
   151f4:	bl	152a8 <ftello64@plt+0x39c0>
   151f8:	mov	r6, #1
   151fc:	cmp	r0, #0
   15200:	bne	15240 <ftello64@plt+0x3958>
   15204:	bl	11768 <__errno_location@plt>
   15208:	ldr	r8, [r0]
   1520c:	mov	r4, r0
   15210:	mov	r0, #2
   15214:	bl	118b8 <close@plt>
   15218:	mov	r5, #0
   1521c:	cmp	sl, #0
   15220:	bne	1527c <ftello64@plt+0x3994>
   15224:	b	15284 <ftello64@plt+0x399c>
   15228:	bl	11768 <__errno_location@plt>
   1522c:	ldr	r8, [r0]
   15230:	mov	r4, r0
   15234:	mov	r5, #0
   15238:	b	15264 <ftello64@plt+0x397c>
   1523c:	mov	r6, #0
   15240:	mov	r7, sl
   15244:	mov	r0, r5
   15248:	mov	r1, r8
   1524c:	mov	r2, r4
   15250:	bl	11714 <freopen64@plt>
   15254:	mov	r5, r0
   15258:	bl	11768 <__errno_location@plt>
   1525c:	ldr	r8, [r0]
   15260:	mov	r4, r0
   15264:	cmp	r6, #0
   15268:	beq	15274 <ftello64@plt+0x398c>
   1526c:	mov	r0, #2
   15270:	bl	118b8 <close@plt>
   15274:	cmp	r7, #0
   15278:	beq	15284 <ftello64@plt+0x399c>
   1527c:	mov	r0, #1
   15280:	bl	118b8 <close@plt>
   15284:	cmp	r9, #0
   15288:	beq	15294 <ftello64@plt+0x39ac>
   1528c:	mov	r0, #0
   15290:	bl	118b8 <close@plt>
   15294:	cmp	r5, #0
   15298:	mov	r0, r5
   1529c:	streq	r8, [r4]
   152a0:	sub	sp, fp, #28
   152a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   152a8:	push	{r4, sl, fp, lr}
   152ac:	add	fp, sp, #8
   152b0:	mov	r4, r0
   152b4:	movw	r0, #32844	; 0x804c
   152b8:	mov	r1, #0
   152bc:	movt	r0, #2
   152c0:	bl	116cc <open64@plt>
   152c4:	mov	r1, #1
   152c8:	cmp	r0, r4
   152cc:	beq	152ec <ftello64@plt+0x3a04>
   152d0:	cmp	r0, #0
   152d4:	blt	152e8 <ftello64@plt+0x3a00>
   152d8:	bl	118b8 <close@plt>
   152dc:	bl	11768 <__errno_location@plt>
   152e0:	mov	r1, #9
   152e4:	str	r1, [r0]
   152e8:	mov	r1, #0
   152ec:	mov	r0, r1
   152f0:	pop	{r4, sl, fp, pc}
   152f4:	push	{r4, r5, fp, lr}
   152f8:	add	fp, sp, #8
   152fc:	cmp	r0, #0
   15300:	beq	15394 <ftello64@plt+0x3aac>
   15304:	mov	r1, #47	; 0x2f
   15308:	mov	r4, r0
   1530c:	bl	11840 <strrchr@plt>
   15310:	cmp	r0, #0
   15314:	mov	r5, r4
   15318:	addne	r5, r0, #1
   1531c:	sub	r0, r5, r4
   15320:	cmp	r0, #7
   15324:	blt	15378 <ftello64@plt+0x3a90>
   15328:	movw	r1, #32910	; 0x808e
   1532c:	sub	r0, r5, #7
   15330:	mov	r2, #7
   15334:	movt	r1, #2
   15338:	bl	118a0 <strncmp@plt>
   1533c:	cmp	r0, #0
   15340:	bne	15378 <ftello64@plt+0x3a90>
   15344:	movw	r1, #32918	; 0x8096
   15348:	mov	r0, r5
   1534c:	mov	r2, #3
   15350:	movt	r1, #2
   15354:	bl	118a0 <strncmp@plt>
   15358:	cmp	r0, #0
   1535c:	beq	15368 <ftello64@plt+0x3a80>
   15360:	mov	r4, r5
   15364:	b	15378 <ftello64@plt+0x3a90>
   15368:	movw	r0, #37328	; 0x91d0
   1536c:	add	r4, r5, #3
   15370:	movt	r0, #3
   15374:	str	r4, [r0]
   15378:	movw	r0, #37332	; 0x91d4
   1537c:	movt	r0, #3
   15380:	str	r4, [r0]
   15384:	movw	r0, #38924	; 0x980c
   15388:	movt	r0, #3
   1538c:	str	r4, [r0]
   15390:	pop	{r4, r5, fp, pc}
   15394:	movw	r0, #37344	; 0x91e0
   15398:	movt	r0, #3
   1539c:	ldr	r1, [r0]
   153a0:	movw	r0, #32854	; 0x8056
   153a4:	movt	r0, #2
   153a8:	bl	11894 <fputs@plt>
   153ac:	bl	118ac <abort@plt>
   153b0:	push	{r4, r5, r6, sl, fp, lr}
   153b4:	add	fp, sp, #16
   153b8:	sub	sp, sp, #8
   153bc:	mov	r4, r0
   153c0:	mov	r0, #0
   153c4:	mov	r2, #5
   153c8:	mov	r1, r4
   153cc:	bl	11618 <dcgettext@plt>
   153d0:	cmp	r0, r4
   153d4:	beq	153f4 <ftello64@plt+0x3b0c>
   153d8:	mov	r1, r4
   153dc:	mov	r5, r0
   153e0:	bl	15448 <ftello64@plt+0x3b60>
   153e4:	cmp	r0, #0
   153e8:	beq	153fc <ftello64@plt+0x3b14>
   153ec:	mov	r6, r5
   153f0:	b	1543c <ftello64@plt+0x3b54>
   153f4:	mov	r6, r4
   153f8:	b	1543c <ftello64@plt+0x3b54>
   153fc:	mov	r0, r5
   15400:	bl	11750 <strlen@plt>
   15404:	mov	r6, r0
   15408:	mov	r0, r4
   1540c:	bl	11750 <strlen@plt>
   15410:	add	r0, r6, r0
   15414:	add	r0, r0, #4
   15418:	bl	249b8 <ftello64@plt+0x130d0>
   1541c:	movw	r3, #32922	; 0x809a
   15420:	mov	r1, #1
   15424:	mvn	r2, #0
   15428:	mov	r6, r0
   1542c:	str	r5, [sp]
   15430:	str	r4, [sp, #4]
   15434:	movt	r3, #2
   15438:	bl	11780 <__sprintf_chk@plt>
   1543c:	mov	r0, r6
   15440:	sub	sp, fp, #16
   15444:	pop	{r4, r5, r6, sl, fp, pc}
   15448:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1544c:	add	fp, sp, #28
   15450:	sub	sp, sp, #124	; 0x7c
   15454:	mov	r4, r0
   15458:	mov	r0, r1
   1545c:	mov	r1, #2
   15460:	bl	24234 <ftello64@plt+0x1294c>
   15464:	mov	sl, r0
   15468:	ldrb	r0, [r4]
   1546c:	cmp	r0, #0
   15470:	beq	156d8 <ftello64@plt+0x3df0>
   15474:	add	r5, sp, #12
   15478:	add	r6, sp, #68	; 0x44
   1547c:	mov	r9, #0
   15480:	add	r8, r6, #4
   15484:	add	r0, r5, #4
   15488:	str	r0, [sp, #4]
   1548c:	str	r8, [sp]
   15490:	mov	r0, r4
   15494:	mov	r1, sl
   15498:	bl	25c54 <ftello64@plt+0x1436c>
   1549c:	cmp	r0, #0
   154a0:	beq	156d8 <ftello64@plt+0x3df0>
   154a4:	mov	r7, r0
   154a8:	bl	11684 <__ctype_get_mb_cur_max@plt>
   154ac:	cmp	r0, #2
   154b0:	bcc	1564c <ftello64@plt+0x3d64>
   154b4:	mov	r0, #1
   154b8:	cmp	r4, r7
   154bc:	strb	r9, [sp, #68]	; 0x44
   154c0:	str	r4, [sp, #84]	; 0x54
   154c4:	str	r9, [r8]
   154c8:	str	r9, [r8, #4]
   154cc:	strb	r9, [sp, #80]	; 0x50
   154d0:	str	r0, [sp, #8]
   154d4:	bcs	1552c <ftello64@plt+0x3c44>
   154d8:	mov	r0, r6
   154dc:	bl	26680 <ftello64@plt+0x14d98>
   154e0:	ldrb	r1, [sp, #92]	; 0x5c
   154e4:	ldr	r0, [sp, #96]	; 0x60
   154e8:	cmp	r1, #0
   154ec:	beq	154f8 <ftello64@plt+0x3c10>
   154f0:	cmp	r0, #0
   154f4:	beq	156fc <ftello64@plt+0x3e14>
   154f8:	strb	r9, [sp, #80]	; 0x50
   154fc:	ldr	r2, [sp, #84]	; 0x54
   15500:	ldr	r3, [sp, #88]	; 0x58
   15504:	add	r2, r2, r3
   15508:	cmp	r2, r7
   1550c:	str	r2, [sp, #84]	; 0x54
   15510:	bcc	154d8 <ftello64@plt+0x3bf0>
   15514:	cmp	r1, #0
   15518:	beq	1552c <ftello64@plt+0x3c44>
   1551c:	bl	11774 <iswalnum@plt>
   15520:	clz	r0, r0
   15524:	lsr	r0, r0, #5
   15528:	str	r0, [sp, #8]
   1552c:	ldr	r0, [sp, #4]
   15530:	strb	r9, [sp, #68]	; 0x44
   15534:	str	r7, [sp, #84]	; 0x54
   15538:	strb	r9, [sp, #12]
   1553c:	str	sl, [sp, #28]
   15540:	str	r9, [r8]
   15544:	str	r9, [r8, #4]
   15548:	strb	r9, [sp, #80]	; 0x50
   1554c:	str	r9, [r0]
   15550:	str	r9, [r0, #4]
   15554:	strb	r9, [sp, #24]
   15558:	b	155a4 <ftello64@plt+0x3cbc>
   1555c:	mov	r0, r6
   15560:	bl	26680 <ftello64@plt+0x14d98>
   15564:	ldrb	r0, [sp, #92]	; 0x5c
   15568:	cmp	r0, #0
   1556c:	beq	1557c <ftello64@plt+0x3c94>
   15570:	ldr	r0, [sp, #96]	; 0x60
   15574:	cmp	r0, #0
   15578:	beq	156fc <ftello64@plt+0x3e14>
   1557c:	strb	r9, [sp, #80]	; 0x50
   15580:	strb	r9, [sp, #24]
   15584:	ldr	r0, [sp, #84]	; 0x54
   15588:	ldr	r1, [sp, #88]	; 0x58
   1558c:	add	r0, r0, r1
   15590:	ldr	r1, [sp, #32]
   15594:	str	r0, [sp, #84]	; 0x54
   15598:	ldr	r0, [sp, #28]
   1559c:	add	r0, r0, r1
   155a0:	str	r0, [sp, #28]
   155a4:	mov	r0, r5
   155a8:	bl	26680 <ftello64@plt+0x14d98>
   155ac:	ldrb	r0, [sp, #36]	; 0x24
   155b0:	cmp	r0, #0
   155b4:	beq	1555c <ftello64@plt+0x3c74>
   155b8:	ldr	r0, [sp, #40]	; 0x28
   155bc:	cmp	r0, #0
   155c0:	bne	1555c <ftello64@plt+0x3c74>
   155c4:	mov	r0, r6
   155c8:	bl	26680 <ftello64@plt+0x14d98>
   155cc:	ldrb	r0, [sp, #92]	; 0x5c
   155d0:	mov	r4, #1
   155d4:	mov	r1, #1
   155d8:	cmp	r0, #0
   155dc:	beq	155fc <ftello64@plt+0x3d14>
   155e0:	ldr	r0, [sp, #96]	; 0x60
   155e4:	mov	r1, #1
   155e8:	cmp	r0, #0
   155ec:	beq	155fc <ftello64@plt+0x3d14>
   155f0:	bl	11774 <iswalnum@plt>
   155f4:	clz	r0, r0
   155f8:	lsr	r1, r0, #5
   155fc:	ldr	r0, [sp, #8]
   15600:	tst	r0, r1
   15604:	bne	156dc <ftello64@plt+0x3df4>
   15608:	mov	r4, #0
   1560c:	mov	r0, r6
   15610:	strb	r4, [sp, #68]	; 0x44
   15614:	str	r7, [sp, #84]	; 0x54
   15618:	str	r4, [r8]
   1561c:	str	r4, [r8, #4]
   15620:	strb	r4, [sp, #80]	; 0x50
   15624:	bl	26680 <ftello64@plt+0x14d98>
   15628:	ldrb	r0, [sp, #92]	; 0x5c
   1562c:	cmp	r0, #0
   15630:	beq	15640 <ftello64@plt+0x3d58>
   15634:	ldr	r0, [sp, #96]	; 0x60
   15638:	cmp	r0, #0
   1563c:	beq	156dc <ftello64@plt+0x3df4>
   15640:	ldr	r0, [sp, #88]	; 0x58
   15644:	add	r4, r7, r0
   15648:	b	156cc <ftello64@plt+0x3de4>
   1564c:	cmp	r4, r7
   15650:	mov	r8, #1
   15654:	mov	r4, #1
   15658:	bcs	15678 <ftello64@plt+0x3d90>
   1565c:	bl	1172c <__ctype_b_loc@plt>
   15660:	ldrb	r1, [r7, #-1]
   15664:	ldr	r0, [r0]
   15668:	ldrb	r0, [r0, r1, lsl #1]
   1566c:	mov	r1, #1
   15670:	and	r0, r0, #8
   15674:	eor	r4, r1, r0, lsr #3
   15678:	mov	r0, sl
   1567c:	mov	r5, sl
   15680:	bl	11750 <strlen@plt>
   15684:	ldrb	sl, [r7, r0]
   15688:	cmp	sl, #0
   1568c:	beq	156a8 <ftello64@plt+0x3dc0>
   15690:	bl	1172c <__ctype_b_loc@plt>
   15694:	ldr	r0, [r0]
   15698:	mov	r1, #1
   1569c:	ldrb	r0, [r0, sl, lsl #1]
   156a0:	and	r0, r0, #8
   156a4:	eor	r8, r1, r0, lsr #3
   156a8:	tst	r4, r8
   156ac:	bne	156f0 <ftello64@plt+0x3e08>
   156b0:	ldrb	r0, [r7], #1
   156b4:	ldr	r8, [sp]
   156b8:	mov	sl, r5
   156bc:	add	r5, sp, #12
   156c0:	cmp	r0, #0
   156c4:	mov	r4, r7
   156c8:	beq	156d8 <ftello64@plt+0x3df0>
   156cc:	ldrb	r0, [r4]
   156d0:	cmp	r0, #0
   156d4:	bne	15490 <ftello64@plt+0x3ba8>
   156d8:	mov	r4, #0
   156dc:	mov	r0, sl
   156e0:	bl	150fc <ftello64@plt+0x3814>
   156e4:	mov	r0, r4
   156e8:	sub	sp, fp, #28
   156ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   156f0:	mov	r4, #1
   156f4:	mov	sl, r5
   156f8:	b	156dc <ftello64@plt+0x3df4>
   156fc:	bl	118ac <abort@plt>
   15700:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15704:	add	fp, sp, #28
   15708:	sub	sp, sp, #12
   1570c:	mov	r8, r0
   15710:	mov	r4, r1
   15714:	mov	r0, #0
   15718:	mov	r2, #5
   1571c:	mov	sl, #0
   15720:	mov	r1, r8
   15724:	bl	11618 <dcgettext@plt>
   15728:	mov	r7, r0
   1572c:	bl	25964 <ftello64@plt+0x1407c>
   15730:	movw	r1, #32930	; 0x80a2
   15734:	mov	r6, r0
   15738:	movt	r1, #2
   1573c:	bl	25638 <ftello64@plt+0x13d50>
   15740:	cmp	r0, #0
   15744:	beq	157ec <ftello64@plt+0x3f04>
   15748:	movw	sl, #32930	; 0x80a2
   1574c:	mov	r0, r4
   15750:	mov	r2, r6
   15754:	str	r7, [sp, #8]
   15758:	movt	sl, #2
   1575c:	mov	r1, sl
   15760:	bl	24ec4 <ftello64@plt+0x135dc>
   15764:	mov	r5, r0
   15768:	mov	r0, r6
   1576c:	bl	11750 <strlen@plt>
   15770:	mov	r7, r0
   15774:	add	r0, r0, #11
   15778:	bl	249b8 <ftello64@plt+0x130d0>
   1577c:	mov	r1, r6
   15780:	mov	r2, r7
   15784:	mov	r9, r0
   15788:	bl	115c4 <memcpy@plt>
   1578c:	movw	r1, #32936	; 0x80a8
   15790:	add	r0, r9, r7
   15794:	mov	r2, #11
   15798:	movt	r1, #2
   1579c:	bl	115c4 <memcpy@plt>
   157a0:	mov	r0, r4
   157a4:	mov	r1, sl
   157a8:	mov	r2, r9
   157ac:	bl	24ec4 <ftello64@plt+0x135dc>
   157b0:	mov	sl, r0
   157b4:	mov	r0, r9
   157b8:	bl	150fc <ftello64@plt+0x3814>
   157bc:	mov	r4, #0
   157c0:	cmp	sl, #0
   157c4:	beq	157e4 <ftello64@plt+0x3efc>
   157c8:	mov	r0, sl
   157cc:	mov	r1, #63	; 0x3f
   157d0:	bl	1175c <strchr@plt>
   157d4:	cmp	r0, #0
   157d8:	beq	157f8 <ftello64@plt+0x3f10>
   157dc:	mov	r0, sl
   157e0:	bl	150fc <ftello64@plt+0x3814>
   157e4:	mov	sl, #0
   157e8:	b	157fc <ftello64@plt+0x3f14>
   157ec:	mov	r5, r4
   157f0:	mov	r9, #0
   157f4:	b	15804 <ftello64@plt+0x3f1c>
   157f8:	mov	r4, sl
   157fc:	ldr	r7, [sp, #8]
   15800:	mov	r9, r5
   15804:	cmp	r4, #0
   15808:	mov	r6, r4
   1580c:	mov	r0, r7
   15810:	mov	r1, r8
   15814:	moveq	r6, r8
   15818:	cmp	r5, #0
   1581c:	movne	r6, r5
   15820:	bl	11558 <strcmp@plt>
   15824:	cmp	r0, #0
   15828:	beq	1589c <ftello64@plt+0x3fb4>
   1582c:	mov	r0, r7
   15830:	mov	r1, r8
   15834:	bl	15448 <ftello64@plt+0x3b60>
   15838:	cmp	r0, #0
   1583c:	bne	15878 <ftello64@plt+0x3f90>
   15840:	cmp	r5, #0
   15844:	beq	1585c <ftello64@plt+0x3f74>
   15848:	mov	r0, r7
   1584c:	mov	r1, r5
   15850:	bl	15448 <ftello64@plt+0x3b60>
   15854:	cmp	r0, #0
   15858:	bne	15878 <ftello64@plt+0x3f90>
   1585c:	cmp	r4, #0
   15860:	beq	158cc <ftello64@plt+0x3fe4>
   15864:	mov	r0, r7
   15868:	mov	r1, r4
   1586c:	bl	15448 <ftello64@plt+0x3b60>
   15870:	cmp	r0, #0
   15874:	beq	158cc <ftello64@plt+0x3fe4>
   15878:	cmp	r9, #0
   1587c:	beq	15888 <ftello64@plt+0x3fa0>
   15880:	mov	r0, r9
   15884:	bl	150fc <ftello64@plt+0x3814>
   15888:	cmp	sl, #0
   1588c:	beq	15930 <ftello64@plt+0x4048>
   15890:	mov	r0, sl
   15894:	bl	150fc <ftello64@plt+0x3814>
   15898:	b	15930 <ftello64@plt+0x4048>
   1589c:	cmp	r9, #0
   158a0:	cmpne	r9, r6
   158a4:	beq	158b0 <ftello64@plt+0x3fc8>
   158a8:	mov	r0, r9
   158ac:	bl	150fc <ftello64@plt+0x3814>
   158b0:	cmp	sl, #0
   158b4:	cmpne	sl, r6
   158b8:	beq	158c4 <ftello64@plt+0x3fdc>
   158bc:	mov	r0, sl
   158c0:	bl	150fc <ftello64@plt+0x3814>
   158c4:	mov	r7, r6
   158c8:	b	15930 <ftello64@plt+0x4048>
   158cc:	mov	r0, r7
   158d0:	bl	11750 <strlen@plt>
   158d4:	mov	r4, r0
   158d8:	mov	r0, r6
   158dc:	bl	11750 <strlen@plt>
   158e0:	add	r0, r4, r0
   158e4:	add	r0, r0, #4
   158e8:	bl	249b8 <ftello64@plt+0x130d0>
   158ec:	movw	r3, #32922	; 0x809a
   158f0:	mov	r1, #1
   158f4:	mvn	r2, #0
   158f8:	mov	r4, r0
   158fc:	str	r7, [sp]
   15900:	str	r6, [sp, #4]
   15904:	movt	r3, #2
   15908:	bl	11780 <__sprintf_chk@plt>
   1590c:	cmp	r9, #0
   15910:	beq	1591c <ftello64@plt+0x4034>
   15914:	mov	r0, r9
   15918:	bl	150fc <ftello64@plt+0x3814>
   1591c:	cmp	sl, #0
   15920:	beq	1592c <ftello64@plt+0x4044>
   15924:	mov	r0, sl
   15928:	bl	150fc <ftello64@plt+0x3814>
   1592c:	mov	r7, r4
   15930:	mov	r0, r7
   15934:	sub	sp, fp, #28
   15938:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1593c:	push	{r4, r5, r6, sl, fp, lr}
   15940:	add	fp, sp, #16
   15944:	mov	r4, r0
   15948:	movw	r0, #38928	; 0x9810
   1594c:	movt	r0, #3
   15950:	cmp	r4, #0
   15954:	moveq	r4, r0
   15958:	bl	11768 <__errno_location@plt>
   1595c:	ldr	r6, [r0]
   15960:	mov	r5, r0
   15964:	mov	r0, r4
   15968:	mov	r1, #48	; 0x30
   1596c:	bl	24d08 <ftello64@plt+0x13420>
   15970:	str	r6, [r5]
   15974:	pop	{r4, r5, r6, sl, fp, pc}
   15978:	movw	r1, #38928	; 0x9810
   1597c:	cmp	r0, #0
   15980:	movt	r1, #3
   15984:	movne	r1, r0
   15988:	ldr	r0, [r1]
   1598c:	bx	lr
   15990:	movw	r2, #38928	; 0x9810
   15994:	cmp	r0, #0
   15998:	movt	r2, #3
   1599c:	movne	r2, r0
   159a0:	str	r1, [r2]
   159a4:	bx	lr
   159a8:	movw	r3, #38928	; 0x9810
   159ac:	cmp	r0, #0
   159b0:	movt	r3, #3
   159b4:	movne	r3, r0
   159b8:	ubfx	r0, r1, #5, #3
   159bc:	and	r1, r1, #31
   159c0:	add	r0, r3, r0, lsl #2
   159c4:	ldr	r3, [r0, #8]
   159c8:	eor	r2, r2, r3, lsr r1
   159cc:	and	r2, r2, #1
   159d0:	eor	r2, r3, r2, lsl r1
   159d4:	str	r2, [r0, #8]
   159d8:	mov	r0, #1
   159dc:	and	r0, r0, r3, lsr r1
   159e0:	bx	lr
   159e4:	movw	r2, #38928	; 0x9810
   159e8:	cmp	r0, #0
   159ec:	movt	r2, #3
   159f0:	movne	r2, r0
   159f4:	ldr	r0, [r2, #4]
   159f8:	str	r1, [r2, #4]
   159fc:	bx	lr
   15a00:	movw	r3, #38928	; 0x9810
   15a04:	cmp	r0, #0
   15a08:	movt	r3, #3
   15a0c:	movne	r3, r0
   15a10:	cmp	r1, #0
   15a14:	mov	r0, #10
   15a18:	cmpne	r2, #0
   15a1c:	str	r0, [r3]
   15a20:	bne	15a30 <ftello64@plt+0x4148>
   15a24:	push	{fp, lr}
   15a28:	mov	fp, sp
   15a2c:	bl	118ac <abort@plt>
   15a30:	str	r1, [r3, #40]	; 0x28
   15a34:	str	r2, [r3, #44]	; 0x2c
   15a38:	bx	lr
   15a3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15a40:	add	fp, sp, #28
   15a44:	sub	sp, sp, #20
   15a48:	mov	r7, r0
   15a4c:	ldr	r0, [fp, #8]
   15a50:	movw	r5, #38928	; 0x9810
   15a54:	mov	r8, r3
   15a58:	mov	r9, r2
   15a5c:	mov	sl, r1
   15a60:	movt	r5, #3
   15a64:	cmp	r0, #0
   15a68:	movne	r5, r0
   15a6c:	bl	11768 <__errno_location@plt>
   15a70:	mov	r4, r0
   15a74:	ldm	r5, {r0, r1}
   15a78:	ldr	r2, [r5, #40]	; 0x28
   15a7c:	ldr	r3, [r5, #44]	; 0x2c
   15a80:	add	r5, r5, #8
   15a84:	ldr	r6, [r4]
   15a88:	stm	sp, {r0, r1, r5}
   15a8c:	str	r2, [sp, #12]
   15a90:	str	r3, [sp, #16]
   15a94:	mov	r0, r7
   15a98:	mov	r1, sl
   15a9c:	mov	r2, r9
   15aa0:	mov	r3, r8
   15aa4:	bl	15ab4 <ftello64@plt+0x41cc>
   15aa8:	str	r6, [r4]
   15aac:	sub	sp, fp, #28
   15ab0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ab4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15ab8:	add	fp, sp, #28
   15abc:	sub	sp, sp, #156	; 0x9c
   15ac0:	str	r0, [fp, #-56]	; 0xffffffc8
   15ac4:	ldr	r0, [fp, #12]
   15ac8:	mov	r4, r1
   15acc:	str	r3, [sp, #80]	; 0x50
   15ad0:	str	r2, [fp, #-84]	; 0xffffffac
   15ad4:	and	r1, r0, #4
   15ad8:	str	r1, [sp, #24]
   15adc:	and	r1, r0, #1
   15ae0:	str	r1, [sp, #28]
   15ae4:	ubfx	r7, r0, #1, #1
   15ae8:	bl	11684 <__ctype_get_mb_cur_max@plt>
   15aec:	str	r0, [sp, #32]
   15af0:	ldr	r0, [fp, #24]
   15af4:	ldr	r9, [fp, #8]
   15af8:	mov	r2, #0
   15afc:	mov	r1, #0
   15b00:	mov	r5, #0
   15b04:	str	r2, [sp, #52]	; 0x34
   15b08:	mov	r2, #1
   15b0c:	str	r0, [sp, #72]	; 0x48
   15b10:	ldr	r0, [fp, #20]
   15b14:	str	r0, [sp, #64]	; 0x40
   15b18:	mov	r0, #0
   15b1c:	str	r0, [sp, #92]	; 0x5c
   15b20:	mov	r0, #0
   15b24:	str	r0, [fp, #-76]	; 0xffffffb4
   15b28:	mov	r0, #0
   15b2c:	cmp	r9, #10
   15b30:	str	r1, [sp, #68]	; 0x44
   15b34:	bhi	16b34 <ftello64@plt+0x524c>
   15b38:	add	r1, pc, #28
   15b3c:	ldr	ip, [fp, #-84]	; 0xffffffac
   15b40:	ldr	lr, [sp, #80]	; 0x50
   15b44:	mov	r6, r4
   15b48:	mov	r8, #0
   15b4c:	mov	r3, #1
   15b50:	mov	sl, #0
   15b54:	mov	r4, r2
   15b58:	ldr	pc, [r1, r9, lsl #2]
   15b5c:	andeq	r5, r1, ip, lsr #24
   15b60:	andeq	r5, r1, r8, ror #24
   15b64:	andeq	r5, r1, ip, lsr ip
   15b68:	andeq	r5, r1, r4, lsr #24
   15b6c:	andeq	r5, r1, ip, asr ip
   15b70:			; <UNDEFINED> instruction: 0x00015cb4
   15b74:	andeq	r5, r1, ip, asr #24
   15b78:	andeq	r5, r1, r4, lsl sp
   15b7c:	andeq	r5, r1, r8, lsl #23
   15b80:	andeq	r5, r1, r8, lsl #23
   15b84:			; <UNDEFINED> instruction: 0x00015bb0
   15b88:	movw	r0, #33028	; 0x8104
   15b8c:	mov	r1, r9
   15b90:	movt	r0, #2
   15b94:	bl	1729c <ftello64@plt+0x59b4>
   15b98:	str	r0, [sp, #64]	; 0x40
   15b9c:	movw	r0, #34755	; 0x87c3
   15ba0:	mov	r1, r9
   15ba4:	movt	r0, #2
   15ba8:	bl	1729c <ftello64@plt+0x59b4>
   15bac:	str	r0, [sp, #72]	; 0x48
   15bb0:	mov	r8, #0
   15bb4:	mov	sl, r7
   15bb8:	tst	r7, #1
   15bbc:	str	r5, [fp, #-48]	; 0xffffffd0
   15bc0:	bne	15bfc <ftello64@plt+0x4314>
   15bc4:	ldr	r0, [sp, #64]	; 0x40
   15bc8:	ldrb	r0, [r0]
   15bcc:	cmp	r0, #0
   15bd0:	beq	15bfc <ftello64@plt+0x4314>
   15bd4:	ldr	r1, [sp, #64]	; 0x40
   15bd8:	mov	r8, #0
   15bdc:	add	r1, r1, #1
   15be0:	cmp	r8, r6
   15be4:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   15be8:	strbcc	r0, [r2, r8]
   15bec:	ldrb	r0, [r1, r8]
   15bf0:	add	r8, r8, #1
   15bf4:	cmp	r0, #0
   15bf8:	bne	15be0 <ftello64@plt+0x42f8>
   15bfc:	ldr	r7, [sp, #72]	; 0x48
   15c00:	mov	r0, r7
   15c04:	bl	11750 <strlen@plt>
   15c08:	ldr	ip, [fp, #-84]	; 0xffffffac
   15c0c:	ldr	lr, [sp, #80]	; 0x50
   15c10:	ldr	r5, [fp, #-48]	; 0xffffffd0
   15c14:	str	r0, [fp, #-76]	; 0xffffffb4
   15c18:	str	r7, [sp, #92]	; 0x5c
   15c1c:	mov	r3, #1
   15c20:	b	15d14 <ftello64@plt+0x442c>
   15c24:	mov	r0, #1
   15c28:	b	15c68 <ftello64@plt+0x4380>
   15c2c:	mov	r9, #0
   15c30:	mov	r8, #0
   15c34:	mov	r3, r0
   15c38:	b	15d10 <ftello64@plt+0x4428>
   15c3c:	tst	r7, #1
   15c40:	bne	15c68 <ftello64@plt+0x4380>
   15c44:	mov	r3, r0
   15c48:	b	15c90 <ftello64@plt+0x43a8>
   15c4c:	mov	r0, #1
   15c50:	mov	r8, #0
   15c54:	mov	r9, #5
   15c58:	b	15cc8 <ftello64@plt+0x43e0>
   15c5c:	mov	r3, #1
   15c60:	tst	r7, #1
   15c64:	beq	15c90 <ftello64@plt+0x43a8>
   15c68:	mov	r1, #1
   15c6c:	mov	r8, #0
   15c70:	mov	r9, #2
   15c74:	mov	r3, r0
   15c78:	mov	sl, #1
   15c7c:	str	r1, [fp, #-76]	; 0xffffffb4
   15c80:	movw	r1, #34755	; 0x87c3
   15c84:	movt	r1, #2
   15c88:	str	r1, [sp, #92]	; 0x5c
   15c8c:	b	15d14 <ftello64@plt+0x442c>
   15c90:	cmp	r6, #0
   15c94:	mov	r8, #1
   15c98:	mov	r9, #2
   15c9c:	ldrne	r1, [fp, #-56]	; 0xffffffc8
   15ca0:	movne	r0, #39	; 0x27
   15ca4:	strbne	r0, [r1]
   15ca8:	movw	r0, #34755	; 0x87c3
   15cac:	movt	r0, #2
   15cb0:	b	15d04 <ftello64@plt+0x441c>
   15cb4:	mov	r9, #5
   15cb8:	tst	r7, #1
   15cbc:	beq	15ce4 <ftello64@plt+0x43fc>
   15cc0:	mov	r0, #1
   15cc4:	mov	r8, #0
   15cc8:	str	r0, [fp, #-76]	; 0xffffffb4
   15ccc:	movw	r0, #32321	; 0x7e41
   15cd0:	mov	r3, #1
   15cd4:	mov	sl, #1
   15cd8:	movt	r0, #2
   15cdc:	str	r0, [sp, #92]	; 0x5c
   15ce0:	b	15d14 <ftello64@plt+0x442c>
   15ce4:	cmp	r6, #0
   15ce8:	mov	r8, #1
   15cec:	mov	r3, #1
   15cf0:	ldrne	r1, [fp, #-56]	; 0xffffffc8
   15cf4:	movne	r0, #34	; 0x22
   15cf8:	strbne	r0, [r1]
   15cfc:	movw	r0, #32321	; 0x7e41
   15d00:	movt	r0, #2
   15d04:	str	r0, [sp, #92]	; 0x5c
   15d08:	mov	r0, #1
   15d0c:	str	r0, [fp, #-76]	; 0xffffffb4
   15d10:	mov	sl, #0
   15d14:	ldr	r0, [fp, #16]
   15d18:	mov	r7, #0
   15d1c:	str	r9, [fp, #-64]	; 0xffffffc0
   15d20:	str	sl, [fp, #-72]	; 0xffffffb8
   15d24:	str	r3, [sp, #84]	; 0x54
   15d28:	cmp	r0, #0
   15d2c:	movwne	r0, #1
   15d30:	and	r0, r0, sl
   15d34:	str	r0, [fp, #-88]	; 0xffffffa8
   15d38:	ldr	r0, [fp, #-76]	; 0xffffffb4
   15d3c:	cmp	r0, #0
   15d40:	movwne	r0, #1
   15d44:	subs	r2, r9, #2
   15d48:	and	r1, r0, sl
   15d4c:	str	r2, [fp, #-80]	; 0xffffffb0
   15d50:	and	r1, r3, r1
   15d54:	str	r1, [sp, #44]	; 0x2c
   15d58:	clz	r1, r2
   15d5c:	lsr	r1, r1, #5
   15d60:	and	r1, r1, sl
   15d64:	str	r1, [sp, #56]	; 0x38
   15d68:	mov	r1, r2
   15d6c:	eor	r2, sl, #1
   15d70:	movwne	r1, #1
   15d74:	str	r2, [sp, #88]	; 0x58
   15d78:	orr	r2, r1, r2
   15d7c:	and	r1, r1, r3
   15d80:	and	r0, r0, r1
   15d84:	str	r2, [sp, #60]	; 0x3c
   15d88:	str	r1, [fp, #-68]	; 0xffffffbc
   15d8c:	str	r0, [fp, #-60]	; 0xffffffc4
   15d90:	eor	r0, r3, #1
   15d94:	str	r0, [sp, #48]	; 0x30
   15d98:	cmn	lr, #1
   15d9c:	beq	15dac <ftello64@plt+0x44c4>
   15da0:	cmp	r7, lr
   15da4:	bne	15db8 <ftello64@plt+0x44d0>
   15da8:	b	16964 <ftello64@plt+0x507c>
   15dac:	ldrb	r0, [ip, r7]
   15db0:	cmp	r0, #0
   15db4:	beq	1696c <ftello64@plt+0x5084>
   15db8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   15dbc:	mov	r9, #0
   15dc0:	str	r5, [fp, #-48]	; 0xffffffd0
   15dc4:	str	r6, [fp, #-52]	; 0xffffffcc
   15dc8:	cmp	r0, #0
   15dcc:	beq	15e0c <ftello64@plt+0x4524>
   15dd0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   15dd4:	mov	r5, r4
   15dd8:	add	r4, r7, r0
   15ddc:	cmp	r0, #2
   15de0:	bcc	15dfc <ftello64@plt+0x4514>
   15de4:	cmn	lr, #1
   15de8:	bne	15dfc <ftello64@plt+0x4514>
   15dec:	mov	r0, ip
   15df0:	bl	11750 <strlen@plt>
   15df4:	ldr	ip, [fp, #-84]	; 0xffffffac
   15df8:	mov	lr, r0
   15dfc:	cmp	r4, lr
   15e00:	bls	15e14 <ftello64@plt+0x452c>
   15e04:	mov	r6, #0
   15e08:	b	15e54 <ftello64@plt+0x456c>
   15e0c:	mov	r6, #0
   15e10:	b	15e58 <ftello64@plt+0x4570>
   15e14:	ldr	r1, [sp, #92]	; 0x5c
   15e18:	ldr	r2, [fp, #-76]	; 0xffffffb4
   15e1c:	add	r0, ip, r7
   15e20:	mov	r4, lr
   15e24:	bl	11600 <memcmp@plt>
   15e28:	ldr	r2, [sp, #88]	; 0x58
   15e2c:	cmp	r0, #0
   15e30:	mov	r1, r0
   15e34:	movwne	r1, #1
   15e38:	orr	r1, r1, r2
   15e3c:	tst	r1, #1
   15e40:	beq	16a00 <ftello64@plt+0x5118>
   15e44:	ldr	ip, [fp, #-84]	; 0xffffffac
   15e48:	clz	r0, r0
   15e4c:	mov	lr, r4
   15e50:	lsr	r6, r0, #5
   15e54:	mov	r4, r5
   15e58:	ldrb	r5, [ip, r7]
   15e5c:	cmp	r5, #126	; 0x7e
   15e60:	bhi	16228 <ftello64@plt+0x4940>
   15e64:	add	r3, pc, #16
   15e68:	mov	sl, #1
   15e6c:	mov	r2, #110	; 0x6e
   15e70:	mov	r0, #97	; 0x61
   15e74:	mov	r1, #0
   15e78:	ldr	pc, [r3, r5, lsl #2]
   15e7c:	andeq	r6, r1, ip, lsl #2
   15e80:	andeq	r6, r1, r8, lsr #4
   15e84:	andeq	r6, r1, r8, lsr #4
   15e88:	andeq	r6, r1, r8, lsr #4
   15e8c:	andeq	r6, r1, r8, lsr #4
   15e90:	andeq	r6, r1, r8, lsr #4
   15e94:	andeq	r6, r1, r8, lsr #4
   15e98:	andeq	r6, r1, ip, asr #5
   15e9c:	andeq	r6, r1, ip, ror #1
   15ea0:	andeq	r6, r1, r4, ror #1
   15ea4:	strdeq	r6, [r1], -r8
   15ea8:	andeq	r6, r1, ip, ror r1
   15eac:	ldrdeq	r6, [r1], -ip
   15eb0:	strdeq	r6, [r1], -r4
   15eb4:	andeq	r6, r1, r8, lsr #4
   15eb8:	andeq	r6, r1, r8, lsr #4
   15ebc:	andeq	r6, r1, r8, lsr #4
   15ec0:	andeq	r6, r1, r8, lsr #4
   15ec4:	andeq	r6, r1, r8, lsr #4
   15ec8:	andeq	r6, r1, r8, lsr #4
   15ecc:	andeq	r6, r1, r8, lsr #4
   15ed0:	andeq	r6, r1, r8, lsr #4
   15ed4:	andeq	r6, r1, r8, lsr #4
   15ed8:	andeq	r6, r1, r8, lsr #4
   15edc:	andeq	r6, r1, r8, lsr #4
   15ee0:	andeq	r6, r1, r8, lsr #4
   15ee4:	andeq	r6, r1, r8, lsr #4
   15ee8:	andeq	r6, r1, r8, lsr #4
   15eec:	andeq	r6, r1, r8, lsr #4
   15ef0:	andeq	r6, r1, r8, lsr #4
   15ef4:	andeq	r6, r1, r8, lsr #4
   15ef8:	andeq	r6, r1, r8, lsr #4
   15efc:	andeq	r6, r1, ip, lsl #5
   15f00:	muleq	r1, r0, r2
   15f04:	muleq	r1, r0, r2
   15f08:	andeq	r6, r1, ip, lsl #1
   15f0c:	muleq	r1, r0, r2
   15f10:	andeq	r6, r1, r8, ror r0
   15f14:	muleq	r1, r0, r2
   15f18:	andeq	r6, r1, r4, lsl #3
   15f1c:	muleq	r1, r0, r2
   15f20:	muleq	r1, r0, r2
   15f24:	muleq	r1, r0, r2
   15f28:	andeq	r6, r1, r8, ror r0
   15f2c:	andeq	r6, r1, r8, ror r0
   15f30:	andeq	r6, r1, r8, ror r0
   15f34:	andeq	r6, r1, r8, ror r0
   15f38:	andeq	r6, r1, r8, ror r0
   15f3c:	andeq	r6, r1, r8, ror r0
   15f40:	andeq	r6, r1, r8, ror r0
   15f44:	andeq	r6, r1, r8, ror r0
   15f48:	andeq	r6, r1, r8, ror r0
   15f4c:	andeq	r6, r1, r8, ror r0
   15f50:	andeq	r6, r1, r8, ror r0
   15f54:	andeq	r6, r1, r8, ror r0
   15f58:	andeq	r6, r1, r8, ror r0
   15f5c:	andeq	r6, r1, r8, ror r0
   15f60:	andeq	r6, r1, r8, ror r0
   15f64:	andeq	r6, r1, r8, ror r0
   15f68:	muleq	r1, r0, r2
   15f6c:	muleq	r1, r0, r2
   15f70:	muleq	r1, r0, r2
   15f74:	muleq	r1, r0, r2
   15f78:	andeq	r6, r1, r0, asr r1
   15f7c:	andeq	r6, r1, r8, lsr #4
   15f80:	andeq	r6, r1, r8, ror r0
   15f84:	andeq	r6, r1, r8, ror r0
   15f88:	andeq	r6, r1, r8, ror r0
   15f8c:	andeq	r6, r1, r8, ror r0
   15f90:	andeq	r6, r1, r8, ror r0
   15f94:	andeq	r6, r1, r8, ror r0
   15f98:	andeq	r6, r1, r8, ror r0
   15f9c:	andeq	r6, r1, r8, ror r0
   15fa0:	andeq	r6, r1, r8, ror r0
   15fa4:	andeq	r6, r1, r8, ror r0
   15fa8:	andeq	r6, r1, r8, ror r0
   15fac:	andeq	r6, r1, r8, ror r0
   15fb0:	andeq	r6, r1, r8, ror r0
   15fb4:	andeq	r6, r1, r8, ror r0
   15fb8:	andeq	r6, r1, r8, ror r0
   15fbc:	andeq	r6, r1, r8, ror r0
   15fc0:	andeq	r6, r1, r8, ror r0
   15fc4:	andeq	r6, r1, r8, ror r0
   15fc8:	andeq	r6, r1, r8, ror r0
   15fcc:	andeq	r6, r1, r8, ror r0
   15fd0:	andeq	r6, r1, r8, ror r0
   15fd4:	andeq	r6, r1, r8, ror r0
   15fd8:	andeq	r6, r1, r8, ror r0
   15fdc:	andeq	r6, r1, r8, ror r0
   15fe0:	andeq	r6, r1, r8, ror r0
   15fe4:	andeq	r6, r1, r8, ror r0
   15fe8:	muleq	r1, r0, r2
   15fec:	strheq	r6, [r1], -r8
   15ff0:	andeq	r6, r1, r8, ror r0
   15ff4:	muleq	r1, r0, r2
   15ff8:	andeq	r6, r1, r8, ror r0
   15ffc:	muleq	r1, r0, r2
   16000:	andeq	r6, r1, r8, ror r0
   16004:	andeq	r6, r1, r8, ror r0
   16008:	andeq	r6, r1, r8, ror r0
   1600c:	andeq	r6, r1, r8, ror r0
   16010:	andeq	r6, r1, r8, ror r0
   16014:	andeq	r6, r1, r8, ror r0
   16018:	andeq	r6, r1, r8, ror r0
   1601c:	andeq	r6, r1, r8, ror r0
   16020:	andeq	r6, r1, r8, ror r0
   16024:	andeq	r6, r1, r8, ror r0
   16028:	andeq	r6, r1, r8, ror r0
   1602c:	andeq	r6, r1, r8, ror r0
   16030:	andeq	r6, r1, r8, ror r0
   16034:	andeq	r6, r1, r8, ror r0
   16038:	andeq	r6, r1, r8, ror r0
   1603c:	andeq	r6, r1, r8, ror r0
   16040:	andeq	r6, r1, r8, ror r0
   16044:	andeq	r6, r1, r8, ror r0
   16048:	andeq	r6, r1, r8, ror r0
   1604c:	andeq	r6, r1, r8, ror r0
   16050:	andeq	r6, r1, r8, ror r0
   16054:	andeq	r6, r1, r8, ror r0
   16058:	andeq	r6, r1, r8, ror r0
   1605c:	andeq	r6, r1, r8, ror r0
   16060:	andeq	r6, r1, r8, ror r0
   16064:	andeq	r6, r1, r8, ror r0
   16068:	muleq	r1, ip, r0
   1606c:	muleq	r1, r0, r2
   16070:	muleq	r1, ip, r0
   16074:	andeq	r6, r1, ip, lsl #1
   16078:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1607c:	cmp	r0, #0
   16080:	beq	162e0 <ftello64@plt+0x49f8>
   16084:	ldr	r0, [fp, #16]
   16088:	b	162e4 <ftello64@plt+0x49fc>
   1608c:	mov	sl, #0
   16090:	cmp	r7, #0
   16094:	bne	164fc <ftello64@plt+0x4c14>
   16098:	b	1628c <ftello64@plt+0x49a4>
   1609c:	mov	sl, #0
   160a0:	cmn	lr, #1
   160a4:	beq	16278 <ftello64@plt+0x4990>
   160a8:	cmp	r7, #0
   160ac:	cmpeq	lr, #1
   160b0:	bne	164fc <ftello64@plt+0x4c14>
   160b4:	b	1628c <ftello64@plt+0x49a4>
   160b8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   160bc:	cmp	r0, #2
   160c0:	bne	162b0 <ftello64@plt+0x49c8>
   160c4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   160c8:	tst	r0, #1
   160cc:	bne	16a1c <ftello64@plt+0x5134>
   160d0:	mov	r9, #0
   160d4:	mov	r0, #92	; 0x5c
   160d8:	b	162c4 <ftello64@plt+0x49dc>
   160dc:	mov	r0, #102	; 0x66
   160e0:	b	162cc <ftello64@plt+0x49e4>
   160e4:	mov	r2, #116	; 0x74
   160e8:	b	160f8 <ftello64@plt+0x4810>
   160ec:	mov	r0, #98	; 0x62
   160f0:	b	162cc <ftello64@plt+0x49e4>
   160f4:	mov	r2, #114	; 0x72
   160f8:	ldr	r0, [sp, #60]	; 0x3c
   160fc:	tst	r0, #1
   16100:	mov	r0, r2
   16104:	bne	162cc <ftello64@plt+0x49e4>
   16108:	b	16a1c <ftello64@plt+0x5134>
   1610c:	ldr	r0, [sp, #84]	; 0x54
   16110:	tst	r0, #1
   16114:	beq	163b8 <ftello64@plt+0x4ad0>
   16118:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1611c:	tst	r0, #1
   16120:	bne	16b24 <ftello64@plt+0x523c>
   16124:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16128:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1612c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   16130:	cmp	r0, #2
   16134:	ldr	r0, [fp, #-80]	; 0xffffffb0
   16138:	movwne	r0, #1
   1613c:	orr	r0, r0, r3
   16140:	tst	r0, #1
   16144:	beq	16838 <ftello64@plt+0x4f50>
   16148:	mov	r0, r8
   1614c:	b	16878 <ftello64@plt+0x4f90>
   16150:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16154:	mov	r9, #0
   16158:	mov	r5, #63	; 0x3f
   1615c:	cmp	r0, #5
   16160:	beq	16504 <ftello64@plt+0x4c1c>
   16164:	cmp	r0, #2
   16168:	bne	165c4 <ftello64@plt+0x4cdc>
   1616c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16170:	tst	r0, #1
   16174:	beq	165c8 <ftello64@plt+0x4ce0>
   16178:	b	16a1c <ftello64@plt+0x5134>
   1617c:	mov	r0, #118	; 0x76
   16180:	b	162cc <ftello64@plt+0x49e4>
   16184:	mov	r0, #1
   16188:	mov	r5, #39	; 0x27
   1618c:	str	r0, [sp, #52]	; 0x34
   16190:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16194:	cmp	r0, #2
   16198:	bne	16220 <ftello64@plt+0x4938>
   1619c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   161a0:	tst	r0, #1
   161a4:	bne	16a1c <ftello64@plt+0x5134>
   161a8:	ldr	r3, [sp, #68]	; 0x44
   161ac:	ldr	r2, [fp, #-52]	; 0xffffffcc
   161b0:	mov	r9, #0
   161b4:	clz	r1, r2
   161b8:	cmp	r3, #0
   161bc:	mov	r0, r3
   161c0:	movwne	r0, #1
   161c4:	lsr	r1, r1, #5
   161c8:	orrs	r0, r0, r1
   161cc:	moveq	r3, r2
   161d0:	moveq	r2, r0
   161d4:	cmp	r8, r2
   161d8:	str	r3, [sp, #68]	; 0x44
   161dc:	str	r2, [fp, #-52]	; 0xffffffcc
   161e0:	ldrcc	r1, [fp, #-56]	; 0xffffffc8
   161e4:	movcc	r0, #39	; 0x27
   161e8:	strbcc	r0, [r1, r8]
   161ec:	add	r0, r8, #1
   161f0:	cmp	r0, r2
   161f4:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   161f8:	movcc	r1, #92	; 0x5c
   161fc:	strbcc	r1, [r3, r0]
   16200:	add	r0, r8, #2
   16204:	add	r8, r8, #3
   16208:	cmp	r0, r2
   1620c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   16210:	movcc	r1, #39	; 0x27
   16214:	strbcc	r1, [r2, r0]
   16218:	mov	r0, #0
   1621c:	str	r0, [fp, #-48]	; 0xffffffd0
   16220:	mov	sl, #1
   16224:	b	16078 <ftello64@plt+0x4790>
   16228:	ldr	r0, [sp, #32]
   1622c:	cmp	r0, #1
   16230:	bne	163dc <ftello64@plt+0x4af4>
   16234:	str	lr, [sp, #80]	; 0x50
   16238:	bl	1172c <__ctype_b_loc@plt>
   1623c:	ldr	r0, [r0]
   16240:	ldr	ip, [fp, #-84]	; 0xffffffac
   16244:	mov	r1, #1
   16248:	add	r0, r0, r5, lsl #1
   1624c:	ldrb	r0, [r0, #1]
   16250:	ubfx	sl, r0, #6, #1
   16254:	ldr	r0, [sp, #48]	; 0x30
   16258:	mov	r2, r1
   1625c:	cmp	r1, #1
   16260:	orr	r0, sl, r0
   16264:	bhi	165d0 <ftello64@plt+0x4ce8>
   16268:	tst	r0, #1
   1626c:	beq	165d0 <ftello64@plt+0x4ce8>
   16270:	ldr	lr, [sp, #80]	; 0x50
   16274:	b	16078 <ftello64@plt+0x4790>
   16278:	cmp	r7, #0
   1627c:	bne	164f8 <ftello64@plt+0x4c10>
   16280:	ldrb	r0, [ip, #1]
   16284:	cmp	r0, #0
   16288:	bne	164f8 <ftello64@plt+0x4c10>
   1628c:	mov	r1, #1
   16290:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16294:	cmp	r0, #2
   16298:	bne	162a8 <ftello64@plt+0x49c0>
   1629c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   162a0:	tst	r0, #1
   162a4:	bne	16a1c <ftello64@plt+0x5134>
   162a8:	mov	sl, r1
   162ac:	b	16078 <ftello64@plt+0x4790>
   162b0:	ldr	r1, [sp, #44]	; 0x2c
   162b4:	mov	r9, #0
   162b8:	mov	r0, #92	; 0x5c
   162bc:	cmp	r1, #0
   162c0:	beq	162cc <ftello64@plt+0x49e4>
   162c4:	mov	sl, #0
   162c8:	b	167e4 <ftello64@plt+0x4efc>
   162cc:	ldr	r1, [sp, #84]	; 0x54
   162d0:	mov	sl, #0
   162d4:	mov	r9, #0
   162d8:	tst	r1, #1
   162dc:	bne	16318 <ftello64@plt+0x4a30>
   162e0:	ldr	r0, [fp, #-88]	; 0xffffffa8
   162e4:	cmp	r0, #0
   162e8:	mov	r0, r5
   162ec:	beq	16310 <ftello64@plt+0x4a28>
   162f0:	ldr	r1, [fp, #16]
   162f4:	ubfx	r0, r5, #5, #3
   162f8:	mov	r2, #1
   162fc:	ldr	r0, [r1, r0, lsl #2]
   16300:	and	r1, r5, #31
   16304:	tst	r0, r2, lsl r1
   16308:	mov	r0, r5
   1630c:	bne	16318 <ftello64@plt+0x4a30>
   16310:	cmp	r6, #0
   16314:	beq	167e4 <ftello64@plt+0x4efc>
   16318:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1631c:	ldr	r6, [fp, #-52]	; 0xffffffcc
   16320:	tst	r1, #1
   16324:	bne	169f8 <ftello64@plt+0x5110>
   16328:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1632c:	ldr	r5, [fp, #-48]	; 0xffffffd0
   16330:	cmp	r1, #2
   16334:	ldr	r1, [fp, #-80]	; 0xffffffb0
   16338:	movwne	r1, #1
   1633c:	orr	r1, r1, r5
   16340:	tst	r1, #1
   16344:	bne	16388 <ftello64@plt+0x4aa0>
   16348:	cmp	r8, r6
   1634c:	mov	r5, #1
   16350:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   16354:	movcc	r1, #39	; 0x27
   16358:	strbcc	r1, [r2, r8]
   1635c:	add	r1, r8, #1
   16360:	cmp	r1, r6
   16364:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   16368:	movcc	r2, #36	; 0x24
   1636c:	strbcc	r2, [r3, r1]
   16370:	add	r1, r8, #2
   16374:	add	r8, r8, #3
   16378:	cmp	r1, r6
   1637c:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   16380:	movcc	r2, #39	; 0x27
   16384:	strbcc	r2, [r3, r1]
   16388:	cmp	r8, r6
   1638c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   16390:	movcc	r1, #92	; 0x5c
   16394:	strbcc	r1, [r2, r8]
   16398:	add	r8, r8, #1
   1639c:	cmp	r8, r6
   163a0:	and	r4, r4, sl
   163a4:	ldrcc	r1, [fp, #-56]	; 0xffffffc8
   163a8:	strbcc	r0, [r1, r8]
   163ac:	add	r8, r8, #1
   163b0:	add	r7, r7, #1
   163b4:	b	15d98 <ftello64@plt+0x44b0>
   163b8:	ldr	r0, [sp, #28]
   163bc:	mov	sl, #0
   163c0:	mov	r9, #0
   163c4:	mov	r5, #0
   163c8:	cmp	r0, #0
   163cc:	beq	162e0 <ftello64@plt+0x49f8>
   163d0:	ldr	r6, [fp, #-52]	; 0xffffffcc
   163d4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   163d8:	b	163b0 <ftello64@plt+0x4ac8>
   163dc:	mov	r0, #0
   163e0:	cmn	lr, #1
   163e4:	str	r6, [sp, #76]	; 0x4c
   163e8:	str	r4, [sp, #20]
   163ec:	str	r0, [fp, #-36]	; 0xffffffdc
   163f0:	str	r0, [fp, #-40]	; 0xffffffd8
   163f4:	bne	16408 <ftello64@plt+0x4b20>
   163f8:	mov	r0, ip
   163fc:	bl	11750 <strlen@plt>
   16400:	ldr	ip, [fp, #-84]	; 0xffffffac
   16404:	mov	lr, r0
   16408:	add	r0, ip, r7
   1640c:	mov	sl, #1
   16410:	mov	r6, #0
   16414:	sub	r4, fp, #40	; 0x28
   16418:	str	lr, [sp, #80]	; 0x50
   1641c:	str	r0, [sp, #36]	; 0x24
   16420:	str	r6, [sp, #40]	; 0x28
   16424:	add	r6, r6, r7
   16428:	sub	r0, fp, #44	; 0x2c
   1642c:	mov	r3, r4
   16430:	add	r1, ip, r6
   16434:	sub	r2, lr, r6
   16438:	bl	25bf4 <ftello64@plt+0x1430c>
   1643c:	cmp	r0, #0
   16440:	beq	1694c <ftello64@plt+0x5064>
   16444:	cmn	r0, #1
   16448:	beq	1690c <ftello64@plt+0x5024>
   1644c:	ldr	lr, [sp, #80]	; 0x50
   16450:	cmn	r0, #2
   16454:	beq	16914 <ftello64@plt+0x502c>
   16458:	ldr	r2, [sp, #56]	; 0x38
   1645c:	cmp	r0, #2
   16460:	mov	r1, #0
   16464:	movwcc	r1, #1
   16468:	eor	r2, r2, #1
   1646c:	orrs	r1, r2, r1
   16470:	bne	164bc <ftello64@plt+0x4bd4>
   16474:	ldr	r1, [sp, #40]	; 0x28
   16478:	ldr	r2, [sp, #36]	; 0x24
   1647c:	add	ip, r2, r1
   16480:	mov	r2, #1
   16484:	ldrb	r3, [ip, r2]
   16488:	sub	r6, r3, #94	; 0x5e
   1648c:	cmp	r6, #30
   16490:	bhi	164a4 <ftello64@plt+0x4bbc>
   16494:	mov	r4, #1
   16498:	mov	r1, #1073741829	; 0x40000005
   1649c:	tst	r1, r4, lsl r6
   164a0:	bne	16a18 <ftello64@plt+0x5130>
   164a4:	sub	r3, r3, #91	; 0x5b
   164a8:	cmp	r3, #2
   164ac:	bcc	16a18 <ftello64@plt+0x5130>
   164b0:	add	r2, r2, #1
   164b4:	cmp	r2, r0
   164b8:	bcc	16484 <ftello64@plt+0x4b9c>
   164bc:	ldr	r6, [sp, #40]	; 0x28
   164c0:	add	r6, r0, r6
   164c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   164c8:	bl	11660 <iswprint@plt>
   164cc:	cmp	r0, #0
   164d0:	sub	r4, fp, #40	; 0x28
   164d4:	movwne	r0, #1
   164d8:	and	sl, sl, r0
   164dc:	mov	r0, r4
   164e0:	bl	115f4 <mbsinit@plt>
   164e4:	ldr	lr, [sp, #80]	; 0x50
   164e8:	ldr	ip, [fp, #-84]	; 0xffffffac
   164ec:	cmp	r0, #0
   164f0:	beq	16420 <ftello64@plt+0x4b38>
   164f4:	b	16954 <ftello64@plt+0x506c>
   164f8:	mvn	lr, #0
   164fc:	mov	r9, #0
   16500:	b	16078 <ftello64@plt+0x4790>
   16504:	ldr	r0, [sp, #24]
   16508:	cmp	r0, #0
   1650c:	beq	165c4 <ftello64@plt+0x4cdc>
   16510:	add	r0, r7, #2
   16514:	cmp	r0, lr
   16518:	bcs	165c4 <ftello64@plt+0x4cdc>
   1651c:	add	r1, ip, r7
   16520:	ldrb	r1, [r1, #1]
   16524:	cmp	r1, #63	; 0x3f
   16528:	bne	165c4 <ftello64@plt+0x4cdc>
   1652c:	ldrb	r5, [ip, r0]
   16530:	sub	r1, r5, #33	; 0x21
   16534:	cmp	r1, #29
   16538:	bhi	165c4 <ftello64@plt+0x4cdc>
   1653c:	movw	r3, #20929	; 0x51c1
   16540:	mov	r2, #1
   16544:	movt	r3, #14336	; 0x3800
   16548:	tst	r3, r2, lsl r1
   1654c:	beq	165c4 <ftello64@plt+0x4cdc>
   16550:	ldr	r1, [fp, #-72]	; 0xffffffb8
   16554:	tst	r1, #1
   16558:	bne	16b2c <ftello64@plt+0x5244>
   1655c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   16560:	mov	r7, r0
   16564:	cmp	r8, r1
   16568:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   1656c:	movcc	r1, #63	; 0x3f
   16570:	strbcc	r1, [r2, r8]
   16574:	ldr	r2, [fp, #-52]	; 0xffffffcc
   16578:	add	r1, r8, #1
   1657c:	cmp	r1, r2
   16580:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   16584:	movcc	r2, #34	; 0x22
   16588:	strbcc	r2, [r3, r1]
   1658c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   16590:	add	r1, r8, #2
   16594:	cmp	r1, r2
   16598:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   1659c:	movcc	r2, #34	; 0x22
   165a0:	strbcc	r2, [r3, r1]
   165a4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   165a8:	add	r1, r8, #3
   165ac:	add	r8, r8, #4
   165b0:	cmp	r1, r2
   165b4:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   165b8:	movcc	r2, #63	; 0x3f
   165bc:	strbcc	r2, [r3, r1]
   165c0:	b	165c8 <ftello64@plt+0x4ce0>
   165c4:	mov	r5, #63	; 0x3f
   165c8:	mov	sl, #0
   165cc:	b	16078 <ftello64@plt+0x4790>
   165d0:	str	r0, [sp, #40]	; 0x28
   165d4:	add	r0, r2, r7
   165d8:	str	r6, [sp, #76]	; 0x4c
   165dc:	add	r1, r7, #1
   165e0:	ldr	lr, [sp, #80]	; 0x50
   165e4:	ldr	r7, [fp, #-64]	; 0xffffffc0
   165e8:	ldr	r6, [fp, #-52]	; 0xffffffcc
   165ec:	mov	r3, #0
   165f0:	str	r0, [sp, #36]	; 0x24
   165f4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   165f8:	b	1668c <ftello64@plt+0x4da4>
   165fc:	str	r0, [sp, #76]	; 0x4c
   16600:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16604:	cmp	r9, #0
   16608:	movwne	r9, #1
   1660c:	mvn	r7, r0
   16610:	orr	r7, r7, r9
   16614:	tst	r7, #1
   16618:	bne	16668 <ftello64@plt+0x4d80>
   1661c:	ldr	r6, [fp, #-52]	; 0xffffffcc
   16620:	cmp	r8, r6
   16624:	bcs	1663c <ftello64@plt+0x4d54>
   16628:	ldr	r7, [fp, #-56]	; 0xffffffc8
   1662c:	mov	r2, r4
   16630:	mov	r4, #39	; 0x27
   16634:	strb	r4, [r7, r8]
   16638:	mov	r4, r2
   1663c:	add	r7, r8, #1
   16640:	cmp	r7, r6
   16644:	bcs	1665c <ftello64@plt+0x4d74>
   16648:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1664c:	mov	r2, r4
   16650:	mov	r4, #39	; 0x27
   16654:	strb	r4, [r0, r7]
   16658:	mov	r4, r2
   1665c:	add	r8, r8, #2
   16660:	mov	r0, #0
   16664:	b	16670 <ftello64@plt+0x4d88>
   16668:	ldr	r6, [fp, #-52]	; 0xffffffcc
   1666c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16670:	cmp	r8, r6
   16674:	ldr	r7, [fp, #-64]	; 0xffffffc0
   16678:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   1667c:	strbcc	r5, [r2, r8]
   16680:	add	r8, r8, #1
   16684:	ldrb	r5, [ip, r1]
   16688:	add	r1, r1, #1
   1668c:	ldr	r2, [sp, #40]	; 0x28
   16690:	tst	r2, #1
   16694:	beq	166d0 <ftello64@plt+0x4de8>
   16698:	ldr	r2, [sp, #76]	; 0x4c
   1669c:	str	r0, [fp, #-48]	; 0xffffffd0
   166a0:	tst	r2, #1
   166a4:	beq	166c8 <ftello64@plt+0x4de0>
   166a8:	cmp	r8, r6
   166ac:	bcs	166c4 <ftello64@plt+0x4ddc>
   166b0:	ldr	r6, [fp, #-56]	; 0xffffffc8
   166b4:	mov	r2, r4
   166b8:	mov	r4, #92	; 0x5c
   166bc:	strb	r4, [r6, r8]
   166c0:	mov	r4, r2
   166c4:	add	r8, r8, #1
   166c8:	mov	r0, #0
   166cc:	b	167c4 <ftello64@plt+0x4edc>
   166d0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   166d4:	tst	r2, #1
   166d8:	bne	16a24 <ftello64@plt+0x513c>
   166dc:	ldr	r3, [fp, #-80]	; 0xffffffb0
   166e0:	cmp	r7, #2
   166e4:	movwne	r3, #1
   166e8:	orr	r3, r3, r0
   166ec:	tst	r3, #1
   166f0:	bne	1674c <ftello64@plt+0x4e64>
   166f4:	cmp	r8, r6
   166f8:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   166fc:	movcc	r3, #39	; 0x27
   16700:	strbcc	r3, [r2, r8]
   16704:	add	r3, r8, #1
   16708:	cmp	r3, r6
   1670c:	bcs	16724 <ftello64@plt+0x4e3c>
   16710:	ldr	r2, [fp, #-56]	; 0xffffffc8
   16714:	mov	r7, r4
   16718:	mov	r4, #36	; 0x24
   1671c:	strb	r4, [r2, r3]
   16720:	mov	r4, r7
   16724:	add	r3, r8, #2
   16728:	cmp	r3, r6
   1672c:	bcs	16744 <ftello64@plt+0x4e5c>
   16730:	ldr	r2, [fp, #-56]	; 0xffffffc8
   16734:	mov	r7, r4
   16738:	mov	r4, #39	; 0x27
   1673c:	strb	r4, [r2, r3]
   16740:	mov	r4, r7
   16744:	add	r8, r8, #3
   16748:	mov	r0, #1
   1674c:	cmp	r8, r6
   16750:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   16754:	movcc	r3, #92	; 0x5c
   16758:	strbcc	r3, [r2, r8]
   1675c:	add	r3, r8, #1
   16760:	cmp	r3, r6
   16764:	bcs	16784 <ftello64@plt+0x4e9c>
   16768:	mov	r2, r4
   1676c:	and	r7, r5, #192	; 0xc0
   16770:	mov	r4, #48	; 0x30
   16774:	orr	r7, r4, r7, lsr #6
   16778:	mov	r4, r2
   1677c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   16780:	strb	r7, [r2, r3]
   16784:	add	r3, r8, #2
   16788:	cmp	r3, r6
   1678c:	bcs	167ac <ftello64@plt+0x4ec4>
   16790:	ldr	r2, [fp, #-56]	; 0xffffffc8
   16794:	mov	r6, r4
   16798:	lsr	r7, r5, #3
   1679c:	mov	r4, #6
   167a0:	bfi	r7, r4, #3, #29
   167a4:	mov	r4, r6
   167a8:	strb	r7, [r2, r3]
   167ac:	str	r0, [fp, #-48]	; 0xffffffd0
   167b0:	ldr	r0, [sp, #76]	; 0x4c
   167b4:	mov	r3, #6
   167b8:	add	r8, r8, #3
   167bc:	bfi	r5, r3, #3, #29
   167c0:	mov	r3, #1
   167c4:	ldr	r2, [sp, #36]	; 0x24
   167c8:	and	r9, r3, #1
   167cc:	cmp	r2, r1
   167d0:	bhi	165fc <ftello64@plt+0x4d14>
   167d4:	cmp	r9, #0
   167d8:	sub	r7, r1, #1
   167dc:	mov	r0, r5
   167e0:	movwne	r9, #1
   167e4:	cmp	r9, #0
   167e8:	bne	1682c <ftello64@plt+0x4f44>
   167ec:	ldr	r5, [fp, #-48]	; 0xffffffd0
   167f0:	ldr	r6, [fp, #-52]	; 0xffffffcc
   167f4:	tst	r5, #1
   167f8:	beq	1639c <ftello64@plt+0x4ab4>
   167fc:	cmp	r8, r6
   16800:	mov	r5, #0
   16804:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   16808:	movcc	r1, #39	; 0x27
   1680c:	strbcc	r1, [r2, r8]
   16810:	add	r1, r8, #1
   16814:	add	r8, r8, #2
   16818:	cmp	r1, r6
   1681c:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   16820:	movcc	r2, #39	; 0x27
   16824:	strbcc	r2, [r3, r1]
   16828:	b	1639c <ftello64@plt+0x4ab4>
   1682c:	ldr	r6, [fp, #-52]	; 0xffffffcc
   16830:	ldr	r5, [fp, #-48]	; 0xffffffd0
   16834:	b	1639c <ftello64@plt+0x4ab4>
   16838:	cmp	r8, r1
   1683c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   16840:	movcc	r0, #39	; 0x27
   16844:	strbcc	r0, [r2, r8]
   16848:	add	r0, r8, #1
   1684c:	cmp	r0, r1
   16850:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   16854:	movcc	r2, #36	; 0x24
   16858:	strbcc	r2, [r3, r0]
   1685c:	add	r0, r8, #2
   16860:	cmp	r0, r1
   16864:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   16868:	movcc	r2, #39	; 0x27
   1686c:	strbcc	r2, [r3, r0]
   16870:	add	r0, r8, #3
   16874:	mov	r3, #1
   16878:	cmp	r0, r1
   1687c:	add	r8, r0, #1
   16880:	str	r3, [fp, #-48]	; 0xffffffd0
   16884:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   16888:	movcc	r1, #92	; 0x5c
   1688c:	strbcc	r1, [r2, r0]
   16890:	ldr	r1, [fp, #-64]	; 0xffffffc0
   16894:	cmp	r1, #2
   16898:	beq	168fc <ftello64@plt+0x5014>
   1689c:	add	r1, r7, #1
   168a0:	mov	sl, #0
   168a4:	mov	r9, #1
   168a8:	mov	r5, #48	; 0x30
   168ac:	cmp	r1, lr
   168b0:	bcs	16078 <ftello64@plt+0x4790>
   168b4:	ldrb	r1, [ip, r1]
   168b8:	sub	r1, r1, #48	; 0x30
   168bc:	uxtb	r1, r1
   168c0:	cmp	r1, #9
   168c4:	bhi	16078 <ftello64@plt+0x4790>
   168c8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   168cc:	cmp	r8, r1
   168d0:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   168d4:	movcc	r1, #48	; 0x30
   168d8:	strbcc	r1, [r2, r8]
   168dc:	ldr	r2, [fp, #-52]	; 0xffffffcc
   168e0:	add	r1, r0, #2
   168e4:	add	r8, r0, #3
   168e8:	cmp	r1, r2
   168ec:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   168f0:	movcc	r2, #48	; 0x30
   168f4:	strbcc	r2, [r3, r1]
   168f8:	b	16078 <ftello64@plt+0x4790>
   168fc:	mov	r0, #48	; 0x30
   16900:	mov	r9, #1
   16904:	mov	sl, #0
   16908:	b	16310 <ftello64@plt+0x4a28>
   1690c:	mov	sl, #0
   16910:	b	1694c <ftello64@plt+0x5064>
   16914:	mov	sl, #0
   16918:	cmp	lr, r6
   1691c:	bls	1694c <ftello64@plt+0x5064>
   16920:	ldr	ip, [fp, #-84]	; 0xffffffac
   16924:	ldr	r6, [sp, #40]	; 0x28
   16928:	ldr	r0, [sp, #36]	; 0x24
   1692c:	ldrb	r0, [r0, r6]
   16930:	cmp	r0, #0
   16934:	beq	16954 <ftello64@plt+0x506c>
   16938:	add	r6, r6, #1
   1693c:	add	r0, r7, r6
   16940:	cmp	r0, lr
   16944:	bcc	16928 <ftello64@plt+0x5040>
   16948:	b	16954 <ftello64@plt+0x506c>
   1694c:	ldr	ip, [fp, #-84]	; 0xffffffac
   16950:	ldr	r6, [sp, #40]	; 0x28
   16954:	mov	r1, r6
   16958:	ldr	r4, [sp, #20]
   1695c:	ldr	r6, [sp, #76]	; 0x4c
   16960:	b	16254 <ftello64@plt+0x496c>
   16964:	mov	lr, r7
   16968:	b	16970 <ftello64@plt+0x5088>
   1696c:	mvn	lr, #0
   16970:	ldr	r9, [fp, #-64]	; 0xffffffc0
   16974:	ldr	r1, [fp, #-72]	; 0xffffffb8
   16978:	eor	r0, r9, #2
   1697c:	orr	r0, r0, r8
   16980:	clz	r0, r0
   16984:	lsr	r0, r0, #5
   16988:	tst	r1, r0
   1698c:	bne	16a88 <ftello64@plt+0x51a0>
   16990:	mov	r0, r1
   16994:	ldr	r1, [fp, #-80]	; 0xffffffb0
   16998:	cmp	r9, #2
   1699c:	movwne	r1, #1
   169a0:	orr	r0, r0, r1
   169a4:	tst	r0, #1
   169a8:	bne	16ac8 <ftello64@plt+0x51e0>
   169ac:	ldr	r0, [sp, #52]	; 0x34
   169b0:	ldr	r1, [sp, #68]	; 0x44
   169b4:	str	lr, [sp, #80]	; 0x50
   169b8:	eor	r0, r0, #1
   169bc:	tst	r0, #1
   169c0:	bne	16ac8 <ftello64@plt+0x51e0>
   169c4:	tst	r4, #1
   169c8:	bne	16a90 <ftello64@plt+0x51a8>
   169cc:	mov	r7, #0
   169d0:	cmp	r1, #0
   169d4:	beq	16ac0 <ftello64@plt+0x51d8>
   169d8:	ldr	r0, [sp, #84]	; 0x54
   169dc:	mov	r3, #0
   169e0:	cmp	r6, #0
   169e4:	mov	r2, #0
   169e8:	mov	r4, r1
   169ec:	str	r3, [fp, #-72]	; 0xffffffb8
   169f0:	beq	15b2c <ftello64@plt+0x4244>
   169f4:	b	16ac8 <ftello64@plt+0x51e0>
   169f8:	ldr	r7, [fp, #-64]	; 0xffffffc0
   169fc:	b	16a24 <ftello64@plt+0x513c>
   16a00:	ldr	ip, [fp, #-84]	; 0xffffffac
   16a04:	mov	r2, #1
   16a08:	mov	lr, r4
   16a0c:	ldr	r7, [fp, #-64]	; 0xffffffc0
   16a10:	ldr	r6, [fp, #-52]	; 0xffffffcc
   16a14:	b	16a28 <ftello64@plt+0x5140>
   16a18:	ldr	ip, [fp, #-84]	; 0xffffffac
   16a1c:	mov	r7, #2
   16a20:	ldr	r6, [fp, #-52]	; 0xffffffcc
   16a24:	ldr	r2, [sp, #84]	; 0x54
   16a28:	mov	r0, #0
   16a2c:	ldr	r1, [fp, #12]
   16a30:	tst	r2, #1
   16a34:	mov	r2, r7
   16a38:	mov	r3, lr
   16a3c:	str	r0, [sp, #8]
   16a40:	ldr	r0, [sp, #64]	; 0x40
   16a44:	movwne	r2, #4
   16a48:	cmp	r7, #2
   16a4c:	movne	r2, r7
   16a50:	str	r2, [sp]
   16a54:	mov	r2, ip
   16a58:	bic	r1, r1, #2
   16a5c:	str	r0, [sp, #12]
   16a60:	ldr	r0, [sp, #72]	; 0x48
   16a64:	str	r1, [sp, #4]
   16a68:	mov	r1, r6
   16a6c:	str	r0, [sp, #16]
   16a70:	ldr	r0, [fp, #-56]	; 0xffffffc8
   16a74:	bl	15ab4 <ftello64@plt+0x41cc>
   16a78:	mov	r8, r0
   16a7c:	mov	r0, r8
   16a80:	sub	sp, fp, #28
   16a84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16a88:	mov	r7, #2
   16a8c:	b	16a24 <ftello64@plt+0x513c>
   16a90:	mov	r0, #5
   16a94:	ldr	r2, [fp, #-84]	; 0xffffffac
   16a98:	ldr	r3, [sp, #80]	; 0x50
   16a9c:	str	r0, [sp]
   16aa0:	ldr	r0, [fp, #12]
   16aa4:	str	r0, [sp, #4]
   16aa8:	ldr	r0, [fp, #16]
   16aac:	str	r0, [sp, #8]
   16ab0:	ldr	r0, [sp, #64]	; 0x40
   16ab4:	str	r0, [sp, #12]
   16ab8:	ldr	r0, [sp, #72]	; 0x48
   16abc:	b	16a6c <ftello64@plt+0x5184>
   16ac0:	mov	r0, #0
   16ac4:	str	r0, [fp, #-72]	; 0xffffffb8
   16ac8:	ldr	r1, [sp, #92]	; 0x5c
   16acc:	cmp	r1, #0
   16ad0:	beq	16b10 <ftello64@plt+0x5228>
   16ad4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16ad8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   16adc:	tst	r0, #1
   16ae0:	bne	16b14 <ftello64@plt+0x522c>
   16ae4:	ldrb	r0, [r1]
   16ae8:	cmp	r0, #0
   16aec:	beq	16b14 <ftello64@plt+0x522c>
   16af0:	add	r1, r1, #1
   16af4:	cmp	r8, r6
   16af8:	strbcc	r0, [r2, r8]
   16afc:	add	r8, r8, #1
   16b00:	ldrb	r0, [r1], #1
   16b04:	cmp	r0, #0
   16b08:	bne	16af4 <ftello64@plt+0x520c>
   16b0c:	b	16b14 <ftello64@plt+0x522c>
   16b10:	ldr	r2, [fp, #-56]	; 0xffffffc8
   16b14:	cmp	r8, r6
   16b18:	movcc	r0, #0
   16b1c:	strbcc	r0, [r2, r8]
   16b20:	b	16a7c <ftello64@plt+0x5194>
   16b24:	mov	r2, #1
   16b28:	b	16a0c <ftello64@plt+0x5124>
   16b2c:	mov	r7, #5
   16b30:	b	16a20 <ftello64@plt+0x5138>
   16b34:	bl	118ac <abort@plt>
   16b38:	mov	r3, r2
   16b3c:	mov	r2, #0
   16b40:	b	16b44 <ftello64@plt+0x525c>
   16b44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16b48:	add	fp, sp, #28
   16b4c:	sub	sp, sp, #36	; 0x24
   16b50:	movw	r8, #38928	; 0x9810
   16b54:	cmp	r3, #0
   16b58:	mov	r4, r2
   16b5c:	str	r2, [sp, #24]
   16b60:	mov	r5, r1
   16b64:	mov	r6, r0
   16b68:	str	r0, [sp, #20]
   16b6c:	movt	r8, #3
   16b70:	movne	r8, r3
   16b74:	bl	11768 <__errno_location@plt>
   16b78:	str	r0, [sp, #28]
   16b7c:	cmp	r4, #0
   16b80:	add	sl, r8, #8
   16b84:	ldm	r8, {r3, r9}
   16b88:	ldr	r7, [r0]
   16b8c:	ldr	r1, [r8, #40]	; 0x28
   16b90:	ldr	r2, [r8, #44]	; 0x2c
   16b94:	mov	r0, #0
   16b98:	orreq	r9, r9, #1
   16b9c:	str	r7, [sp, #32]
   16ba0:	mov	r7, r5
   16ba4:	stm	sp, {r3, r9, sl}
   16ba8:	str	r1, [sp, #12]
   16bac:	str	r2, [sp, #16]
   16bb0:	mov	r1, #0
   16bb4:	mov	r2, r6
   16bb8:	mov	r3, r5
   16bbc:	bl	15ab4 <ftello64@plt+0x41cc>
   16bc0:	add	r4, r0, #1
   16bc4:	mov	r5, r0
   16bc8:	mov	r0, r4
   16bcc:	bl	249e8 <ftello64@plt+0x13100>
   16bd0:	mov	r6, r0
   16bd4:	ldr	r0, [r8]
   16bd8:	ldr	r2, [r8, #44]	; 0x2c
   16bdc:	ldr	r1, [r8, #40]	; 0x28
   16be0:	mov	r3, r7
   16be4:	stm	sp, {r0, r9, sl}
   16be8:	str	r2, [sp, #16]
   16bec:	str	r1, [sp, #12]
   16bf0:	mov	r0, r6
   16bf4:	mov	r1, r4
   16bf8:	ldr	r2, [sp, #20]
   16bfc:	bl	15ab4 <ftello64@plt+0x41cc>
   16c00:	ldr	r0, [sp, #24]
   16c04:	ldr	r1, [sp, #32]
   16c08:	ldr	r2, [sp, #28]
   16c0c:	cmp	r0, #0
   16c10:	str	r1, [r2]
   16c14:	strne	r5, [r0]
   16c18:	mov	r0, r6
   16c1c:	sub	sp, fp, #28
   16c20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16c24:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16c28:	add	fp, sp, #24
   16c2c:	movw	r5, #37268	; 0x9194
   16c30:	movw	r8, #37264	; 0x9190
   16c34:	movt	r5, #3
   16c38:	movt	r8, #3
   16c3c:	ldr	r0, [r5]
   16c40:	ldr	r4, [r8]
   16c44:	cmp	r0, #2
   16c48:	blt	16c74 <ftello64@plt+0x538c>
   16c4c:	add	r7, r4, #12
   16c50:	mov	r6, #0
   16c54:	ldr	r0, [r7, r6, lsl #3]
   16c58:	bl	150fc <ftello64@plt+0x3814>
   16c5c:	ldr	r1, [r5]
   16c60:	add	r2, r6, #2
   16c64:	add	r0, r6, #1
   16c68:	mov	r6, r0
   16c6c:	cmp	r2, r1
   16c70:	blt	16c54 <ftello64@plt+0x536c>
   16c74:	ldr	r0, [r4, #4]
   16c78:	movw	r7, #38976	; 0x9840
   16c7c:	movt	r7, #3
   16c80:	cmp	r0, r7
   16c84:	beq	16c9c <ftello64@plt+0x53b4>
   16c88:	bl	150fc <ftello64@plt+0x3814>
   16c8c:	movw	r0, #37272	; 0x9198
   16c90:	mov	r6, #256	; 0x100
   16c94:	movt	r0, #3
   16c98:	strd	r6, [r0]
   16c9c:	movw	r6, #37272	; 0x9198
   16ca0:	movt	r6, #3
   16ca4:	cmp	r4, r6
   16ca8:	beq	16cb8 <ftello64@plt+0x53d0>
   16cac:	mov	r0, r4
   16cb0:	bl	150fc <ftello64@plt+0x3814>
   16cb4:	str	r6, [r8]
   16cb8:	mov	r0, #1
   16cbc:	str	r0, [r5]
   16cc0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16cc4:	movw	r3, #38928	; 0x9810
   16cc8:	mvn	r2, #0
   16ccc:	movt	r3, #3
   16cd0:	b	16cd4 <ftello64@plt+0x53ec>
   16cd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16cd8:	add	fp, sp, #28
   16cdc:	sub	sp, sp, #44	; 0x2c
   16ce0:	mov	r7, r3
   16ce4:	str	r2, [sp, #36]	; 0x24
   16ce8:	str	r1, [sp, #32]
   16cec:	mov	r5, r0
   16cf0:	bl	11768 <__errno_location@plt>
   16cf4:	cmp	r5, #0
   16cf8:	blt	16e64 <ftello64@plt+0x557c>
   16cfc:	cmn	r5, #-2147483647	; 0x80000001
   16d00:	beq	16e64 <ftello64@plt+0x557c>
   16d04:	movw	r8, #37268	; 0x9194
   16d08:	movw	r4, #37264	; 0x9190
   16d0c:	str	r0, [sp, #28]
   16d10:	ldr	r0, [r0]
   16d14:	movt	r8, #3
   16d18:	movt	r4, #3
   16d1c:	ldr	r1, [r8]
   16d20:	ldr	r6, [r4]
   16d24:	str	r0, [sp, #24]
   16d28:	cmp	r1, r5
   16d2c:	ble	16d38 <ftello64@plt+0x5450>
   16d30:	mov	sl, r6
   16d34:	b	16da0 <ftello64@plt+0x54b8>
   16d38:	movw	r9, #37272	; 0x9198
   16d3c:	mov	r0, #8
   16d40:	add	r2, r5, #1
   16d44:	str	r1, [fp, #-32]	; 0xffffffe0
   16d48:	mvn	r3, #-2147483648	; 0x80000000
   16d4c:	movt	r9, #3
   16d50:	str	r0, [sp]
   16d54:	sub	r2, r2, r1
   16d58:	sub	r1, fp, #32
   16d5c:	subs	r0, r6, r9
   16d60:	movne	r0, r6
   16d64:	bl	24b18 <ftello64@plt+0x13230>
   16d68:	cmp	r6, r9
   16d6c:	mov	sl, r0
   16d70:	str	r0, [r4]
   16d74:	ldrdeq	r0, [r9]
   16d78:	stmeq	sl, {r0, r1}
   16d7c:	ldr	r1, [r8]
   16d80:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16d84:	add	r0, sl, r1, lsl #3
   16d88:	sub	r1, r2, r1
   16d8c:	lsl	r2, r1, #3
   16d90:	mov	r1, #0
   16d94:	bl	117a4 <memset@plt>
   16d98:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16d9c:	str	r0, [r8]
   16da0:	mov	r9, sl
   16da4:	ldr	r6, [r9, r5, lsl #3]!
   16da8:	ldr	r4, [r9, #4]!
   16dac:	ldm	r7, {r0, r1}
   16db0:	ldr	r2, [r7, #40]	; 0x28
   16db4:	ldr	r3, [r7, #44]	; 0x2c
   16db8:	orr	r8, r1, #1
   16dbc:	add	r1, r7, #8
   16dc0:	stm	sp, {r0, r8}
   16dc4:	add	r0, sp, #8
   16dc8:	str	r1, [sp, #20]
   16dcc:	stm	r0, {r1, r2, r3}
   16dd0:	mov	r0, r4
   16dd4:	mov	r1, r6
   16dd8:	ldr	r2, [sp, #32]
   16ddc:	ldr	r3, [sp, #36]	; 0x24
   16de0:	bl	15ab4 <ftello64@plt+0x41cc>
   16de4:	cmp	r6, r0
   16de8:	bhi	16e4c <ftello64@plt+0x5564>
   16dec:	add	r6, r0, #1
   16df0:	movw	r0, #38976	; 0x9840
   16df4:	movt	r0, #3
   16df8:	str	r6, [sl, r5, lsl #3]
   16dfc:	cmp	r4, r0
   16e00:	beq	16e0c <ftello64@plt+0x5524>
   16e04:	mov	r0, r4
   16e08:	bl	150fc <ftello64@plt+0x3814>
   16e0c:	mov	r0, r6
   16e10:	bl	249e8 <ftello64@plt+0x13100>
   16e14:	str	r0, [r9]
   16e18:	mov	r4, r0
   16e1c:	add	r3, sp, #8
   16e20:	ldr	r0, [r7]
   16e24:	ldr	r1, [r7, #40]	; 0x28
   16e28:	ldr	r2, [r7, #44]	; 0x2c
   16e2c:	stm	sp, {r0, r8}
   16e30:	ldr	r0, [sp, #20]
   16e34:	stm	r3, {r0, r1, r2}
   16e38:	mov	r0, r4
   16e3c:	mov	r1, r6
   16e40:	ldr	r2, [sp, #32]
   16e44:	ldr	r3, [sp, #36]	; 0x24
   16e48:	bl	15ab4 <ftello64@plt+0x41cc>
   16e4c:	ldr	r0, [sp, #28]
   16e50:	ldr	r1, [sp, #24]
   16e54:	str	r1, [r0]
   16e58:	mov	r0, r4
   16e5c:	sub	sp, fp, #28
   16e60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16e64:	bl	118ac <abort@plt>
   16e68:	movw	r3, #38928	; 0x9810
   16e6c:	movt	r3, #3
   16e70:	b	16cd4 <ftello64@plt+0x53ec>
   16e74:	movw	r3, #38928	; 0x9810
   16e78:	mov	r1, r0
   16e7c:	mov	r0, #0
   16e80:	mvn	r2, #0
   16e84:	movt	r3, #3
   16e88:	b	16cd4 <ftello64@plt+0x53ec>
   16e8c:	movw	r3, #38928	; 0x9810
   16e90:	mov	r2, r1
   16e94:	mov	r1, r0
   16e98:	mov	r0, #0
   16e9c:	movt	r3, #3
   16ea0:	b	16cd4 <ftello64@plt+0x53ec>
   16ea4:	push	{fp, lr}
   16ea8:	mov	fp, sp
   16eac:	sub	sp, sp, #48	; 0x30
   16eb0:	vmov.i32	q8, #0	; 0x00000000
   16eb4:	mov	ip, #32
   16eb8:	mov	r3, sp
   16ebc:	mov	lr, r2
   16ec0:	cmp	r1, #10
   16ec4:	add	r2, r3, #16
   16ec8:	vst1.64	{d16-d17}, [r3], ip
   16ecc:	vst1.64	{d16-d17}, [r3]
   16ed0:	vst1.64	{d16-d17}, [r2]
   16ed4:	beq	16ef4 <ftello64@plt+0x560c>
   16ed8:	str	r1, [sp]
   16edc:	mov	r3, sp
   16ee0:	mov	r1, lr
   16ee4:	mvn	r2, #0
   16ee8:	bl	16cd4 <ftello64@plt+0x53ec>
   16eec:	mov	sp, fp
   16ef0:	pop	{fp, pc}
   16ef4:	bl	118ac <abort@plt>
   16ef8:	push	{r4, sl, fp, lr}
   16efc:	add	fp, sp, #8
   16f00:	sub	sp, sp, #48	; 0x30
   16f04:	mov	ip, r3
   16f08:	mov	r3, sp
   16f0c:	vmov.i32	q8, #0	; 0x00000000
   16f10:	mov	lr, #32
   16f14:	cmp	r1, #10
   16f18:	add	r4, r3, #16
   16f1c:	vst1.64	{d16-d17}, [r3], lr
   16f20:	vst1.64	{d16-d17}, [r3]
   16f24:	vst1.64	{d16-d17}, [r4]
   16f28:	beq	16f48 <ftello64@plt+0x5660>
   16f2c:	str	r1, [sp]
   16f30:	mov	r1, r2
   16f34:	mov	r3, sp
   16f38:	mov	r2, ip
   16f3c:	bl	16cd4 <ftello64@plt+0x53ec>
   16f40:	sub	sp, fp, #8
   16f44:	pop	{r4, sl, fp, pc}
   16f48:	bl	118ac <abort@plt>
   16f4c:	mov	r2, r1
   16f50:	mov	r1, r0
   16f54:	mov	r0, #0
   16f58:	b	16ea4 <ftello64@plt+0x55bc>
   16f5c:	mov	r3, r2
   16f60:	mov	r2, r1
   16f64:	mov	r1, r0
   16f68:	mov	r0, #0
   16f6c:	b	16ef8 <ftello64@plt+0x5610>
   16f70:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16f74:	add	fp, sp, #24
   16f78:	sub	sp, sp, #48	; 0x30
   16f7c:	movw	r8, #38928	; 0x9810
   16f80:	mov	lr, r0
   16f84:	mov	r3, sp
   16f88:	mov	ip, r1
   16f8c:	movt	r8, #3
   16f90:	mov	r1, r3
   16f94:	ldm	r8!, {r0, r4, r5, r6, r7, r9}
   16f98:	stmia	r1!, {r0, r4, r5, r6, r7, r9}
   16f9c:	ldm	r8, {r0, r4, r5, r6, r7, r9}
   16fa0:	stm	r1, {r0, r4, r5, r6, r7, r9}
   16fa4:	ubfx	r0, r2, #5, #3
   16fa8:	and	r2, r2, #31
   16fac:	mov	r4, #1
   16fb0:	add	r0, r3, r0, lsl #2
   16fb4:	ldr	r1, [r0, #8]
   16fb8:	bic	r4, r4, r1, lsr r2
   16fbc:	eor	r1, r1, r4, lsl r2
   16fc0:	mov	r2, ip
   16fc4:	str	r1, [r0, #8]
   16fc8:	mov	r0, #0
   16fcc:	mov	r1, lr
   16fd0:	bl	16cd4 <ftello64@plt+0x53ec>
   16fd4:	sub	sp, fp, #24
   16fd8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16fdc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16fe0:	add	fp, sp, #24
   16fe4:	sub	sp, sp, #48	; 0x30
   16fe8:	movw	lr, #38928	; 0x9810
   16fec:	mov	ip, r0
   16ff0:	mov	r3, sp
   16ff4:	movt	lr, #3
   16ff8:	mov	r2, r3
   16ffc:	ldm	lr!, {r0, r4, r5, r6, r7, r8}
   17000:	stmia	r2!, {r0, r4, r5, r6, r7, r8}
   17004:	ldm	lr, {r0, r4, r5, r6, r7, r8}
   17008:	stm	r2, {r0, r4, r5, r6, r7, r8}
   1700c:	ubfx	r0, r1, #5, #3
   17010:	and	r1, r1, #31
   17014:	mov	r7, #1
   17018:	add	r0, r3, r0, lsl #2
   1701c:	ldr	r2, [r0, #8]
   17020:	bic	r7, r7, r2, lsr r1
   17024:	eor	r1, r2, r7, lsl r1
   17028:	mvn	r2, #0
   1702c:	str	r1, [r0, #8]
   17030:	mov	r0, #0
   17034:	mov	r1, ip
   17038:	bl	16cd4 <ftello64@plt+0x53ec>
   1703c:	sub	sp, fp, #24
   17040:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17044:	push	{r4, r5, r6, r7, fp, lr}
   17048:	add	fp, sp, #16
   1704c:	sub	sp, sp, #48	; 0x30
   17050:	movw	lr, #38928	; 0x9810
   17054:	mov	ip, r0
   17058:	mov	r3, sp
   1705c:	movt	lr, #3
   17060:	mov	r2, r3
   17064:	ldm	lr!, {r0, r1, r4, r5, r6, r7}
   17068:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   1706c:	ldm	lr, {r0, r1, r4, r5, r6, r7}
   17070:	stm	r2, {r0, r1, r4, r5, r6, r7}
   17074:	mov	r1, ip
   17078:	mvn	r2, #0
   1707c:	ldr	r0, [sp, #12]
   17080:	orr	r0, r0, #67108864	; 0x4000000
   17084:	str	r0, [sp, #12]
   17088:	mov	r0, #0
   1708c:	bl	16cd4 <ftello64@plt+0x53ec>
   17090:	sub	sp, fp, #16
   17094:	pop	{r4, r5, r6, r7, fp, pc}
   17098:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1709c:	add	fp, sp, #24
   170a0:	sub	sp, sp, #48	; 0x30
   170a4:	movw	r8, #38928	; 0x9810
   170a8:	mov	ip, r1
   170ac:	mov	lr, r0
   170b0:	mov	r3, sp
   170b4:	movt	r8, #3
   170b8:	mov	r2, r3
   170bc:	ldm	r8!, {r0, r1, r4, r5, r6, r7}
   170c0:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   170c4:	ldm	r8, {r0, r1, r4, r5, r6, r7}
   170c8:	stm	r2, {r0, r1, r4, r5, r6, r7}
   170cc:	mov	r1, lr
   170d0:	mov	r2, ip
   170d4:	ldr	r0, [sp, #12]
   170d8:	orr	r0, r0, #67108864	; 0x4000000
   170dc:	str	r0, [sp, #12]
   170e0:	mov	r0, #0
   170e4:	bl	16cd4 <ftello64@plt+0x53ec>
   170e8:	sub	sp, fp, #24
   170ec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   170f0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   170f4:	add	fp, sp, #24
   170f8:	sub	sp, sp, #96	; 0x60
   170fc:	mov	lr, sp
   17100:	vmov.i32	q8, #0	; 0x00000000
   17104:	mov	ip, r2
   17108:	cmp	r1, #10
   1710c:	add	r3, lr, #16
   17110:	mov	r2, lr
   17114:	vst1.64	{d16-d17}, [r3]
   17118:	mov	r3, #28
   1711c:	vst1.64	{d16-d17}, [r2], r3
   17120:	vst1.32	{d16-d17}, [r2]
   17124:	beq	17164 <ftello64@plt+0x587c>
   17128:	str	r1, [sp, #48]	; 0x30
   1712c:	add	r3, sp, #48	; 0x30
   17130:	ldm	lr!, {r2, r4, r5, r6, r7}
   17134:	add	r1, r3, #4
   17138:	stmia	r1!, {r2, r4, r5, r6, r7}
   1713c:	ldm	lr, {r2, r4, r5, r6, r7, r8}
   17140:	stm	r1, {r2, r4, r5, r6, r7, r8}
   17144:	mvn	r2, #0
   17148:	ldr	r1, [sp, #60]	; 0x3c
   1714c:	orr	r1, r1, #67108864	; 0x4000000
   17150:	str	r1, [sp, #60]	; 0x3c
   17154:	mov	r1, ip
   17158:	bl	16cd4 <ftello64@plt+0x53ec>
   1715c:	sub	sp, fp, #24
   17160:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17164:	bl	118ac <abort@plt>
   17168:	push	{fp, lr}
   1716c:	mov	fp, sp
   17170:	sub	sp, sp, #8
   17174:	mvn	ip, #0
   17178:	str	ip, [sp]
   1717c:	bl	17188 <ftello64@plt+0x58a0>
   17180:	mov	sp, fp
   17184:	pop	{fp, pc}
   17188:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1718c:	add	fp, sp, #24
   17190:	sub	sp, sp, #48	; 0x30
   17194:	movw	ip, #38928	; 0x9810
   17198:	mov	lr, r3
   1719c:	mov	r3, sp
   171a0:	cmp	r1, #0
   171a4:	movt	ip, #3
   171a8:	cmpne	r2, #0
   171ac:	ldm	ip!, {r4, r5, r6, r7, r8, r9}
   171b0:	stmia	r3!, {r4, r5, r6, r7, r8, r9}
   171b4:	ldm	ip, {r4, r5, r6, r7, r8, r9}
   171b8:	stm	r3, {r4, r5, r6, r7, r8, r9}
   171bc:	mov	r3, #10
   171c0:	str	r3, [sp]
   171c4:	bne	171cc <ftello64@plt+0x58e4>
   171c8:	bl	118ac <abort@plt>
   171cc:	ldr	ip, [fp, #8]
   171d0:	str	r2, [sp, #44]	; 0x2c
   171d4:	str	r1, [sp, #40]	; 0x28
   171d8:	mov	r3, sp
   171dc:	mov	r1, lr
   171e0:	mov	r2, ip
   171e4:	bl	16cd4 <ftello64@plt+0x53ec>
   171e8:	sub	sp, fp, #24
   171ec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   171f0:	push	{fp, lr}
   171f4:	mov	fp, sp
   171f8:	sub	sp, sp, #8
   171fc:	mov	r3, r2
   17200:	mov	r2, r1
   17204:	mov	r1, r0
   17208:	mvn	r0, #0
   1720c:	str	r0, [sp]
   17210:	mov	r0, #0
   17214:	bl	17188 <ftello64@plt+0x58a0>
   17218:	mov	sp, fp
   1721c:	pop	{fp, pc}
   17220:	push	{fp, lr}
   17224:	mov	fp, sp
   17228:	sub	sp, sp, #8
   1722c:	mov	ip, r2
   17230:	mov	r2, r1
   17234:	mov	r1, r0
   17238:	str	r3, [sp]
   1723c:	mov	r0, #0
   17240:	mov	r3, ip
   17244:	bl	17188 <ftello64@plt+0x58a0>
   17248:	mov	sp, fp
   1724c:	pop	{fp, pc}
   17250:	movw	r3, #37280	; 0x91a0
   17254:	movt	r3, #3
   17258:	b	16cd4 <ftello64@plt+0x53ec>
   1725c:	movw	r3, #37280	; 0x91a0
   17260:	mov	r2, r1
   17264:	mov	r1, r0
   17268:	mov	r0, #0
   1726c:	movt	r3, #3
   17270:	b	16cd4 <ftello64@plt+0x53ec>
   17274:	movw	r3, #37280	; 0x91a0
   17278:	mvn	r2, #0
   1727c:	movt	r3, #3
   17280:	b	16cd4 <ftello64@plt+0x53ec>
   17284:	movw	r3, #37280	; 0x91a0
   17288:	mov	r1, r0
   1728c:	mov	r0, #0
   17290:	mvn	r2, #0
   17294:	movt	r3, #3
   17298:	b	16cd4 <ftello64@plt+0x53ec>
   1729c:	push	{r4, r5, fp, lr}
   172a0:	add	fp, sp, #8
   172a4:	mov	r5, r0
   172a8:	mov	r4, r1
   172ac:	mov	r0, #0
   172b0:	mov	r2, #5
   172b4:	mov	r1, r5
   172b8:	bl	11618 <dcgettext@plt>
   172bc:	cmp	r0, r5
   172c0:	popne	{r4, r5, fp, pc}
   172c4:	bl	25964 <ftello64@plt+0x1407c>
   172c8:	ldrb	r1, [r0]
   172cc:	and	r1, r1, #223	; 0xdf
   172d0:	cmp	r1, #71	; 0x47
   172d4:	beq	1733c <ftello64@plt+0x5a54>
   172d8:	cmp	r1, #85	; 0x55
   172dc:	bne	17360 <ftello64@plt+0x5a78>
   172e0:	ldrb	r1, [r0, #1]
   172e4:	and	r1, r1, #223	; 0xdf
   172e8:	cmp	r1, #84	; 0x54
   172ec:	bne	17360 <ftello64@plt+0x5a78>
   172f0:	ldrb	r1, [r0, #2]
   172f4:	and	r1, r1, #223	; 0xdf
   172f8:	cmp	r1, #70	; 0x46
   172fc:	ldrbeq	r1, [r0, #3]
   17300:	cmpeq	r1, #45	; 0x2d
   17304:	bne	17360 <ftello64@plt+0x5a78>
   17308:	ldrb	r1, [r0, #4]
   1730c:	cmp	r1, #56	; 0x38
   17310:	ldrbeq	r0, [r0, #5]
   17314:	cmpeq	r0, #0
   17318:	bne	17360 <ftello64@plt+0x5a78>
   1731c:	ldrb	r1, [r5]
   17320:	movw	r2, #33030	; 0x8106
   17324:	movw	r0, #33034	; 0x810a
   17328:	movt	r2, #2
   1732c:	movt	r0, #2
   17330:	cmp	r1, #96	; 0x60
   17334:	moveq	r0, r2
   17338:	pop	{r4, r5, fp, pc}
   1733c:	ldrb	r1, [r0, #1]
   17340:	and	r1, r1, #223	; 0xdf
   17344:	cmp	r1, #66	; 0x42
   17348:	bne	17360 <ftello64@plt+0x5a78>
   1734c:	ldrb	r1, [r0, #2]
   17350:	cmp	r1, #49	; 0x31
   17354:	ldrbeq	r1, [r0, #3]
   17358:	cmpeq	r1, #56	; 0x38
   1735c:	beq	1737c <ftello64@plt+0x5a94>
   17360:	movw	r1, #32321	; 0x7e41
   17364:	movw	r0, #34755	; 0x87c3
   17368:	cmp	r4, #9
   1736c:	movt	r1, #2
   17370:	movt	r0, #2
   17374:	moveq	r0, r1
   17378:	pop	{r4, r5, fp, pc}
   1737c:	ldrb	r1, [r0, #4]
   17380:	cmp	r1, #48	; 0x30
   17384:	ldrbeq	r1, [r0, #5]
   17388:	cmpeq	r1, #51	; 0x33
   1738c:	bne	17360 <ftello64@plt+0x5a78>
   17390:	ldrb	r1, [r0, #6]
   17394:	cmp	r1, #48	; 0x30
   17398:	ldrbeq	r0, [r0, #7]
   1739c:	cmpeq	r0, #0
   173a0:	bne	17360 <ftello64@plt+0x5a78>
   173a4:	ldrb	r1, [r5]
   173a8:	movw	r2, #33038	; 0x810e
   173ac:	movw	r0, #33042	; 0x8112
   173b0:	movt	r2, #2
   173b4:	movt	r0, #2
   173b8:	b	17330 <ftello64@plt+0x5a48>
   173bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   173c0:	add	fp, sp, #28
   173c4:	sub	sp, sp, #116	; 0x74
   173c8:	mov	r8, r2
   173cc:	mov	r9, r1
   173d0:	mov	r4, r0
   173d4:	bl	117c8 <fileno@plt>
   173d8:	add	r1, sp, #8
   173dc:	bl	2742c <ftello64@plt+0x15b44>
   173e0:	mov	r6, #8192	; 0x2000
   173e4:	cmp	r0, #0
   173e8:	blt	17450 <ftello64@plt+0x5b68>
   173ec:	ldr	r0, [sp, #24]
   173f0:	and	r0, r0, #61440	; 0xf000
   173f4:	cmp	r0, #32768	; 0x8000
   173f8:	bne	17450 <ftello64@plt+0x5b68>
   173fc:	mov	r0, r4
   17400:	bl	118e8 <ftello64@plt>
   17404:	cmp	r1, #0
   17408:	blt	17450 <ftello64@plt+0x5b68>
   1740c:	ldr	r2, [sp, #56]	; 0x38
   17410:	ldr	r3, [sp, #60]	; 0x3c
   17414:	subs	r7, r0, r2
   17418:	sbcs	r7, r1, r3
   1741c:	bge	17450 <ftello64@plt+0x5b68>
   17420:	subs	r0, r2, r0
   17424:	mvn	r2, #-2147483647	; 0x80000001
   17428:	sbc	r1, r3, r1
   1742c:	subs	r2, r2, r0
   17430:	rscs	r1, r1, #0
   17434:	bge	1744c <ftello64@plt+0x5b64>
   17438:	bl	11768 <__errno_location@plt>
   1743c:	mov	r1, #12
   17440:	mov	r7, #0
   17444:	str	r1, [r0]
   17448:	b	17660 <ftello64@plt+0x5d78>
   1744c:	add	r6, r0, #1
   17450:	mov	r0, r6
   17454:	bl	255b8 <ftello64@plt+0x13cd0>
   17458:	mov	r7, #0
   1745c:	cmp	r0, #0
   17460:	beq	17660 <ftello64@plt+0x5d78>
   17464:	mov	r1, #1
   17468:	mov	r2, r6
   1746c:	mov	r3, r4
   17470:	mov	r5, r0
   17474:	str	r8, [sp]
   17478:	bl	11690 <fread@plt>
   1747c:	cmp	r0, r6
   17480:	str	r9, [sp, #4]
   17484:	bne	17538 <ftello64@plt+0x5c50>
   17488:	and	r8, r9, #2
   1748c:	mov	r7, r6
   17490:	cmn	r7, #-2147483647	; 0x80000001
   17494:	beq	1759c <ftello64@plt+0x5cb4>
   17498:	mvn	r0, #-2147483648	; 0x80000000
   1749c:	mvn	r9, #-2147483648	; 0x80000000
   174a0:	eor	r0, r0, r7, lsr #1
   174a4:	cmp	r7, r0
   174a8:	addcc	r9, r7, r7, lsr #1
   174ac:	cmp	r8, #0
   174b0:	bne	174d0 <ftello64@plt+0x5be8>
   174b4:	mov	r0, r5
   174b8:	mov	r1, r9
   174bc:	bl	255e8 <ftello64@plt+0x13d00>
   174c0:	mov	sl, r0
   174c4:	cmp	r0, #0
   174c8:	bne	17508 <ftello64@plt+0x5c20>
   174cc:	b	175d8 <ftello64@plt+0x5cf0>
   174d0:	mov	r0, r9
   174d4:	bl	255b8 <ftello64@plt+0x13cd0>
   174d8:	cmp	r0, #0
   174dc:	beq	175ec <ftello64@plt+0x5d04>
   174e0:	mov	r1, r5
   174e4:	mov	r2, r7
   174e8:	mov	sl, r0
   174ec:	bl	115c4 <memcpy@plt>
   174f0:	mov	r0, r5
   174f4:	mov	r1, r7
   174f8:	mvn	r2, #0
   174fc:	bl	11834 <__explicit_bzero_chk@plt>
   17500:	mov	r0, r5
   17504:	bl	150fc <ftello64@plt+0x3814>
   17508:	sub	r5, r9, r6
   1750c:	add	r0, sl, r6
   17510:	mov	r1, #1
   17514:	mov	r3, r4
   17518:	mov	r2, r5
   1751c:	bl	11690 <fread@plt>
   17520:	cmp	r0, r5
   17524:	add	r6, r0, r6
   17528:	mov	r5, sl
   1752c:	mov	r7, r9
   17530:	beq	17490 <ftello64@plt+0x5ba8>
   17534:	b	17544 <ftello64@plt+0x5c5c>
   17538:	mov	r9, r6
   1753c:	mov	sl, r5
   17540:	mov	r6, r0
   17544:	mov	r0, r4
   17548:	bl	115ac <ferror@plt>
   1754c:	cmp	r0, #0
   17550:	beq	17568 <ftello64@plt+0x5c80>
   17554:	ldr	r0, [sp, #4]
   17558:	and	r8, r0, #2
   1755c:	bl	11768 <__errno_location@plt>
   17560:	ldr	r4, [r0]
   17564:	b	175a8 <ftello64@plt+0x5cc0>
   17568:	sub	r0, r9, #1
   1756c:	cmp	r6, r0
   17570:	bcs	1764c <ftello64@plt+0x5d64>
   17574:	ldr	r0, [sp, #4]
   17578:	add	r1, r6, #1
   1757c:	tst	r0, #2
   17580:	bne	17600 <ftello64@plt+0x5d18>
   17584:	mov	r0, sl
   17588:	bl	255e8 <ftello64@plt+0x13d00>
   1758c:	mov	r7, r0
   17590:	cmp	r0, #0
   17594:	moveq	r7, sl
   17598:	b	17650 <ftello64@plt+0x5d68>
   1759c:	mov	r4, #12
   175a0:	mov	sl, r5
   175a4:	mvn	r9, #-2147483648	; 0x80000000
   175a8:	cmp	r8, #0
   175ac:	mov	r7, #0
   175b0:	beq	175c4 <ftello64@plt+0x5cdc>
   175b4:	mov	r0, sl
   175b8:	mov	r1, r9
   175bc:	mvn	r2, #0
   175c0:	bl	11834 <__explicit_bzero_chk@plt>
   175c4:	mov	r0, sl
   175c8:	bl	150fc <ftello64@plt+0x3814>
   175cc:	bl	11768 <__errno_location@plt>
   175d0:	str	r4, [r0]
   175d4:	b	17660 <ftello64@plt+0x5d78>
   175d8:	bl	11768 <__errno_location@plt>
   175dc:	ldr	r4, [r0]
   175e0:	mov	sl, r5
   175e4:	mov	r7, #0
   175e8:	b	175c4 <ftello64@plt+0x5cdc>
   175ec:	bl	11768 <__errno_location@plt>
   175f0:	ldr	r4, [r0]
   175f4:	mov	sl, r5
   175f8:	mov	r7, #0
   175fc:	b	175b4 <ftello64@plt+0x5ccc>
   17600:	mov	r0, r1
   17604:	bl	255b8 <ftello64@plt+0x13cd0>
   17608:	cmp	r0, #0
   1760c:	beq	1763c <ftello64@plt+0x5d54>
   17610:	mov	r1, sl
   17614:	mov	r2, r6
   17618:	mov	r7, r0
   1761c:	bl	115c4 <memcpy@plt>
   17620:	mov	r0, sl
   17624:	mov	r1, r9
   17628:	mvn	r2, #0
   1762c:	bl	11834 <__explicit_bzero_chk@plt>
   17630:	mov	r0, sl
   17634:	bl	150fc <ftello64@plt+0x3814>
   17638:	b	17650 <ftello64@plt+0x5d68>
   1763c:	add	r0, sl, r6
   17640:	sub	r1, r9, r6
   17644:	mvn	r2, #0
   17648:	bl	11834 <__explicit_bzero_chk@plt>
   1764c:	mov	r7, sl
   17650:	ldr	r1, [sp]
   17654:	mov	r0, #0
   17658:	strb	r0, [r7, r6]
   1765c:	str	r6, [r1]
   17660:	mov	r0, r7
   17664:	sub	sp, fp, #28
   17668:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1766c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17670:	add	fp, sp, #24
   17674:	mov	r6, r1
   17678:	movw	r1, #33132	; 0x816c
   1767c:	mov	r5, r2
   17680:	movw	r2, #33136	; 0x8170
   17684:	movt	r2, #2
   17688:	movt	r1, #2
   1768c:	tst	r6, #1
   17690:	moveq	r1, r2
   17694:	bl	11864 <fopen64@plt>
   17698:	mov	r4, #0
   1769c:	cmp	r0, #0
   176a0:	beq	17718 <ftello64@plt+0x5e30>
   176a4:	mov	r7, r0
   176a8:	ands	r8, r6, #2
   176ac:	beq	176c4 <ftello64@plt+0x5ddc>
   176b0:	mov	r0, r7
   176b4:	mov	r1, #0
   176b8:	mov	r2, #2
   176bc:	mov	r3, #0
   176c0:	bl	11798 <setvbuf@plt>
   176c4:	mov	r0, r7
   176c8:	mov	r1, r6
   176cc:	mov	r2, r5
   176d0:	bl	173bc <ftello64@plt+0x5ad4>
   176d4:	mov	r6, r0
   176d8:	mov	r0, r7
   176dc:	bl	257c8 <ftello64@plt+0x13ee0>
   176e0:	cmp	r0, #0
   176e4:	beq	17714 <ftello64@plt+0x5e2c>
   176e8:	cmp	r6, #0
   176ec:	beq	17718 <ftello64@plt+0x5e30>
   176f0:	cmp	r8, #0
   176f4:	beq	17708 <ftello64@plt+0x5e20>
   176f8:	ldr	r1, [r5]
   176fc:	mov	r0, r6
   17700:	mvn	r2, #0
   17704:	bl	11834 <__explicit_bzero_chk@plt>
   17708:	mov	r0, r6
   1770c:	bl	150fc <ftello64@plt+0x3814>
   17710:	b	17718 <ftello64@plt+0x5e30>
   17714:	mov	r4, r6
   17718:	mov	r0, r4
   1771c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17720:	push	{fp, lr}
   17724:	mov	fp, sp
   17728:	mov	lr, r0
   1772c:	movw	r0, #39232	; 0x9940
   17730:	mov	ip, r1
   17734:	ldrb	r1, [r2, #28]
   17738:	movt	r0, #3
   1773c:	ldr	r3, [r0]
   17740:	mov	r0, #16
   17744:	and	r1, r1, #111	; 0x6f
   17748:	and	r0, r0, r3, lsr #21
   1774c:	orr	r0, r1, r0
   17750:	mov	r1, lr
   17754:	orr	r0, r0, #128	; 0x80
   17758:	strb	r0, [r2, #28]
   1775c:	mov	r0, r2
   17760:	mov	r2, ip
   17764:	bl	1779c <ftello64@plt+0x5eb4>
   17768:	cmp	r0, #0
   1776c:	moveq	r0, #0
   17770:	popeq	{fp, pc}
   17774:	movw	r1, #33528	; 0x82f8
   17778:	mov	r2, #5
   1777c:	movt	r1, #2
   17780:	ldr	r0, [r1, r0, lsl #2]
   17784:	movw	r1, #33144	; 0x8178
   17788:	movt	r1, #2
   1778c:	add	r1, r1, r0
   17790:	mov	r0, #0
   17794:	pop	{fp, lr}
   17798:	b	11618 <dcgettext@plt>
   1779c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   177a0:	add	fp, sp, #28
   177a4:	sub	sp, sp, #140	; 0x8c
   177a8:	str	r1, [sp, #24]
   177ac:	mov	r1, #0
   177b0:	str	r0, [sp, #28]
   177b4:	mov	sl, r2
   177b8:	str	r3, [sp, #20]
   177bc:	str	r1, [fp, #-52]	; 0xffffffcc
   177c0:	str	r1, [r0, #8]
   177c4:	str	r3, [r0, #12]
   177c8:	str	r1, [r0, #24]
   177cc:	ldrb	r1, [r0, #28]
   177d0:	and	r1, r1, #144	; 0x90
   177d4:	strb	r1, [r0, #28]
   177d8:	ldr	r9, [r0]
   177dc:	ldr	r0, [r0, #4]
   177e0:	cmp	r0, #159	; 0x9f
   177e4:	bls	18394 <ftello64@plt+0x6aac>
   177e8:	ldr	r1, [sp, #28]
   177ec:	mov	r0, #160	; 0xa0
   177f0:	mov	r2, #160	; 0xa0
   177f4:	str	r0, [r1, #8]
   177f8:	mov	r0, r9
   177fc:	mov	r1, #0
   17800:	bl	117a4 <memset@plt>
   17804:	mov	r0, #31
   17808:	str	r0, [r9, #64]	; 0x40
   1780c:	movw	r0, #43689	; 0xaaa9
   17810:	movt	r0, #2730	; 0xaaa
   17814:	cmp	sl, r0
   17818:	bhi	17988 <ftello64@plt+0x60a0>
   1781c:	add	r0, sl, #1
   17820:	str	r0, [r9, #4]
   17824:	str	r0, [sp, #12]
   17828:	lsl	r0, r0, #3
   1782c:	bl	255b8 <ftello64@plt+0x13cd0>
   17830:	str	r0, [r9]
   17834:	mov	r0, #1
   17838:	mov	r4, r0
   1783c:	lsl	r0, r0, #1
   17840:	cmp	r4, sl
   17844:	bls	17838 <ftello64@plt+0x5f50>
   17848:	mov	r0, #12
   1784c:	mov	r1, r4
   17850:	bl	25564 <ftello64@plt+0x13c7c>
   17854:	str	r0, [r9, #32]
   17858:	sub	r0, r4, #1
   1785c:	str	r0, [r9, #68]	; 0x44
   17860:	bl	11684 <__ctype_get_mb_cur_max@plt>
   17864:	str	r0, [r9, #92]	; 0x5c
   17868:	mov	r0, #14
   1786c:	bl	1184c <nl_langinfo@plt>
   17870:	ldrb	r1, [r0]
   17874:	orr	r1, r1, #32
   17878:	cmp	r1, #117	; 0x75
   1787c:	bne	178c8 <ftello64@plt+0x5fe0>
   17880:	ldrb	r1, [r0, #1]
   17884:	orr	r1, r1, #32
   17888:	cmp	r1, #116	; 0x74
   1788c:	bne	178c8 <ftello64@plt+0x5fe0>
   17890:	ldrb	r1, [r0, #2]
   17894:	orr	r1, r1, #32
   17898:	cmp	r1, #102	; 0x66
   1789c:	bne	178c8 <ftello64@plt+0x5fe0>
   178a0:	ldrb	r1, [r0, #3]!
   178a4:	cmp	r1, #45	; 0x2d
   178a8:	movw	r1, #32934	; 0x80a6
   178ac:	addeq	r0, r0, #1
   178b0:	movt	r1, #2
   178b4:	bl	11558 <strcmp@plt>
   178b8:	cmp	r0, #0
   178bc:	ldrbeq	r0, [r9, #88]	; 0x58
   178c0:	orreq	r0, r0, #4
   178c4:	strbeq	r0, [r9, #88]	; 0x58
   178c8:	ldrb	r0, [r9, #88]	; 0x58
   178cc:	and	r1, r0, #247	; 0xf7
   178d0:	strb	r1, [r9, #88]	; 0x58
   178d4:	ldr	r1, [r9, #92]	; 0x5c
   178d8:	cmp	r1, #2
   178dc:	blt	17974 <ftello64@plt+0x608c>
   178e0:	tst	r0, #4
   178e4:	bne	17968 <ftello64@plt+0x6080>
   178e8:	mov	r0, #32
   178ec:	mov	r1, #1
   178f0:	mov	r8, #1
   178f4:	bl	25564 <ftello64@plt+0x13c7c>
   178f8:	cmp	r0, #0
   178fc:	str	r0, [r9, #60]	; 0x3c
   17900:	beq	17988 <ftello64@plt+0x60a0>
   17904:	mov	r7, #0
   17908:	mov	r5, #0
   1790c:	mov	r6, #0
   17910:	add	r4, r7, r6
   17914:	mov	r0, r4
   17918:	bl	117b0 <btowc@plt>
   1791c:	cmn	r0, #1
   17920:	ldrne	r1, [r9, #60]	; 0x3c
   17924:	ldrne	r2, [r1, r5, lsl #2]
   17928:	orrne	r2, r2, r8, lsl r6
   1792c:	strne	r2, [r1, r5, lsl #2]
   17930:	cmp	r4, #127	; 0x7f
   17934:	bhi	17948 <ftello64@plt+0x6060>
   17938:	cmp	r4, r0
   1793c:	ldrbne	r0, [r9, #88]	; 0x58
   17940:	orrne	r0, r0, #8
   17944:	strbne	r0, [r9, #88]	; 0x58
   17948:	add	r6, r6, #1
   1794c:	cmp	r6, #32
   17950:	bne	17910 <ftello64@plt+0x6028>
   17954:	add	r5, r5, #1
   17958:	add	r7, r7, #32
   1795c:	cmp	r5, #8
   17960:	bne	1790c <ftello64@plt+0x6024>
   17964:	b	17974 <ftello64@plt+0x608c>
   17968:	movw	r0, #33596	; 0x833c
   1796c:	movt	r0, #2
   17970:	str	r0, [r9, #60]	; 0x3c
   17974:	ldr	r0, [r9]
   17978:	cmp	r0, #0
   1797c:	ldrne	r0, [r9, #32]
   17980:	cmpne	r0, #0
   17984:	bne	179ac <ftello64@plt+0x60c4>
   17988:	mov	r4, #12
   1798c:	mov	r0, r9
   17990:	str	r4, [fp, #-52]	; 0xffffffcc
   17994:	bl	18a3c <ftello64@plt+0x7154>
   17998:	ldr	r0, [sp, #28]
   1799c:	mov	r1, #0
   179a0:	str	r1, [r0]
   179a4:	str	r1, [r0, #4]
   179a8:	b	1831c <ftello64@plt+0x6a34>
   179ac:	movw	r0, #0
   179b0:	movw	r1, #0
   179b4:	mov	r4, #0
   179b8:	movt	r0, #0
   179bc:	movt	r1, #0
   179c0:	str	r4, [fp, #-52]	; 0xffffffcc
   179c4:	orrs	r0, r1, r0
   179c8:	str	r0, [sp, #8]
   179cc:	beq	179e4 <ftello64@plt+0x60fc>
   179d0:	add	r0, r9, #136	; 0x88
   179d4:	mov	r1, #0
   179d8:	bl	115dc <pthread_mutex_init@plt>
   179dc:	cmp	r0, #0
   179e0:	bne	17988 <ftello64@plt+0x60a0>
   179e4:	ldr	r0, [sp, #28]
   179e8:	add	r5, sp, #32
   179ec:	mov	r1, #0
   179f0:	mov	r2, #76	; 0x4c
   179f4:	ldr	r8, [r0, #20]
   179f8:	add	r0, r5, #4
   179fc:	bl	117a4 <memset@plt>
   17a00:	ldr	r0, [sp, #24]
   17a04:	ldr	r1, [sp, #20]
   17a08:	add	r3, r5, #44	; 0x2c
   17a0c:	vdup.32	q8, sl
   17a10:	str	r0, [sp, #32]
   17a14:	str	r8, [sp, #96]	; 0x60
   17a18:	ubfx	r0, r1, #22, #1
   17a1c:	strb	r0, [sp, #104]	; 0x68
   17a20:	and	r0, r1, #4194304	; 0x400000
   17a24:	orrs	r1, r0, r8
   17a28:	str	r0, [sp, #16]
   17a2c:	movwne	r1, #1
   17a30:	cmp	sl, #1
   17a34:	strb	r1, [sp, #107]	; 0x6b
   17a38:	ldr	r0, [r9, #92]	; 0x5c
   17a3c:	str	r0, [sp, #112]	; 0x70
   17a40:	ldrb	r2, [r9, #88]	; 0x58
   17a44:	vst1.32	{d16-d17}, [r3]
   17a48:	ubfx	r3, r2, #3, #1
   17a4c:	strb	r3, [sp, #106]	; 0x6a
   17a50:	ubfx	r2, r2, #2, #1
   17a54:	strb	r2, [sp, #105]	; 0x69
   17a58:	blt	17a7c <ftello64@plt+0x6194>
   17a5c:	ldr	r1, [sp, #12]
   17a60:	add	r0, sp, #32
   17a64:	bl	1acb0 <ftello64@plt+0x93c8>
   17a68:	cmp	r0, #0
   17a6c:	bne	17aec <ftello64@plt+0x6204>
   17a70:	ldr	r0, [r9, #92]	; 0x5c
   17a74:	ldr	r4, [sp, #36]	; 0x24
   17a78:	ldrb	r1, [sp, #107]	; 0x6b
   17a7c:	cmp	r1, #0
   17a80:	ldr	r1, [sp, #24]
   17a84:	moveq	r4, r1
   17a88:	ldr	r1, [sp, #16]
   17a8c:	str	r4, [sp, #36]	; 0x24
   17a90:	cmp	r1, #0
   17a94:	beq	17af4 <ftello64@plt+0x620c>
   17a98:	cmp	r0, #2
   17a9c:	blt	17b08 <ftello64@plt+0x6220>
   17aa0:	add	r4, sp, #32
   17aa4:	mov	r0, r4
   17aa8:	bl	1ad50 <ftello64@plt+0x9468>
   17aac:	cmp	r0, #0
   17ab0:	bne	17aec <ftello64@plt+0x6204>
   17ab4:	ldr	r0, [sp, #64]	; 0x40
   17ab8:	cmp	r0, sl
   17abc:	bge	17b9c <ftello64@plt+0x62b4>
   17ac0:	ldr	r1, [r9, #92]	; 0x5c
   17ac4:	ldr	r2, [sp, #60]	; 0x3c
   17ac8:	ldr	r0, [sp, #68]	; 0x44
   17acc:	add	r1, r1, r2
   17ad0:	cmp	r0, r1
   17ad4:	bgt	17b9c <ftello64@plt+0x62b4>
   17ad8:	lsl	r1, r0, #1
   17adc:	mov	r0, r4
   17ae0:	bl	1acb0 <ftello64@plt+0x93c8>
   17ae4:	cmp	r0, #0
   17ae8:	beq	17aa4 <ftello64@plt+0x61bc>
   17aec:	ldr	sl, [sp, #28]
   17af0:	b	17cf0 <ftello64@plt+0x6408>
   17af4:	cmp	r0, #2
   17af8:	blt	17b14 <ftello64@plt+0x622c>
   17afc:	add	r0, sp, #32
   17b00:	bl	1b32c <ftello64@plt+0x9a44>
   17b04:	b	17b9c <ftello64@plt+0x62b4>
   17b08:	add	r0, sp, #32
   17b0c:	bl	1b2c0 <ftello64@plt+0x99d8>
   17b10:	b	17b9c <ftello64@plt+0x62b4>
   17b14:	ldr	r0, [sp, #68]	; 0x44
   17b18:	cmp	r8, #0
   17b1c:	beq	17b94 <ftello64@plt+0x62ac>
   17b20:	ldr	r2, [sp, #80]	; 0x50
   17b24:	ldr	r1, [sp, #60]	; 0x3c
   17b28:	cmp	r0, r2
   17b2c:	movgt	r0, r2
   17b30:	cmp	r1, r0
   17b34:	bge	17b88 <ftello64@plt+0x62a0>
   17b38:	ldr	r3, [sp, #56]	; 0x38
   17b3c:	ldr	r2, [sp, #32]
   17b40:	ldr	r7, [sp, #96]	; 0x60
   17b44:	add	r3, r3, r1
   17b48:	ldrb	r2, [r2, r3]
   17b4c:	ldrb	r2, [r7, r2]
   17b50:	strb	r2, [r4, r1]
   17b54:	b	17b78 <ftello64@plt+0x6290>
   17b58:	ldr	r2, [sp, #32]
   17b5c:	ldr	r7, [sp, #56]	; 0x38
   17b60:	ldr	r6, [sp, #96]	; 0x60
   17b64:	ldr	r3, [sp, #36]	; 0x24
   17b68:	add	r2, r2, r7
   17b6c:	ldrb	r2, [r2, r1]
   17b70:	ldrb	r2, [r6, r2]
   17b74:	strb	r2, [r3, r1]
   17b78:	add	r1, r1, #1
   17b7c:	cmp	r1, r0
   17b80:	blt	17b58 <ftello64@plt+0x6270>
   17b84:	mov	r1, r0
   17b88:	str	r1, [sp, #64]	; 0x40
   17b8c:	str	r1, [sp, #60]	; 0x3c
   17b90:	b	17b9c <ftello64@plt+0x62b4>
   17b94:	str	r0, [sp, #64]	; 0x40
   17b98:	str	r0, [sp, #60]	; 0x3c
   17b9c:	ldr	sl, [sp, #28]
   17ba0:	mov	r5, #0
   17ba4:	ldr	r6, [sp, #20]
   17ba8:	sub	r8, fp, #48	; 0x30
   17bac:	add	r7, sp, #32
   17bb0:	str	r5, [fp, #-52]	; 0xffffffcc
   17bb4:	mov	r0, r8
   17bb8:	mov	r1, r7
   17bbc:	str	r5, [sl, #24]
   17bc0:	orr	r2, r6, #8388608	; 0x800000
   17bc4:	ldr	r4, [sl]
   17bc8:	str	r6, [r4, #128]	; 0x80
   17bcc:	bl	1b718 <ftello64@plt+0x9e30>
   17bd0:	ldr	r1, [sp, #72]	; 0x48
   17bd4:	mov	r2, r8
   17bd8:	mov	r3, r6
   17bdc:	str	r5, [sp]
   17be0:	add	r0, r1, r0
   17be4:	mov	r1, sl
   17be8:	str	r0, [sp, #72]	; 0x48
   17bec:	sub	r0, fp, #52	; 0x34
   17bf0:	str	r0, [sp, #4]
   17bf4:	mov	r0, r7
   17bf8:	bl	1b568 <ftello64@plt+0x9c80>
   17bfc:	mov	r6, r0
   17c00:	cmp	r0, #0
   17c04:	bne	17c14 <ftello64@plt+0x632c>
   17c08:	ldr	r0, [fp, #-52]	; 0xffffffcc
   17c0c:	cmp	r0, #0
   17c10:	bne	183c8 <ftello64@plt+0x6ae0>
   17c14:	mov	r0, #2
   17c18:	sub	r3, fp, #40	; 0x28
   17c1c:	mov	r1, #0
   17c20:	mov	r2, #0
   17c24:	str	r0, [fp, #-36]	; 0xffffffdc
   17c28:	mov	r0, r4
   17c2c:	str	r5, [fp, #-40]	; 0xffffffd8
   17c30:	bl	1d54c <ftello64@plt+0xbc64>
   17c34:	mov	r7, r0
   17c38:	cmp	r6, #0
   17c3c:	beq	17c68 <ftello64@plt+0x6380>
   17c40:	mov	r0, #16
   17c44:	sub	r3, fp, #40	; 0x28
   17c48:	mov	r1, r6
   17c4c:	mov	r2, r7
   17c50:	str	r0, [fp, #-36]	; 0xffffffdc
   17c54:	mov	r0, #0
   17c58:	str	r0, [fp, #-40]	; 0xffffffd8
   17c5c:	mov	r0, r4
   17c60:	bl	1d54c <ftello64@plt+0xbc64>
   17c64:	b	17c6c <ftello64@plt+0x6384>
   17c68:	mov	r0, r7
   17c6c:	cmp	r7, #0
   17c70:	cmpne	r0, #0
   17c74:	beq	183c0 <ftello64@plt+0x6ad8>
   17c78:	str	r0, [r9, #52]	; 0x34
   17c7c:	ldr	r8, [sl]
   17c80:	ldr	r0, [r8, #4]
   17c84:	lsl	r0, r0, #2
   17c88:	bl	255b8 <ftello64@plt+0x13cd0>
   17c8c:	str	r0, [r8, #12]
   17c90:	ldr	r0, [r8, #4]
   17c94:	lsl	r0, r0, #2
   17c98:	bl	255b8 <ftello64@plt+0x13cd0>
   17c9c:	str	r0, [r8, #16]
   17ca0:	ldr	r0, [r8, #4]
   17ca4:	add	r0, r0, r0, lsl #1
   17ca8:	lsl	r0, r0, #2
   17cac:	bl	255b8 <ftello64@plt+0x13cd0>
   17cb0:	str	r0, [r8, #20]
   17cb4:	ldr	r0, [r8, #4]
   17cb8:	add	r0, r0, r0, lsl #1
   17cbc:	lsl	r0, r0, #2
   17cc0:	bl	255b8 <ftello64@plt+0x13cd0>
   17cc4:	str	r0, [r8, #24]
   17cc8:	ldr	r1, [r8, #12]
   17ccc:	cmp	r1, #0
   17cd0:	ldrne	r1, [r8, #16]
   17cd4:	cmpne	r1, #0
   17cd8:	beq	17cec <ftello64@plt+0x6404>
   17cdc:	cmp	r0, #0
   17ce0:	ldrne	r0, [r8, #20]
   17ce4:	cmpne	r0, #0
   17ce8:	bne	17d34 <ftello64@plt+0x644c>
   17cec:	mov	r0, #12
   17cf0:	str	r0, [fp, #-52]	; 0xffffffcc
   17cf4:	mov	r0, sl
   17cf8:	bl	1ac2c <ftello64@plt+0x9344>
   17cfc:	add	r0, sp, #32
   17d00:	bl	1ac7c <ftello64@plt+0x9394>
   17d04:	ldr	r0, [sp, #8]
   17d08:	cmp	r0, #0
   17d0c:	beq	17d18 <ftello64@plt+0x6430>
   17d10:	add	r0, r9, #136	; 0x88
   17d14:	bl	11564 <pthread_mutex_destroy@plt>
   17d18:	mov	r0, r9
   17d1c:	bl	18a3c <ftello64@plt+0x7154>
   17d20:	mov	r0, #0
   17d24:	str	r0, [sl]
   17d28:	str	r0, [sl, #4]
   17d2c:	ldr	r4, [fp, #-52]	; 0xffffffcc
   17d30:	b	1831c <ftello64@plt+0x6a34>
   17d34:	ldr	r0, [sl, #24]
   17d38:	lsl	r0, r0, #2
   17d3c:	bl	255b8 <ftello64@plt+0x13cd0>
   17d40:	cmp	r0, #0
   17d44:	str	r0, [r8, #132]	; 0x84
   17d48:	beq	17dbc <ftello64@plt+0x64d4>
   17d4c:	ldr	r1, [sl, #24]
   17d50:	cmp	r1, #0
   17d54:	beq	17d6c <ftello64@plt+0x6484>
   17d58:	mov	r2, #0
   17d5c:	str	r2, [r0, r2, lsl #2]
   17d60:	add	r2, r2, #1
   17d64:	cmp	r1, r2
   17d68:	bne	17d5c <ftello64@plt+0x6474>
   17d6c:	mov	r4, r8
   17d70:	movw	r1, #59104	; 0xe6e0
   17d74:	mov	r2, r8
   17d78:	ldr	r0, [r4, #52]!	; 0x34
   17d7c:	movt	r1, #1
   17d80:	bl	1e660 <ftello64@plt+0xcd78>
   17d84:	ldr	r1, [sl, #24]
   17d88:	cmp	r1, #0
   17d8c:	beq	17dc4 <ftello64@plt+0x64dc>
   17d90:	ldr	r0, [r8, #132]	; 0x84
   17d94:	mov	r2, #0
   17d98:	ldr	r3, [r0, r2, lsl #2]
   17d9c:	cmp	r2, r3
   17da0:	bne	17db0 <ftello64@plt+0x64c8>
   17da4:	add	r2, r2, #1
   17da8:	cmp	r2, r1
   17dac:	bcc	17d98 <ftello64@plt+0x64b0>
   17db0:	cmp	r2, r1
   17db4:	beq	17dc8 <ftello64@plt+0x64e0>
   17db8:	b	17dd4 <ftello64@plt+0x64ec>
   17dbc:	add	r4, r8, #52	; 0x34
   17dc0:	b	17dd4 <ftello64@plt+0x64ec>
   17dc4:	ldr	r0, [r8, #132]	; 0x84
   17dc8:	bl	150fc <ftello64@plt+0x3814>
   17dcc:	mov	r0, #0
   17dd0:	str	r0, [r8, #132]	; 0x84
   17dd4:	ldr	r0, [r4]
   17dd8:	movw	r1, #59256	; 0xe778
   17ddc:	mov	r2, sl
   17de0:	movt	r1, #1
   17de4:	bl	1bfc0 <ftello64@plt+0xa6d8>
   17de8:	cmp	r0, #0
   17dec:	bne	17cf0 <ftello64@plt+0x6408>
   17df0:	ldr	r0, [r8, #52]	; 0x34
   17df4:	movw	r1, #59392	; 0xe800
   17df8:	mov	r2, r8
   17dfc:	movt	r1, #1
   17e00:	bl	1bfc0 <ftello64@plt+0xa6d8>
   17e04:	cmp	r0, #0
   17e08:	bne	17cf0 <ftello64@plt+0x6408>
   17e0c:	ldr	r0, [r8, #52]	; 0x34
   17e10:	movw	r1, #59532	; 0xe88c
   17e14:	mov	r2, r8
   17e18:	movt	r1, #1
   17e1c:	bl	1e660 <ftello64@plt+0xcd78>
   17e20:	ldr	r0, [r8, #52]	; 0x34
   17e24:	movw	r1, #59628	; 0xe8ec
   17e28:	mov	r2, r8
   17e2c:	movt	r1, #1
   17e30:	bl	1e660 <ftello64@plt+0xcd78>
   17e34:	cmp	r0, #0
   17e38:	bne	17cf0 <ftello64@plt+0x6408>
   17e3c:	ldr	r0, [r8, #8]
   17e40:	cmp	r0, #0
   17e44:	beq	17ee8 <ftello64@plt+0x6600>
   17e48:	mov	r5, #0
   17e4c:	sub	r7, fp, #40	; 0x28
   17e50:	mov	r4, #0
   17e54:	ldr	r0, [r8, #24]
   17e58:	add	r6, r4, r4, lsl #1
   17e5c:	add	r0, r0, r6, lsl #2
   17e60:	ldr	r0, [r0, #4]
   17e64:	cmp	r0, #0
   17e68:	beq	17e74 <ftello64@plt+0x658c>
   17e6c:	mov	r1, r5
   17e70:	b	17eb4 <ftello64@plt+0x65cc>
   17e74:	mov	r0, r7
   17e78:	mov	r1, r8
   17e7c:	mov	r2, r4
   17e80:	mov	r3, #1
   17e84:	bl	1eda0 <ftello64@plt+0xd4b8>
   17e88:	cmp	r0, #0
   17e8c:	bne	17cf0 <ftello64@plt+0x6408>
   17e90:	ldr	r0, [r8, #24]
   17e94:	mov	r1, r5
   17e98:	add	r0, r0, r6, lsl #2
   17e9c:	ldr	r0, [r0, #4]
   17ea0:	cmp	r0, #0
   17ea4:	bne	17eb4 <ftello64@plt+0x65cc>
   17ea8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17eac:	bl	150fc <ftello64@plt+0x3814>
   17eb0:	mov	r1, #1
   17eb4:	ldr	r2, [r8, #8]
   17eb8:	add	r0, r4, #1
   17ebc:	subs	r3, r0, r2
   17ec0:	mov	r4, r3
   17ec4:	movwne	r3, #1
   17ec8:	movne	r4, r0
   17ecc:	tst	r1, #1
   17ed0:	and	r5, r1, r3
   17ed4:	cmpeq	r0, r2
   17ed8:	bne	17e54 <ftello64@plt+0x656c>
   17edc:	add	r0, r0, r0, lsl #1
   17ee0:	lsl	r0, r0, #2
   17ee4:	b	17eec <ftello64@plt+0x6604>
   17ee8:	mov	r0, #0
   17eec:	ldrb	r1, [sl, #28]
   17ef0:	tst	r1, #16
   17ef4:	bne	17f0c <ftello64@plt+0x6624>
   17ef8:	ldr	r1, [sl, #24]
   17efc:	cmp	r1, #0
   17f00:	ldrbne	r1, [r8, #88]	; 0x58
   17f04:	tstne	r1, #1
   17f08:	bne	17f18 <ftello64@plt+0x6630>
   17f0c:	ldr	r1, [r8, #76]	; 0x4c
   17f10:	cmp	r1, #0
   17f14:	beq	17ff0 <ftello64@plt+0x6708>
   17f18:	bl	255b8 <ftello64@plt+0x13cd0>
   17f1c:	cmp	r0, #0
   17f20:	str	r0, [r8, #28]
   17f24:	beq	17cec <ftello64@plt+0x6404>
   17f28:	ldr	r1, [r8, #8]
   17f2c:	cmp	r1, #0
   17f30:	beq	17ff0 <ftello64@plt+0x6708>
   17f34:	mov	r1, #0
   17f38:	str	r1, [r0]
   17f3c:	str	r1, [r0, #4]
   17f40:	str	r1, [r0, #8]
   17f44:	ldr	r0, [r8, #8]
   17f48:	cmp	r0, #2
   17f4c:	bcc	17f7c <ftello64@plt+0x6694>
   17f50:	mov	r2, #1
   17f54:	mov	r3, #12
   17f58:	ldr	r0, [r8, #28]
   17f5c:	add	r2, r2, #1
   17f60:	str	r1, [r0, r3]!
   17f64:	add	r3, r3, #12
   17f68:	str	r1, [r0, #4]
   17f6c:	str	r1, [r0, #8]
   17f70:	ldr	r0, [r8, #8]
   17f74:	cmp	r2, r0
   17f78:	bcc	17f58 <ftello64@plt+0x6670>
   17f7c:	cmp	r0, #0
   17f80:	beq	17ff0 <ftello64@plt+0x6708>
   17f84:	ldr	r1, [r8, #24]
   17f88:	mov	r4, #0
   17f8c:	add	r5, r4, r4, lsl #1
   17f90:	add	r2, r1, r5, lsl #2
   17f94:	ldr	r3, [r2, #4]
   17f98:	cmp	r3, #1
   17f9c:	blt	17fe4 <ftello64@plt+0x66fc>
   17fa0:	ldr	r7, [r2, #8]
   17fa4:	mov	r6, #0
   17fa8:	ldr	r0, [r7, r6, lsl #2]
   17fac:	ldr	r1, [r8, #28]
   17fb0:	add	r0, r0, r0, lsl #1
   17fb4:	add	r0, r1, r0, lsl #2
   17fb8:	mov	r1, r4
   17fbc:	bl	1f5e0 <ftello64@plt+0xdcf8>
   17fc0:	cmp	r0, #0
   17fc4:	beq	17cec <ftello64@plt+0x6404>
   17fc8:	ldr	r1, [r8, #24]
   17fcc:	add	r6, r6, #1
   17fd0:	add	r0, r1, r5, lsl #2
   17fd4:	ldr	r0, [r0, #4]
   17fd8:	cmp	r6, r0
   17fdc:	blt	17fa8 <ftello64@plt+0x66c0>
   17fe0:	ldr	r0, [r8, #8]
   17fe4:	add	r4, r4, #1
   17fe8:	cmp	r4, r0
   17fec:	bcc	17f8c <ftello64@plt+0x66a4>
   17ff0:	mov	r0, #0
   17ff4:	str	r0, [fp, #-52]	; 0xffffffcc
   17ff8:	ldr	r0, [sp, #16]
   17ffc:	cmp	r0, #0
   18000:	bne	18134 <ftello64@plt+0x684c>
   18004:	ldrb	r2, [r9, #88]	; 0x58
   18008:	ands	r0, r2, #4
   1800c:	beq	18134 <ftello64@plt+0x684c>
   18010:	ldr	r0, [sp, #28]
   18014:	ldr	r0, [r0, #20]
   18018:	cmp	r0, #0
   1801c:	bne	18134 <ftello64@plt+0x684c>
   18020:	ldr	r7, [r9, #8]
   18024:	mov	sl, #0
   18028:	cmp	r7, #0
   1802c:	beq	18108 <ftello64@plt+0x6820>
   18030:	ldr	r3, [r9]
   18034:	mov	r8, #0
   18038:	mov	ip, #1
   1803c:	mov	lr, #139	; 0x8b
   18040:	mov	r6, #0
   18044:	mov	r4, #0
   18048:	add	r1, r3, r4, lsl #3
   1804c:	ldrb	r5, [r1, #4]
   18050:	sub	r5, r5, #1
   18054:	cmp	r5, #11
   18058:	bhi	183e4 <ftello64@plt+0x6afc>
   1805c:	add	r0, pc, #0
   18060:	ldr	pc, [r0, r5, lsl #2]
   18064:	andeq	r8, r1, r8, ror #1
   18068:	muleq	r1, r4, r0
   1806c:	andeq	r8, r1, r4, lsr #1
   18070:	muleq	r1, r4, r0
   18074:	andeq	r8, r1, r0, lsl #2
   18078:	andeq	r8, r1, r4, lsr r1
   1807c:	andeq	r8, r1, r4, ror #7
   18080:	muleq	r1, r4, r0
   18084:	muleq	r1, r4, r0
   18088:	muleq	r1, r4, r0
   1808c:	muleq	r1, r4, r0
   18090:	andeq	r8, r1, r8, asr #1
   18094:	add	r4, r4, #1
   18098:	cmp	r4, r7
   1809c:	bcc	18048 <ftello64@plt+0x6760>
   180a0:	b	18328 <ftello64@plt+0x6a40>
   180a4:	ldr	r5, [r3, r4, lsl #3]
   180a8:	mov	r1, #4
   180ac:	ldr	r0, [r5, r1, lsl #2]
   180b0:	cmp	r0, #0
   180b4:	bne	18134 <ftello64@plt+0x684c>
   180b8:	add	r1, r1, #1
   180bc:	cmp	r1, #7
   180c0:	bls	180ac <ftello64@plt+0x67c4>
   180c4:	b	18094 <ftello64@plt+0x67ac>
   180c8:	ldr	r0, [r3, r4, lsl #3]
   180cc:	sub	r0, r0, #16
   180d0:	ror	r1, r0, #4
   180d4:	cmp	r1, #7
   180d8:	bhi	18134 <ftello64@plt+0x684c>
   180dc:	tst	lr, ip, lsl r1
   180e0:	bne	18094 <ftello64@plt+0x67ac>
   180e4:	b	18134 <ftello64@plt+0x684c>
   180e8:	ldrsb	r0, [r1]
   180ec:	cmp	r0, #0
   180f0:	mov	r0, #0
   180f4:	movwlt	r0, #1
   180f8:	orr	r6, r6, r0
   180fc:	b	18094 <ftello64@plt+0x67ac>
   18100:	mov	r8, #1
   18104:	b	18094 <ftello64@plt+0x67ac>
   18108:	mov	r8, #0
   1810c:	mov	r0, #1
   18110:	and	r1, r2, #249	; 0xf9
   18114:	str	r0, [r9, #92]	; 0x5c
   18118:	ldr	r0, [r9, #76]	; 0x4c
   1811c:	cmp	r0, #0
   18120:	movwgt	sl, #1
   18124:	orr	r0, r8, sl
   18128:	and	r0, r0, #1
   1812c:	orr	r0, r1, r0, lsl #1
   18130:	strb	r0, [r9, #88]	; 0x58
   18134:	ldr	r1, [r9, #52]	; 0x34
   18138:	ldr	r0, [r9, #24]
   1813c:	ldr	r1, [r1, #12]
   18140:	ldr	r1, [r1, #28]
   18144:	str	r1, [r9, #72]	; 0x48
   18148:	add	r1, r1, r1, lsl #1
   1814c:	add	r1, r0, r1, lsl #2
   18150:	sub	r0, fp, #40	; 0x28
   18154:	bl	1f648 <ftello64@plt+0xdd60>
   18158:	cmp	r0, #0
   1815c:	str	r0, [fp, #-48]	; 0xffffffd0
   18160:	bne	183dc <ftello64@plt+0x6af4>
   18164:	ldr	r0, [r9, #76]	; 0x4c
   18168:	ldr	sl, [sp, #28]
   1816c:	cmp	r0, #1
   18170:	ldrge	r7, [fp, #-36]	; 0xffffffdc
   18174:	cmpge	r7, #1
   18178:	blt	1823c <ftello64@plt+0x6954>
   1817c:	mov	r6, #0
   18180:	sub	r8, fp, #40	; 0x28
   18184:	ldr	r1, [fp, #-32]	; 0xffffffe0
   18188:	ldr	r2, [r9]
   1818c:	ldr	r0, [r1, r6, lsl #2]
   18190:	add	r3, r2, r0, lsl #3
   18194:	ldrb	r3, [r3, #4]
   18198:	cmp	r3, #4
   1819c:	bne	18230 <ftello64@plt+0x6948>
   181a0:	mov	r3, #0
   181a4:	cmp	r7, #1
   181a8:	blt	181dc <ftello64@plt+0x68f4>
   181ac:	ldr	r5, [r1, r3, lsl #2]
   181b0:	add	r4, r2, r5, lsl #3
   181b4:	ldrb	r4, [r4, #4]
   181b8:	cmp	r4, #9
   181bc:	bne	181d0 <ftello64@plt+0x68e8>
   181c0:	ldr	r4, [r2, r0, lsl #3]
   181c4:	ldr	r5, [r2, r5, lsl #3]
   181c8:	cmp	r5, r4
   181cc:	beq	181dc <ftello64@plt+0x68f4>
   181d0:	add	r3, r3, #1
   181d4:	cmp	r3, r7
   181d8:	blt	181ac <ftello64@plt+0x68c4>
   181dc:	cmp	r3, r7
   181e0:	beq	18230 <ftello64@plt+0x6948>
   181e4:	ldr	r1, [r9, #20]
   181e8:	add	r0, r0, r0, lsl #1
   181ec:	add	r0, r1, r0, lsl #2
   181f0:	ldr	r0, [r0, #8]
   181f4:	ldr	r4, [r0]
   181f8:	mov	r0, r8
   181fc:	mov	r1, r4
   18200:	bl	1f6c4 <ftello64@plt+0xdddc>
   18204:	cmp	r0, #0
   18208:	bne	18230 <ftello64@plt+0x6948>
   1820c:	ldr	r0, [r9, #24]
   18210:	add	r1, r4, r4, lsl #1
   18214:	add	r1, r0, r1, lsl #2
   18218:	mov	r0, r8
   1821c:	bl	1f298 <ftello64@plt+0xd9b0>
   18220:	cmp	r0, #0
   18224:	bne	182f8 <ftello64@plt+0x6a10>
   18228:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1822c:	mov	r6, #0
   18230:	add	r6, r6, #1
   18234:	cmp	r6, r7
   18238:	blt	18184 <ftello64@plt+0x689c>
   1823c:	sub	r0, fp, #48	; 0x30
   18240:	sub	r2, fp, #40	; 0x28
   18244:	mov	r1, r9
   18248:	mov	r3, #0
   1824c:	bl	1f728 <ftello64@plt+0xde40>
   18250:	cmp	r0, #0
   18254:	str	r0, [r9, #36]	; 0x24
   18258:	beq	182d8 <ftello64@plt+0x69f0>
   1825c:	ldrsb	r1, [r0, #52]	; 0x34
   18260:	cmn	r1, #1
   18264:	ble	18278 <ftello64@plt+0x6990>
   18268:	str	r0, [r9, #40]	; 0x28
   1826c:	str	r0, [r9, #44]	; 0x2c
   18270:	str	r0, [r9, #48]	; 0x30
   18274:	b	182ec <ftello64@plt+0x6a04>
   18278:	sub	r4, fp, #48	; 0x30
   1827c:	sub	r6, fp, #40	; 0x28
   18280:	mov	r1, r9
   18284:	mov	r3, #1
   18288:	mov	r0, r4
   1828c:	mov	r2, r6
   18290:	bl	1f728 <ftello64@plt+0xde40>
   18294:	str	r0, [r9, #40]	; 0x28
   18298:	mov	r0, r4
   1829c:	mov	r1, r9
   182a0:	mov	r2, r6
   182a4:	mov	r3, #2
   182a8:	bl	1f728 <ftello64@plt+0xde40>
   182ac:	str	r0, [r9, #44]	; 0x2c
   182b0:	mov	r0, r4
   182b4:	mov	r1, r9
   182b8:	mov	r2, r6
   182bc:	mov	r3, #6
   182c0:	bl	1f728 <ftello64@plt+0xde40>
   182c4:	str	r0, [r9, #48]	; 0x30
   182c8:	ldr	r1, [r9, #40]	; 0x28
   182cc:	cmp	r1, #0
   182d0:	cmpne	r0, #0
   182d4:	bne	182e0 <ftello64@plt+0x69f8>
   182d8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   182dc:	b	182f8 <ftello64@plt+0x6a10>
   182e0:	ldr	r0, [r9, #44]	; 0x2c
   182e4:	cmp	r0, #0
   182e8:	beq	182d8 <ftello64@plt+0x69f0>
   182ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   182f0:	bl	150fc <ftello64@plt+0x3814>
   182f4:	mov	r0, #0
   182f8:	str	r0, [fp, #-52]	; 0xffffffcc
   182fc:	mov	r0, sl
   18300:	bl	1ac2c <ftello64@plt+0x9344>
   18304:	add	r0, sp, #32
   18308:	bl	1ac7c <ftello64@plt+0x9394>
   1830c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   18310:	mov	r4, #0
   18314:	cmp	r0, #0
   18318:	bne	17d04 <ftello64@plt+0x641c>
   1831c:	mov	r0, r4
   18320:	sub	sp, fp, #28
   18324:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18328:	orr	r0, r6, r8
   1832c:	tst	r0, #1
   18330:	beq	1810c <ftello64@plt+0x6824>
   18334:	mov	r2, #0
   18338:	mov	r7, #7
   1833c:	b	18344 <ftello64@plt+0x6a5c>
   18340:	ldr	r3, [r9]
   18344:	add	r3, r3, r2, lsl #3
   18348:	ldr	r6, [r3, #4]
   1834c:	uxtb	r1, r6
   18350:	cmp	r1, #5
   18354:	beq	18374 <ftello64@plt+0x6a8c>
   18358:	cmp	r1, #1
   1835c:	bne	1837c <ftello64@plt+0x6a94>
   18360:	ldrsb	r0, [r3]
   18364:	cmn	r0, #1
   18368:	bicle	r0, r6, #2097152	; 0x200000
   1836c:	strle	r0, [r3, #4]
   18370:	b	1837c <ftello64@plt+0x6a94>
   18374:	bfi	r6, r7, #0, #8
   18378:	str	r6, [r3, #4]
   1837c:	ldr	r0, [r9, #8]
   18380:	add	r2, r2, #1
   18384:	cmp	r2, r0
   18388:	bcc	18340 <ftello64@plt+0x6a58>
   1838c:	ldrb	r2, [r9, #88]	; 0x58
   18390:	b	1810c <ftello64@plt+0x6824>
   18394:	mov	r0, r9
   18398:	mov	r1, #160	; 0xa0
   1839c:	mov	r4, #160	; 0xa0
   183a0:	bl	255e8 <ftello64@plt+0x13d00>
   183a4:	cmp	r0, #0
   183a8:	beq	183d4 <ftello64@plt+0x6aec>
   183ac:	mov	r9, r0
   183b0:	ldr	r0, [sp, #28]
   183b4:	str	r9, [r0]
   183b8:	str	r4, [r0, #4]
   183bc:	b	177e8 <ftello64@plt+0x5f00>
   183c0:	mov	r0, #12
   183c4:	str	r0, [fp, #-52]	; 0xffffffcc
   183c8:	mov	r0, #0
   183cc:	str	r0, [r9, #52]	; 0x34
   183d0:	b	17cf4 <ftello64@plt+0x640c>
   183d4:	mov	r4, #12
   183d8:	b	1831c <ftello64@plt+0x6a34>
   183dc:	ldr	sl, [sp, #28]
   183e0:	b	182f8 <ftello64@plt+0x6a10>
   183e4:	bl	118ac <abort@plt>
   183e8:	movw	r2, #39232	; 0x9940
   183ec:	movt	r2, #3
   183f0:	ldr	r1, [r2]
   183f4:	str	r0, [r2]
   183f8:	mov	r0, r1
   183fc:	bx	lr
   18400:	push	{r4, r5, r6, sl, fp, lr}
   18404:	add	fp, sp, #16
   18408:	ldr	r5, [r0, #16]
   1840c:	ldr	r6, [r0]
   18410:	mov	r4, r0
   18414:	mov	r1, #0
   18418:	mov	r2, #256	; 0x100
   1841c:	mov	r0, r5
   18420:	bl	117a4 <memset@plt>
   18424:	ldr	r1, [r6, #36]	; 0x24
   18428:	mov	r0, r4
   1842c:	mov	r2, r5
   18430:	bl	1849c <ftello64@plt+0x6bb4>
   18434:	ldr	r0, [r6, #36]	; 0x24
   18438:	ldr	r1, [r6, #40]	; 0x28
   1843c:	cmp	r0, r1
   18440:	beq	18454 <ftello64@plt+0x6b6c>
   18444:	mov	r0, r4
   18448:	mov	r2, r5
   1844c:	bl	1849c <ftello64@plt+0x6bb4>
   18450:	ldr	r0, [r6, #36]	; 0x24
   18454:	ldr	r1, [r6, #44]	; 0x2c
   18458:	cmp	r0, r1
   1845c:	beq	18470 <ftello64@plt+0x6b88>
   18460:	mov	r0, r4
   18464:	mov	r2, r5
   18468:	bl	1849c <ftello64@plt+0x6bb4>
   1846c:	ldr	r0, [r6, #36]	; 0x24
   18470:	ldr	r1, [r6, #48]	; 0x30
   18474:	cmp	r0, r1
   18478:	beq	18488 <ftello64@plt+0x6ba0>
   1847c:	mov	r0, r4
   18480:	mov	r2, r5
   18484:	bl	1849c <ftello64@plt+0x6bb4>
   18488:	ldrb	r0, [r4, #28]
   1848c:	orr	r0, r0, #8
   18490:	strb	r0, [r4, #28]
   18494:	mov	r0, #0
   18498:	pop	{r4, r5, r6, sl, fp, pc}
   1849c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   184a0:	add	fp, sp, #28
   184a4:	sub	sp, sp, #308	; 0x134
   184a8:	ldr	r8, [r0]
   184ac:	str	r0, [sp, #16]
   184b0:	mov	sl, #0
   184b4:	str	r2, [sp, #28]
   184b8:	ldr	r0, [r8, #92]	; 0x5c
   184bc:	cmp	r0, #1
   184c0:	ldreq	r0, [sp, #16]
   184c4:	ldrbeq	r0, [r0, #14]
   184c8:	ubfxeq	sl, r0, #6, #1
   184cc:	ldr	r0, [r1, #8]
   184d0:	cmp	r0, #1
   184d4:	blt	18848 <ftello64@plt+0x6f60>
   184d8:	add	r0, sp, #32
   184dc:	mov	r4, #1
   184e0:	mov	r2, #0
   184e4:	str	r1, [sp, #8]
   184e8:	str	r8, [sp, #20]
   184ec:	add	r0, r0, #1
   184f0:	str	r0, [sp, #4]
   184f4:	movw	r0, #1
   184f8:	movt	r0, #32
   184fc:	add	r0, r0, #254	; 0xfe
   18500:	str	r0, [sp]
   18504:	ldr	r0, [r1, #12]
   18508:	str	r2, [sp, #12]
   1850c:	ldr	r9, [r0, r2, lsl #2]
   18510:	ldr	r0, [r8]
   18514:	add	r1, r0, r9, lsl #3
   18518:	ldrb	r5, [r1, #4]
   1851c:	sub	r1, r5, #1
   18520:	cmp	r1, #6
   18524:	bhi	18808 <ftello64@plt+0x6f20>
   18528:	add	r2, pc, #0
   1852c:	ldr	pc, [r2, r1, lsl #2]
   18530:	andeq	r8, r1, ip, asr #10
   18534:	andeq	r8, r1, r4, lsr #16
   18538:	andeq	r8, r1, r8, asr r6
   1853c:	andeq	r8, r1, r8, lsl #16
   18540:	andeq	r8, r1, r4, lsr #16
   18544:	ldrdeq	r8, [r1], -r0
   18548:	andeq	r8, r1, r4, lsr #16
   1854c:	ldrb	r0, [r0, r9, lsl #3]
   18550:	ldr	r1, [sp, #28]
   18554:	cmp	sl, #0
   18558:	strb	r4, [r1, r0]
   1855c:	beq	1856c <ftello64@plt+0x6c84>
   18560:	bl	115d0 <tolower@plt>
   18564:	ldr	r1, [sp, #28]
   18568:	strb	r4, [r1, r0]
   1856c:	ldr	r0, [sp, #16]
   18570:	ldrb	r0, [r0, #14]
   18574:	tst	r0, #64	; 0x40
   18578:	beq	18808 <ftello64@plt+0x6f20>
   1857c:	ldr	r0, [r8, #92]	; 0x5c
   18580:	cmp	r0, #2
   18584:	blt	18808 <ftello64@plt+0x6f20>
   18588:	ldr	r0, [r8]
   1858c:	add	r1, r9, #1
   18590:	add	r5, sp, #32
   18594:	mov	r3, r9
   18598:	movw	r6, #1
   1859c:	mov	r7, #0
   185a0:	movt	r6, #32
   185a4:	ldrb	r0, [r0, r9, lsl #3]
   185a8:	mov	r9, r5
   185ac:	ldr	r5, [sp]
   185b0:	strb	r0, [sp, #32]
   185b4:	ldr	r0, [r8, #8]
   185b8:	cmp	r1, r0
   185bc:	ldr	r0, [sp, #4]
   185c0:	bcs	18600 <ftello64@plt+0x6d18>
   185c4:	ldr	r0, [sp, #4]
   185c8:	ldr	r1, [r8]
   185cc:	add	r1, r1, r3, lsl #3
   185d0:	ldr	r2, [r1, #12]
   185d4:	and	r2, r2, r5
   185d8:	cmp	r2, r6
   185dc:	bne	18600 <ftello64@plt+0x6d18>
   185e0:	ldrb	r1, [r1, #8]
   185e4:	strb	r1, [r0], #1
   185e8:	add	r1, r3, #1
   185ec:	add	r3, r3, #2
   185f0:	ldr	r2, [r8, #8]
   185f4:	cmp	r3, r2
   185f8:	mov	r3, r1
   185fc:	bcc	185c8 <ftello64@plt+0x6ce0>
   18600:	sub	r6, r0, r9
   18604:	sub	r5, fp, #48	; 0x30
   18608:	sub	r0, fp, #36	; 0x24
   1860c:	mov	r1, r9
   18610:	str	r7, [fp, #-44]	; 0xffffffd4
   18614:	str	r7, [fp, #-48]	; 0xffffffd0
   18618:	mov	r2, r6
   1861c:	mov	r3, r5
   18620:	bl	25bf4 <ftello64@plt+0x1430c>
   18624:	cmp	r0, r6
   18628:	bne	18808 <ftello64@plt+0x6f20>
   1862c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18630:	bl	115e8 <towlower@plt>
   18634:	mov	r1, r0
   18638:	mov	r0, r9
   1863c:	mov	r2, r5
   18640:	bl	11528 <wcrtomb@plt>
   18644:	cmn	r0, #1
   18648:	ldrbne	r0, [sp, #32]
   1864c:	ldrne	r1, [sp, #28]
   18650:	strbne	r4, [r1, r0]
   18654:	b	18808 <ftello64@plt+0x6f20>
   18658:	ldr	r5, [sp, #28]
   1865c:	mov	r7, #0
   18660:	mov	r6, #0
   18664:	str	r9, [sp, #24]
   18668:	b	18678 <ftello64@plt+0x6d90>
   1866c:	ldr	r0, [r8]
   18670:	add	r5, r5, #32
   18674:	add	r7, r7, #32
   18678:	ldr	r0, [r0, r9, lsl #3]
   1867c:	mov	r8, #0
   18680:	ldr	r9, [r0, r6, lsl #2]
   18684:	b	1869c <ftello64@plt+0x6db4>
   18688:	add	r0, r7, r8
   1868c:	bl	115d0 <tolower@plt>
   18690:	ldr	r1, [sp, #28]
   18694:	strb	r4, [r1, r0]
   18698:	b	186ac <ftello64@plt+0x6dc4>
   1869c:	tst	r9, r4, lsl r8
   186a0:	strbne	r4, [r5, r8]
   186a4:	cmpne	sl, #0
   186a8:	bne	18688 <ftello64@plt+0x6da0>
   186ac:	add	r8, r8, #1
   186b0:	cmp	r8, #32
   186b4:	bne	1869c <ftello64@plt+0x6db4>
   186b8:	ldr	r8, [sp, #20]
   186bc:	ldr	r9, [sp, #24]
   186c0:	add	r6, r6, #1
   186c4:	cmp	r6, #8
   186c8:	bne	1866c <ftello64@plt+0x6d84>
   186cc:	b	18808 <ftello64@plt+0x6f20>
   186d0:	ldr	r6, [r0, r9, lsl #3]
   186d4:	ldr	r0, [r8, #92]	; 0x5c
   186d8:	cmp	r0, #2
   186dc:	blt	18750 <ftello64@plt+0x6e68>
   186e0:	ldr	r0, [r6, #36]	; 0x24
   186e4:	cmp	r0, #0
   186e8:	bne	18700 <ftello64@plt+0x6e18>
   186ec:	ldrb	r0, [r6, #16]
   186f0:	tst	r0, #1
   186f4:	ldreq	r0, [r6, #32]
   186f8:	cmpeq	r0, #0
   186fc:	beq	18750 <ftello64@plt+0x6e68>
   18700:	mov	r6, #0
   18704:	add	r5, sp, #32
   18708:	sub	r7, fp, #48	; 0x30
   1870c:	strb	r6, [fp, #-48]	; 0xffffffd0
   18710:	mov	r0, #0
   18714:	mov	r1, r7
   18718:	mov	r2, #1
   1871c:	mov	r3, r5
   18720:	str	r6, [sp, #36]	; 0x24
   18724:	str	r6, [sp, #32]
   18728:	bl	25bf4 <ftello64@plt+0x1430c>
   1872c:	cmn	r0, #2
   18730:	ldrb	r1, [fp, #-48]	; 0xffffffd0
   18734:	ldreq	r0, [sp, #28]
   18738:	strbeq	r4, [r0, r1]
   1873c:	add	r0, r1, #1
   18740:	tst	r0, #255	; 0xff
   18744:	strb	r0, [fp, #-48]	; 0xffffffd0
   18748:	bne	18710 <ftello64@plt+0x6e28>
   1874c:	b	18808 <ftello64@plt+0x6f20>
   18750:	ldr	r0, [r6, #20]
   18754:	cmp	r0, #1
   18758:	blt	18808 <ftello64@plt+0x6f20>
   1875c:	mov	r9, #0
   18760:	mov	r0, #0
   18764:	sub	r7, fp, #48	; 0x30
   18768:	add	r5, sp, #32
   1876c:	str	r0, [fp, #-44]	; 0xffffffd4
   18770:	str	r0, [fp, #-48]	; 0xffffffd0
   18774:	mov	r2, r7
   18778:	ldr	r0, [r6]
   1877c:	ldr	r1, [r0, r9, lsl #2]
   18780:	mov	r0, r5
   18784:	bl	11528 <wcrtomb@plt>
   18788:	cmn	r0, #1
   1878c:	beq	187b0 <ftello64@plt+0x6ec8>
   18790:	ldrb	r0, [sp, #32]
   18794:	ldr	r1, [sp, #28]
   18798:	cmp	sl, #0
   1879c:	strb	r4, [r1, r0]
   187a0:	beq	187b0 <ftello64@plt+0x6ec8>
   187a4:	bl	115d0 <tolower@plt>
   187a8:	ldr	r1, [sp, #28]
   187ac:	strb	r4, [r1, r0]
   187b0:	ldr	r0, [sp, #16]
   187b4:	ldrb	r0, [r0, #14]
   187b8:	tst	r0, #64	; 0x40
   187bc:	beq	187f8 <ftello64@plt+0x6f10>
   187c0:	ldr	r0, [r8, #92]	; 0x5c
   187c4:	cmp	r0, #2
   187c8:	blt	187f8 <ftello64@plt+0x6f10>
   187cc:	ldr	r0, [r6]
   187d0:	ldr	r0, [r0, r9, lsl #2]
   187d4:	bl	115e8 <towlower@plt>
   187d8:	mov	r1, r0
   187dc:	mov	r0, r5
   187e0:	mov	r2, r7
   187e4:	bl	11528 <wcrtomb@plt>
   187e8:	cmn	r0, #1
   187ec:	ldrbne	r0, [sp, #32]
   187f0:	ldrne	r1, [sp, #28]
   187f4:	strbne	r4, [r1, r0]
   187f8:	ldr	r0, [r6, #20]
   187fc:	add	r9, r9, #1
   18800:	cmp	r9, r0
   18804:	blt	18760 <ftello64@plt+0x6e78>
   18808:	ldr	r1, [sp, #8]
   1880c:	ldr	r2, [sp, #12]
   18810:	ldr	r0, [r1, #8]
   18814:	add	r2, r2, #1
   18818:	cmp	r2, r0
   1881c:	blt	18504 <ftello64@plt+0x6c1c>
   18820:	b	18848 <ftello64@plt+0x6f60>
   18824:	ldr	r0, [sp, #28]
   18828:	mov	r1, #1
   1882c:	mov	r2, #256	; 0x100
   18830:	bl	117a4 <memset@plt>
   18834:	cmp	r5, #2
   18838:	ldreq	r1, [sp, #16]
   1883c:	ldrbeq	r0, [r1, #28]
   18840:	orreq	r0, r0, #1
   18844:	strbeq	r0, [r1, #28]
   18848:	sub	sp, fp, #28
   1884c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18850:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18854:	add	fp, sp, #24
   18858:	mov	r4, r0
   1885c:	mov	r0, #0
   18860:	mov	r6, r2
   18864:	mov	r8, r1
   18868:	str	r0, [r4]
   1886c:	str	r0, [r4, #4]
   18870:	str	r0, [r4, #8]
   18874:	mov	r0, #256	; 0x100
   18878:	bl	255b8 <ftello64@plt+0x13cd0>
   1887c:	cmp	r0, #0
   18880:	str	r0, [r4, #16]
   18884:	beq	18934 <ftello64@plt+0x704c>
   18888:	movw	r0, #45820	; 0xb2fc
   1888c:	tst	r6, #1
   18890:	and	r1, r6, #2
   18894:	movt	r0, #3
   18898:	movweq	r0, #710	; 0x2c6
   1889c:	movteq	r0, #257	; 0x101
   188a0:	tst	r6, #4
   188a4:	orr	r5, r0, r1, lsl #21
   188a8:	bne	188bc <ftello64@plt+0x6fd4>
   188ac:	ldrb	r0, [r4, #28]
   188b0:	and	r0, r0, #127	; 0x7f
   188b4:	strb	r0, [r4, #28]
   188b8:	b	188dc <ftello64@plt+0x6ff4>
   188bc:	ldrb	r0, [r4, #28]
   188c0:	mvn	r1, #127	; 0x7f
   188c4:	orr	r0, r0, r1
   188c8:	movw	r1, #45758	; 0xb2be
   188cc:	movt	r1, #323	; 0x143
   188d0:	strb	r0, [r4, #28]
   188d4:	and	r1, r5, r1
   188d8:	orr	r5, r1, #256	; 0x100
   188dc:	and	r1, r6, #8
   188e0:	and	r0, r0, #239	; 0xef
   188e4:	mov	r7, #0
   188e8:	orr	r0, r0, r1, lsl #1
   188ec:	str	r7, [r4, #20]
   188f0:	strb	r0, [r4, #28]
   188f4:	mov	r0, r8
   188f8:	bl	11750 <strlen@plt>
   188fc:	mov	r2, r0
   18900:	mov	r0, r4
   18904:	mov	r1, r8
   18908:	mov	r3, r5
   1890c:	bl	1779c <ftello64@plt+0x5eb4>
   18910:	mov	r5, r0
   18914:	cmp	r0, #16
   18918:	movweq	r5, #8
   1891c:	cmp	r5, #0
   18920:	bne	1893c <ftello64@plt+0x7054>
   18924:	mov	r0, r4
   18928:	bl	18400 <ftello64@plt+0x6b18>
   1892c:	mov	r0, r7
   18930:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   18934:	mov	r7, #12
   18938:	b	1892c <ftello64@plt+0x7044>
   1893c:	ldr	r0, [r4, #16]
   18940:	bl	150fc <ftello64@plt+0x3814>
   18944:	str	r7, [r4, #16]
   18948:	mov	r7, r5
   1894c:	b	1892c <ftello64@plt+0x7044>
   18950:	push	{r4, r5, r6, r7, fp, lr}
   18954:	add	fp, sp, #16
   18958:	cmp	r0, #17
   1895c:	bcs	189d0 <ftello64@plt+0x70e8>
   18960:	movw	r1, #33528	; 0x82f8
   18964:	mov	r4, r2
   18968:	mov	r2, #5
   1896c:	mov	r5, r3
   18970:	movt	r1, #2
   18974:	ldr	r0, [r1, r0, lsl #2]
   18978:	movw	r1, #33144	; 0x8178
   1897c:	movt	r1, #2
   18980:	add	r1, r1, r0
   18984:	mov	r0, #0
   18988:	bl	11618 <dcgettext@plt>
   1898c:	mov	r6, r0
   18990:	bl	11750 <strlen@plt>
   18994:	add	r7, r0, #1
   18998:	cmp	r5, #0
   1899c:	beq	189b8 <ftello64@plt+0x70d0>
   189a0:	cmp	r7, r5
   189a4:	mov	r2, r7
   189a8:	bhi	189c0 <ftello64@plt+0x70d8>
   189ac:	mov	r0, r4
   189b0:	mov	r1, r6
   189b4:	bl	115c4 <memcpy@plt>
   189b8:	mov	r0, r7
   189bc:	pop	{r4, r5, r6, r7, fp, pc}
   189c0:	sub	r2, r5, #1
   189c4:	mov	r0, #0
   189c8:	strb	r0, [r4, r2]
   189cc:	b	189ac <ftello64@plt+0x70c4>
   189d0:	bl	118ac <abort@plt>
   189d4:	push	{r4, r5, fp, lr}
   189d8:	add	fp, sp, #8
   189dc:	ldr	r5, [r0]
   189e0:	mov	r4, r0
   189e4:	cmp	r5, #0
   189e8:	beq	18a14 <ftello64@plt+0x712c>
   189ec:	movw	r0, #0
   189f0:	movw	r1, #0
   189f4:	movt	r0, #0
   189f8:	movt	r1, #0
   189fc:	orrs	r0, r1, r0
   18a00:	beq	18a0c <ftello64@plt+0x7124>
   18a04:	add	r0, r5, #136	; 0x88
   18a08:	bl	11564 <pthread_mutex_destroy@plt>
   18a0c:	mov	r0, r5
   18a10:	bl	18a3c <ftello64@plt+0x7154>
   18a14:	mov	r5, #0
   18a18:	str	r5, [r4]
   18a1c:	str	r5, [r4, #4]
   18a20:	ldr	r0, [r4, #16]
   18a24:	bl	150fc <ftello64@plt+0x3814>
   18a28:	str	r5, [r4, #16]
   18a2c:	ldr	r0, [r4, #20]
   18a30:	bl	150fc <ftello64@plt+0x3814>
   18a34:	str	r5, [r4, #20]
   18a38:	pop	{r4, r5, fp, pc}
   18a3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18a40:	add	fp, sp, #28
   18a44:	sub	sp, sp, #4
   18a48:	mov	sl, r0
   18a4c:	ldr	r0, [r0]
   18a50:	cmp	r0, #0
   18a54:	ldrne	r1, [sl, #8]
   18a58:	cmpne	r1, #0
   18a5c:	bne	18ba8 <ftello64@plt+0x72c0>
   18a60:	ldr	r0, [sl, #12]
   18a64:	bl	150fc <ftello64@plt+0x3814>
   18a68:	ldr	r0, [sl, #8]
   18a6c:	cmp	r0, #0
   18a70:	beq	18adc <ftello64@plt+0x71f4>
   18a74:	add	r7, sl, #20
   18a78:	add	r8, sl, #28
   18a7c:	add	r9, sl, #24
   18a80:	mov	r5, #0
   18a84:	mov	r6, #8
   18a88:	ldr	r0, [r9]
   18a8c:	cmp	r0, #0
   18a90:	beq	18a9c <ftello64@plt+0x71b4>
   18a94:	ldr	r0, [r0, r6]
   18a98:	bl	150fc <ftello64@plt+0x3814>
   18a9c:	ldr	r0, [r8]
   18aa0:	cmp	r0, #0
   18aa4:	beq	18ab0 <ftello64@plt+0x71c8>
   18aa8:	ldr	r0, [r0, r6]
   18aac:	bl	150fc <ftello64@plt+0x3814>
   18ab0:	ldr	r0, [r7]
   18ab4:	cmp	r0, #0
   18ab8:	beq	18ac4 <ftello64@plt+0x71dc>
   18abc:	ldr	r0, [r0, r6]
   18ac0:	bl	150fc <ftello64@plt+0x3814>
   18ac4:	ldr	r0, [sl, #8]
   18ac8:	add	r5, r5, #1
   18acc:	add	r6, r6, #12
   18ad0:	cmp	r5, r0
   18ad4:	bcc	18a88 <ftello64@plt+0x71a0>
   18ad8:	b	18ae8 <ftello64@plt+0x7200>
   18adc:	add	r8, sl, #28
   18ae0:	add	r9, sl, #24
   18ae4:	add	r7, sl, #20
   18ae8:	ldr	r0, [r7]
   18aec:	bl	150fc <ftello64@plt+0x3814>
   18af0:	ldr	r0, [r9]
   18af4:	bl	150fc <ftello64@plt+0x3814>
   18af8:	ldr	r0, [r8]
   18afc:	bl	150fc <ftello64@plt+0x3814>
   18b00:	ldr	r0, [sl]
   18b04:	bl	150fc <ftello64@plt+0x3814>
   18b08:	ldr	r5, [sl, #32]
   18b0c:	cmp	r5, #0
   18b10:	beq	18b70 <ftello64@plt+0x7288>
   18b14:	mov	r6, #0
   18b18:	b	18b24 <ftello64@plt+0x723c>
   18b1c:	ldr	r5, [sl, #32]
   18b20:	add	r6, r6, #1
   18b24:	add	r0, r6, r6, lsl #1
   18b28:	ldr	r0, [r5, r0, lsl #2]!
   18b2c:	add	r7, r5, #8
   18b30:	cmp	r0, #1
   18b34:	blt	18b58 <ftello64@plt+0x7270>
   18b38:	mov	r4, #0
   18b3c:	ldr	r0, [r7]
   18b40:	ldr	r0, [r0, r4, lsl #2]
   18b44:	bl	1ab94 <ftello64@plt+0x92ac>
   18b48:	ldr	r0, [r5]
   18b4c:	add	r4, r4, #1
   18b50:	cmp	r4, r0
   18b54:	blt	18b3c <ftello64@plt+0x7254>
   18b58:	ldr	r0, [r7]
   18b5c:	bl	150fc <ftello64@plt+0x3814>
   18b60:	ldr	r0, [sl, #68]	; 0x44
   18b64:	cmp	r6, r0
   18b68:	bcc	18b1c <ftello64@plt+0x7234>
   18b6c:	ldr	r5, [sl, #32]
   18b70:	mov	r0, r5
   18b74:	bl	150fc <ftello64@plt+0x3814>
   18b78:	ldr	r0, [sl, #60]	; 0x3c
   18b7c:	movw	r1, #33596	; 0x833c
   18b80:	movt	r1, #2
   18b84:	cmp	r0, r1
   18b88:	beq	18b90 <ftello64@plt+0x72a8>
   18b8c:	bl	150fc <ftello64@plt+0x3814>
   18b90:	ldr	r0, [sl, #132]	; 0x84
   18b94:	bl	150fc <ftello64@plt+0x3814>
   18b98:	mov	r0, sl
   18b9c:	sub	sp, fp, #28
   18ba0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18ba4:	b	150fc <ftello64@plt+0x3814>
   18ba8:	bl	1ab64 <ftello64@plt+0x927c>
   18bac:	ldr	r0, [sl, #8]
   18bb0:	cmp	r0, #2
   18bb4:	bcc	18a60 <ftello64@plt+0x7178>
   18bb8:	mov	r5, #1
   18bbc:	mov	r6, #8
   18bc0:	ldr	r0, [sl]
   18bc4:	add	r0, r0, r6
   18bc8:	bl	1ab64 <ftello64@plt+0x927c>
   18bcc:	ldr	r0, [sl, #8]
   18bd0:	add	r5, r5, #1
   18bd4:	add	r6, r6, #8
   18bd8:	cmp	r5, r0
   18bdc:	bcc	18bc0 <ftello64@plt+0x72d8>
   18be0:	b	18a60 <ftello64@plt+0x7178>
   18be4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18be8:	add	fp, sp, #28
   18bec:	sub	sp, sp, #28
   18bf0:	ldr	sl, [fp, #8]
   18bf4:	mov	r7, #2
   18bf8:	cmp	sl, #7
   18bfc:	bhi	18cd0 <ftello64@plt+0x73e8>
   18c00:	mov	r5, r0
   18c04:	ldr	r0, [r0]
   18c08:	mov	r6, r3
   18c0c:	mov	r9, r2
   18c10:	mov	r4, r1
   18c14:	tst	sl, #4
   18c18:	str	r0, [sp, #24]
   18c1c:	bne	18c34 <ftello64@plt+0x734c>
   18c20:	mov	r0, r4
   18c24:	bl	11750 <strlen@plt>
   18c28:	mov	r7, r0
   18c2c:	mov	r8, #0
   18c30:	b	18c3c <ftello64@plt+0x7354>
   18c34:	ldr	r8, [r6]
   18c38:	ldr	r7, [r6, #4]
   18c3c:	movw	r0, #0
   18c40:	movw	r1, #0
   18c44:	movt	r0, #0
   18c48:	movt	r1, #0
   18c4c:	orrs	r0, r1, r0
   18c50:	str	r0, [sp, #20]
   18c54:	beq	18c64 <ftello64@plt+0x737c>
   18c58:	ldr	r0, [sp, #24]
   18c5c:	add	r0, r0, #136	; 0x88
   18c60:	bl	115a0 <pthread_mutex_lock@plt>
   18c64:	ldrb	r0, [r5, #28]
   18c68:	tst	r0, #16
   18c6c:	bne	18c80 <ftello64@plt+0x7398>
   18c70:	str	r7, [sp]
   18c74:	stmib	sp, {r7, r9}
   18c78:	str	r6, [sp, #12]
   18c7c:	b	18c94 <ftello64@plt+0x73ac>
   18c80:	mov	r0, #0
   18c84:	str	r7, [sp]
   18c88:	str	r7, [sp, #4]
   18c8c:	str	r0, [sp, #8]
   18c90:	str	r0, [sp, #12]
   18c94:	mov	r0, r5
   18c98:	mov	r1, r4
   18c9c:	mov	r2, r7
   18ca0:	mov	r3, r8
   18ca4:	str	sl, [sp, #16]
   18ca8:	bl	18cdc <ftello64@plt+0x73f4>
   18cac:	mov	r7, r0
   18cb0:	ldr	r0, [sp, #20]
   18cb4:	cmp	r0, #0
   18cb8:	beq	18cc8 <ftello64@plt+0x73e0>
   18cbc:	ldr	r0, [sp, #24]
   18cc0:	add	r0, r0, #136	; 0x88
   18cc4:	bl	114ec <pthread_mutex_unlock@plt>
   18cc8:	cmp	r7, #0
   18ccc:	movwne	r7, #1
   18cd0:	mov	r0, r7
   18cd4:	sub	sp, fp, #28
   18cd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18cdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18ce0:	add	fp, sp, #28
   18ce4:	sub	sp, sp, #436	; 0x1b4
   18ce8:	ldr	r5, [r0]
   18cec:	str	r2, [sp, #108]	; 0x6c
   18cf0:	str	r1, [sp, #104]	; 0x68
   18cf4:	mov	r9, r0
   18cf8:	add	r0, sp, #112	; 0x70
   18cfc:	mov	r1, #0
   18d00:	mov	r2, #136	; 0x88
   18d04:	mov	r7, r3
   18d08:	mov	r8, #0
   18d0c:	bl	117a4 <memset@plt>
   18d10:	str	r5, [sp, #196]	; 0xc4
   18d14:	ldr	r0, [fp, #8]
   18d18:	mov	sl, #0
   18d1c:	ldr	r1, [r9, #16]
   18d20:	cmp	r1, #0
   18d24:	beq	18d40 <ftello64@plt+0x7458>
   18d28:	ldrb	r2, [r9, #28]
   18d2c:	and	r2, r2, #9
   18d30:	cmp	r2, #8
   18d34:	movne	r1, #0
   18d38:	subs	sl, r7, r0
   18d3c:	movne	sl, r1
   18d40:	ldr	r2, [r9, #24]
   18d44:	ldr	r6, [fp, #16]
   18d48:	ldr	r1, [r9, #8]
   18d4c:	mov	r4, #1
   18d50:	mvn	r3, r2
   18d54:	cmp	r2, r6
   18d58:	addcc	r8, r3, r6
   18d5c:	cmp	r1, #0
   18d60:	beq	1a5a4 <ftello64@plt+0x8cbc>
   18d64:	ldr	r1, [r5, #36]	; 0x24
   18d68:	cmp	r1, #0
   18d6c:	ldrne	r2, [r5, #40]	; 0x28
   18d70:	cmpne	r2, #0
   18d74:	beq	1a5a4 <ftello64@plt+0x8cbc>
   18d78:	ldr	r3, [r5, #44]	; 0x2c
   18d7c:	cmp	r3, #0
   18d80:	ldrne	r6, [r5, #48]	; 0x30
   18d84:	cmpne	r6, #0
   18d88:	beq	1a5a4 <ftello64@plt+0x8cbc>
   18d8c:	ldr	r1, [r1, #8]
   18d90:	ldr	r6, [r9, #20]
   18d94:	cmp	r1, #0
   18d98:	beq	18da8 <ftello64@plt+0x74c0>
   18d9c:	ldr	lr, [sp, #108]	; 0x6c
   18da0:	ldr	ip, [sp, #104]	; 0x68
   18da4:	b	18dbc <ftello64@plt+0x74d4>
   18da8:	ldr	r1, [r2, #8]
   18dac:	ldr	lr, [sp, #108]	; 0x6c
   18db0:	ldr	ip, [sp, #104]	; 0x68
   18db4:	cmp	r1, #0
   18db8:	beq	19dcc <ftello64@plt+0x84e4>
   18dbc:	str	r0, [sp, #96]	; 0x60
   18dc0:	ldr	r0, [fp, #16]
   18dc4:	subs	r0, r0, r8
   18dc8:	str	r0, [sp, #92]	; 0x5c
   18dcc:	mov	r0, #1
   18dd0:	str	r0, [sp, #68]	; 0x44
   18dd4:	bne	18de8 <ftello64@plt+0x7500>
   18dd8:	ldr	r0, [r5, #76]	; 0x4c
   18ddc:	cmp	r0, #0
   18de0:	movwne	r0, #1
   18de4:	str	r0, [sp, #68]	; 0x44
   18de8:	ldr	r0, [r9, #12]
   18dec:	ldr	r2, [r5, #92]	; 0x5c
   18df0:	ldr	r1, [r5, #8]
   18df4:	str	r6, [sp, #176]	; 0xb0
   18df8:	str	ip, [sp, #112]	; 0x70
   18dfc:	vdup.32	q8, lr
   18e00:	str	r2, [sp, #192]	; 0xc0
   18e04:	ubfx	r3, r0, #22, #1
   18e08:	and	r0, r0, #4194304	; 0x400000
   18e0c:	str	r6, [sp, #100]	; 0x64
   18e10:	add	r1, r1, #1
   18e14:	orrs	r0, r6, r0
   18e18:	strb	r3, [sp, #184]	; 0xb8
   18e1c:	movwne	r0, #1
   18e20:	cmp	r2, r1
   18e24:	strb	r0, [sp, #187]	; 0xbb
   18e28:	add	r0, sp, #112	; 0x70
   18e2c:	movgt	r1, r2
   18e30:	add	r2, lr, #1
   18e34:	ldrb	r6, [r5, #88]	; 0x58
   18e38:	add	r3, r0, #44	; 0x2c
   18e3c:	cmp	r2, r1
   18e40:	vst1.32	{d16-d17}, [r3]
   18e44:	movlt	r1, r2
   18e48:	ubfx	r3, r6, #3, #1
   18e4c:	strb	r3, [sp, #186]	; 0xba
   18e50:	ubfx	r3, r6, #2, #1
   18e54:	strb	r3, [sp, #185]	; 0xb9
   18e58:	bl	1acb0 <ftello64@plt+0x93c8>
   18e5c:	cmp	r0, #0
   18e60:	bne	1a61c <ftello64@plt+0x8d34>
   18e64:	add	r1, r5, #96	; 0x60
   18e68:	ldr	r2, [fp, #24]
   18e6c:	ldr	r0, [fp, #12]
   18e70:	str	r1, [sp, #180]	; 0xb4
   18e74:	ldrb	r1, [r5, #88]	; 0x58
   18e78:	ubfx	r1, r1, #4, #1
   18e7c:	ldr	ip, [sp, #108]	; 0x6c
   18e80:	strb	r1, [sp, #190]	; 0xbe
   18e84:	mov	r1, #0
   18e88:	ldrb	r3, [sp, #187]	; 0xbb
   18e8c:	cmp	r3, #0
   18e90:	ldr	r3, [sp, #104]	; 0x68
   18e94:	bne	18eac <ftello64@plt+0x75c4>
   18e98:	str	r3, [sp, #116]	; 0x74
   18e9c:	ldr	r1, [r5, #92]	; 0x5c
   18ea0:	cmp	r1, #1
   18ea4:	mov	r1, ip
   18ea8:	movwgt	r1, #0
   18eac:	str	r1, [sp, #144]	; 0x90
   18eb0:	str	r1, [sp, #140]	; 0x8c
   18eb4:	str	r0, [sp, #168]	; 0xa8
   18eb8:	str	r0, [sp, #164]	; 0xa4
   18ebc:	mov	r1, r5
   18ec0:	str	r9, [sp, #44]	; 0x2c
   18ec4:	ldrb	r0, [r9, #28]
   18ec8:	str	r1, [sp, #84]	; 0x54
   18ecc:	lsr	r0, r0, #7
   18ed0:	strb	r0, [sp, #189]	; 0xbd
   18ed4:	mov	r0, r5
   18ed8:	ldr	r5, [sp, #100]	; 0x64
   18edc:	ldr	r6, [r0, #76]!	; 0x4c
   18ee0:	str	r0, [sp, #64]	; 0x40
   18ee4:	mvn	r0, #0
   18ee8:	lsl	r9, r6, #1
   18eec:	cmp	r6, #1
   18ef0:	str	r0, [sp, #204]	; 0xcc
   18ef4:	str	r2, [sp, #200]	; 0xc8
   18ef8:	blt	18f58 <ftello64@plt+0x7670>
   18efc:	movw	r0, #43690	; 0xaaaa
   18f00:	mov	r4, #12
   18f04:	movt	r0, #2730	; 0xaaa
   18f08:	cmp	r9, r0
   18f0c:	bhi	1a56c <ftello64@plt+0x8c84>
   18f10:	add	r0, r6, r6, lsl #1
   18f14:	mov	r5, r8
   18f18:	lsl	r0, r0, #4
   18f1c:	bl	255b8 <ftello64@plt+0x13cd0>
   18f20:	mov	r8, r0
   18f24:	str	r0, [sp, #228]	; 0xe4
   18f28:	lsl	r0, r6, #3
   18f2c:	bl	255b8 <ftello64@plt+0x13cd0>
   18f30:	cmp	r0, #0
   18f34:	str	r0, [sp, #244]	; 0xf4
   18f38:	beq	1a56c <ftello64@plt+0x8c84>
   18f3c:	cmp	r8, #0
   18f40:	mov	r8, r5
   18f44:	ldr	ip, [sp, #108]	; 0x6c
   18f48:	ldr	r3, [sp, #104]	; 0x68
   18f4c:	ldr	r5, [sp, #100]	; 0x64
   18f50:	ldr	r2, [fp, #24]
   18f54:	beq	1a56c <ftello64@plt+0x8c84>
   18f58:	mov	r0, #1
   18f5c:	str	r0, [sp, #232]	; 0xe8
   18f60:	ldr	r0, [sp, #92]	; 0x5c
   18f64:	str	r9, [sp, #224]	; 0xe0
   18f68:	str	r9, [sp, #240]	; 0xf0
   18f6c:	cmp	r0, #1
   18f70:	bhi	18f84 <ftello64@plt+0x769c>
   18f74:	ldr	r0, [sp, #84]	; 0x54
   18f78:	ldrb	r0, [r0, #88]	; 0x58
   18f7c:	tst	r0, #2
   18f80:	beq	18fbc <ftello64@plt+0x76d4>
   18f84:	ldr	r0, [sp, #148]	; 0x94
   18f88:	mov	r4, #12
   18f8c:	cmn	r0, #-1073741822	; 0xc0000002
   18f90:	bhi	1a56c <ftello64@plt+0x8c84>
   18f94:	mov	r1, #4
   18f98:	add	r0, r1, r0, lsl #2
   18f9c:	bl	255b8 <ftello64@plt+0x13cd0>
   18fa0:	ldr	r2, [fp, #24]
   18fa4:	ldr	r5, [sp, #100]	; 0x64
   18fa8:	ldr	r3, [sp, #104]	; 0x68
   18fac:	ldr	ip, [sp, #108]	; 0x6c
   18fb0:	cmp	r0, #0
   18fb4:	str	r0, [sp, #212]	; 0xd4
   18fb8:	beq	1a56c <ftello64@plt+0x8c84>
   18fbc:	ldr	r6, [sp, #96]	; 0x60
   18fc0:	tst	r2, #1
   18fc4:	mov	r1, #4
   18fc8:	str	r7, [fp, #-212]	; 0xffffff2c
   18fcc:	str	r8, [sp, #36]	; 0x24
   18fd0:	mov	r9, r7
   18fd4:	mov	r0, #4
   18fd8:	movweq	r1, #6
   18fdc:	str	r1, [sp, #172]	; 0xac
   18fe0:	mov	r1, #1
   18fe4:	cmp	r6, r7
   18fe8:	mov	r8, r6
   18fec:	mvnlt	r1, #0
   18ff0:	movlt	r8, r7
   18ff4:	movlt	r9, r6
   18ff8:	cmp	sl, #0
   18ffc:	str	r1, [sp, #80]	; 0x50
   19000:	ldr	r1, [sp, #84]	; 0x54
   19004:	ldr	r1, [r1, #92]	; 0x5c
   19008:	str	r1, [sp, #76]	; 0x4c
   1900c:	beq	19050 <ftello64@plt+0x7768>
   19010:	cmp	r1, #1
   19014:	beq	19034 <ftello64@plt+0x774c>
   19018:	ldr	r0, [sp, #44]	; 0x2c
   1901c:	ldr	r0, [r0, #12]
   19020:	and	r0, r0, #4194304	; 0x400000
   19024:	orr	r0, r5, r0
   19028:	clz	r0, r0
   1902c:	lsr	r0, r0, #5
   19030:	lsl	r0, r0, #2
   19034:	cmp	r5, #0
   19038:	mov	r1, r5
   1903c:	movwne	r1, #1
   19040:	cmp	r6, r7
   19044:	orrge	r1, r1, #2
   19048:	orr	r0, r1, r0
   1904c:	b	19054 <ftello64@plt+0x776c>
   19050:	mov	r0, #8
   19054:	add	r1, sp, #112	; 0x70
   19058:	cmp	r6, r7
   1905c:	sub	lr, r0, #4
   19060:	str	r9, [sp, #56]	; 0x38
   19064:	add	r1, r1, #32
   19068:	str	lr, [sp, #60]	; 0x3c
   1906c:	str	r1, [sp, #32]
   19070:	sub	r1, fp, #212	; 0xd4
   19074:	movwlt	r1, #0
   19078:	cmp	r1, #0
   1907c:	str	r1, [sp, #48]	; 0x30
   19080:	movwne	r1, #1
   19084:	str	r1, [sp, #52]	; 0x34
   19088:	sub	r1, fp, #208	; 0xd0
   1908c:	add	r1, r1, #16
   19090:	str	r1, [sp, #40]	; 0x28
   19094:	cmp	lr, #4
   19098:	bhi	19174 <ftello64@plt+0x788c>
   1909c:	add	r0, pc, #0
   190a0:	ldr	pc, [r0, lr, lsl #2]
   190a4:	strheq	r9, [r1], -r8
   190a8:	strheq	r9, [r1], -r8
   190ac:	andeq	r9, r1, ip, lsr #2
   190b0:	andeq	r9, r1, r4, lsl #2
   190b4:	strdeq	r9, [r1], -ip
   190b8:	mov	r4, #1
   190bc:	cmp	r7, r9
   190c0:	blt	1a56c <ftello64@plt+0x8c84>
   190c4:	mov	r0, #0
   190c8:	cmp	r7, ip
   190cc:	ldrblt	r0, [r3, r7]
   190d0:	cmp	r5, #0
   190d4:	ldrbne	r0, [r5, r0]
   190d8:	ldrb	r0, [sl, r0]
   190dc:	cmp	r0, #0
   190e0:	bne	191fc <ftello64@plt+0x7914>
   190e4:	sub	r0, r7, #1
   190e8:	cmp	r7, r9
   190ec:	mov	r7, r0
   190f0:	str	r0, [fp, #-212]	; 0xffffff2c
   190f4:	bgt	190c4 <ftello64@plt+0x77dc>
   190f8:	b	1a56c <ftello64@plt+0x8c84>
   190fc:	add	r7, r7, #1
   19100:	str	r7, [fp, #-212]	; 0xffffff2c
   19104:	cmp	r7, r8
   19108:	bge	19144 <ftello64@plt+0x785c>
   1910c:	ldrb	r0, [r3, r7]
   19110:	ldrb	r0, [r5, r0]
   19114:	ldrb	r0, [sl, r0]
   19118:	cmp	r0, #0
   1911c:	beq	190fc <ftello64@plt+0x7814>
   19120:	b	19144 <ftello64@plt+0x785c>
   19124:	add	r7, r7, #1
   19128:	str	r7, [fp, #-212]	; 0xffffff2c
   1912c:	cmp	r7, r8
   19130:	bge	19144 <ftello64@plt+0x785c>
   19134:	ldrb	r0, [r3, r7]
   19138:	ldrb	r0, [sl, r0]
   1913c:	cmp	r0, #0
   19140:	beq	19124 <ftello64@plt+0x783c>
   19144:	cmp	r7, r8
   19148:	bne	191fc <ftello64@plt+0x7914>
   1914c:	mov	r0, #0
   19150:	cmp	r8, ip
   19154:	mov	r7, r8
   19158:	ldrblt	r0, [r3, r8]
   1915c:	cmp	r5, #0
   19160:	ldrbne	r0, [r5, r0]
   19164:	ldrb	r0, [sl, r0]
   19168:	cmp	r0, #0
   1916c:	bne	191fc <ftello64@plt+0x7914>
   19170:	b	1a62c <ftello64@plt+0x8d44>
   19174:	ldr	r0, [sp, #136]	; 0x88
   19178:	ldr	r5, [sp, #80]	; 0x50
   1917c:	ldr	r3, [sp, #144]	; 0x90
   19180:	sub	r1, r7, r0
   19184:	cmp	r1, r3
   19188:	bcs	191cc <ftello64@plt+0x78e4>
   1918c:	ldr	r3, [sp, #140]	; 0x8c
   19190:	mov	r6, #0
   19194:	cmp	r1, r3
   19198:	ldrcc	r3, [sp, #116]	; 0x74
   1919c:	ldrbcc	r6, [r3, r1]
   191a0:	ldrb	r1, [sl, r6]
   191a4:	cmp	r1, #0
   191a8:	bne	191fc <ftello64@plt+0x7914>
   191ac:	add	r7, r7, r5
   191b0:	mov	r4, #1
   191b4:	cmp	r7, r9
   191b8:	str	r7, [fp, #-212]	; 0xffffff2c
   191bc:	blt	1a56c <ftello64@plt+0x8c84>
   191c0:	cmp	r7, r8
   191c4:	ble	1917c <ftello64@plt+0x7894>
   191c8:	b	1a56c <ftello64@plt+0x8c84>
   191cc:	add	r0, sp, #112	; 0x70
   191d0:	mov	r1, r7
   191d4:	mov	r6, lr
   191d8:	bl	1fb6c <ftello64@plt+0xe284>
   191dc:	cmp	r0, #0
   191e0:	bne	1a5c0 <ftello64@plt+0x8cd8>
   191e4:	ldr	r0, [sp, #136]	; 0x88
   191e8:	ldr	r7, [fp, #-212]	; 0xffffff2c
   191ec:	ldr	r2, [fp, #24]
   191f0:	mov	lr, r6
   191f4:	sub	r1, r7, r0
   191f8:	b	1918c <ftello64@plt+0x78a4>
   191fc:	add	r0, sp, #112	; 0x70
   19200:	mov	r1, r7
   19204:	bl	1fb6c <ftello64@plt+0xe284>
   19208:	cmp	r0, #0
   1920c:	bne	1a5c0 <ftello64@plt+0x8cd8>
   19210:	ldr	r0, [sp, #76]	; 0x4c
   19214:	cmp	r0, #1
   19218:	ldrne	r0, [sp, #140]	; 0x8c
   1921c:	cmpne	r0, #0
   19220:	bne	19258 <ftello64@plt+0x7970>
   19224:	mov	r0, #0
   19228:	str	r0, [sp, #220]	; 0xdc
   1922c:	str	r0, [sp, #232]	; 0xe8
   19230:	str	r0, [sp, #216]	; 0xd8
   19234:	str	r0, [fp, #-64]	; 0xffffffc0
   19238:	ldr	r4, [sp, #196]	; 0xc4
   1923c:	ldr	r3, [sp, #152]	; 0x98
   19240:	ldr	r7, [r4, #36]	; 0x24
   19244:	ldrsb	r0, [r7, #52]	; 0x34
   19248:	cmn	r0, #1
   1924c:	ble	1926c <ftello64@plt+0x7984>
   19250:	sub	r5, fp, #208	; 0xd0
   19254:	b	192d8 <ftello64@plt+0x79f0>
   19258:	ldr	r0, [sp, #120]	; 0x78
   1925c:	ldr	r0, [r0]
   19260:	cmn	r0, #1
   19264:	bne	19224 <ftello64@plt+0x793c>
   19268:	b	19ae0 <ftello64@plt+0x81f8>
   1926c:	ldr	r2, [sp, #200]	; 0xc8
   19270:	sub	r1, r3, #1
   19274:	add	r0, sp, #112	; 0x70
   19278:	mov	r6, r3
   1927c:	bl	20398 <ftello64@plt+0xeab0>
   19280:	tst	r0, #1
   19284:	sub	r5, fp, #208	; 0xd0
   19288:	bne	192d0 <ftello64@plt+0x79e8>
   1928c:	mov	r3, r0
   19290:	cmp	r0, #0
   19294:	beq	192d4 <ftello64@plt+0x79ec>
   19298:	ands	r1, r3, #2
   1929c:	and	r0, r3, #4
   192a0:	cmpne	r0, #0
   192a4:	bne	19b20 <ftello64@plt+0x8238>
   192a8:	cmp	r1, #0
   192ac:	bne	19b28 <ftello64@plt+0x8240>
   192b0:	cmp	r0, #0
   192b4:	beq	192d4 <ftello64@plt+0x79ec>
   192b8:	ldr	r2, [r7, #40]	; 0x28
   192bc:	sub	r0, fp, #64	; 0x40
   192c0:	mov	r1, r4
   192c4:	bl	1f728 <ftello64@plt+0xde40>
   192c8:	mov	r7, r0
   192cc:	b	192d4 <ftello64@plt+0x79ec>
   192d0:	ldr	r7, [r4, #40]	; 0x28
   192d4:	mov	r3, r6
   192d8:	ldr	r1, [sp, #52]	; 0x34
   192dc:	cmp	r7, #0
   192e0:	beq	1a5b8 <ftello64@plt+0x8cd0>
   192e4:	ldr	r0, [sp, #212]	; 0xd4
   192e8:	mov	ip, r1
   192ec:	cmp	r0, #0
   192f0:	beq	19308 <ftello64@plt+0x7a20>
   192f4:	str	r7, [r0, r3, lsl #2]
   192f8:	mov	ip, r1
   192fc:	ldr	r0, [r4, #76]	; 0x4c
   19300:	cmp	r0, #0
   19304:	bne	19b78 <ftello64@plt+0x8290>
   19308:	ldrb	r0, [r7, #52]	; 0x34
   1930c:	sxtb	r5, r0
   19310:	tst	r0, #16
   19314:	bne	19b30 <ftello64@plt+0x8248>
   19318:	mov	r0, #0
   1931c:	mvn	r2, #0
   19320:	str	r0, [sp, #72]	; 0x48
   19324:	ldr	r6, [sp, #152]	; 0x98
   19328:	ldr	r0, [sp, #168]	; 0xa8
   1932c:	str	r2, [sp, #96]	; 0x60
   19330:	cmp	r0, r6
   19334:	ble	19340 <ftello64@plt+0x7a58>
   19338:	ldr	r1, [sp, #48]	; 0x30
   1933c:	b	19624 <ftello64@plt+0x7d3c>
   19340:	ldr	r1, [sp, #48]	; 0x30
   19344:	b	197dc <ftello64@plt+0x7ef4>
   19348:	ldr	r0, [sp, #212]	; 0xd4
   1934c:	ldr	r2, [sp, #152]	; 0x98
   19350:	ldr	r1, [sp, #216]	; 0xd8
   19354:	add	r2, r2, #1
   19358:	sub	r3, r2, #1
   1935c:	cmp	r3, r1
   19360:	bge	197d4 <ftello64@plt+0x7eec>
   19364:	str	r2, [sp, #152]	; 0x98
   19368:	ldr	r3, [r0, r2, lsl #2]
   1936c:	add	r2, r2, #1
   19370:	cmp	r3, #0
   19374:	beq	19358 <ftello64@plt+0x7a70>
   19378:	sub	r0, fp, #64	; 0x40
   1937c:	add	r1, sp, #112	; 0x70
   19380:	mov	r2, #0
   19384:	bl	20d80 <ftello64@plt+0xf498>
   19388:	cmp	r0, #0
   1938c:	mov	r7, r0
   19390:	ldreq	r0, [fp, #-64]	; 0xffffffc0
   19394:	cmpeq	r0, #0
   19398:	beq	19348 <ftello64@plt+0x7a60>
   1939c:	cmp	r7, #0
   193a0:	mov	r3, r5
   193a4:	mov	ip, r6
   193a8:	bne	19704 <ftello64@plt+0x7e1c>
   193ac:	b	197d8 <ftello64@plt+0x7ef0>
   193b0:	ldr	r0, [r4, #8]
   193b4:	cmp	r0, #1
   193b8:	blt	1959c <ftello64@plt+0x7cb4>
   193bc:	ldr	r7, [sp, #196]	; 0xc4
   193c0:	mov	r5, #0
   193c4:	str	r3, [sp, #12]
   193c8:	str	ip, [sp, #24]
   193cc:	str	r4, [sp, #8]
   193d0:	str	r7, [sp, #16]
   193d4:	ldr	r0, [r4, #12]
   193d8:	ldr	r1, [r0, r5, lsl #2]
   193dc:	ldr	r0, [r7]
   193e0:	add	r0, r0, r1, lsl #3
   193e4:	ldr	r6, [r0, #4]
   193e8:	tst	r6, #1048576	; 0x100000
   193ec:	beq	1958c <ftello64@plt+0x7ca4>
   193f0:	ldr	lr, [sp, #152]	; 0x98
   193f4:	movw	r0, #65280	; 0xff00
   193f8:	str	r1, [sp, #28]
   193fc:	movt	r0, #3
   19400:	tst	r6, r0
   19404:	beq	19474 <ftello64@plt+0x7b8c>
   19408:	ldr	r2, [sp, #200]	; 0xc8
   1940c:	add	r0, sp, #112	; 0x70
   19410:	mov	r1, lr
   19414:	mov	r7, r3
   19418:	str	lr, [sp, #20]
   1941c:	bl	20398 <ftello64@plt+0xeab0>
   19420:	mov	r3, r7
   19424:	ldr	lr, [sp, #20]
   19428:	ldr	r1, [sp, #28]
   1942c:	ldr	ip, [sp, #24]
   19430:	ldr	r7, [sp, #16]
   19434:	and	r2, r0, #1
   19438:	tst	r6, #1024	; 0x400
   1943c:	beq	19448 <ftello64@plt+0x7b60>
   19440:	cmp	r2, #0
   19444:	beq	1958c <ftello64@plt+0x7ca4>
   19448:	tst	r6, #2048	; 0x800
   1944c:	cmpne	r2, #0
   19450:	bne	1958c <ftello64@plt+0x7ca4>
   19454:	tst	r6, #8192	; 0x2000
   19458:	beq	19464 <ftello64@plt+0x7b7c>
   1945c:	ands	r2, r0, #2
   19460:	beq	1958c <ftello64@plt+0x7ca4>
   19464:	tst	r6, #32768	; 0x8000
   19468:	beq	19474 <ftello64@plt+0x7b8c>
   1946c:	ands	r0, r0, #8
   19470:	beq	1958c <ftello64@plt+0x7ca4>
   19474:	mov	r0, r7
   19478:	add	r2, sp, #112	; 0x70
   1947c:	mov	r3, lr
   19480:	bl	22020 <ftello64@plt+0x10738>
   19484:	ldr	r4, [sp, #8]
   19488:	ldr	ip, [sp, #24]
   1948c:	ldr	r3, [sp, #12]
   19490:	cmp	r0, #0
   19494:	beq	1958c <ftello64@plt+0x7ca4>
   19498:	ldr	r1, [sp, #152]	; 0x98
   1949c:	ldr	r2, [sp, #232]	; 0xe8
   194a0:	cmp	r2, r0
   194a4:	add	r6, r1, r0
   194a8:	movlt	r2, r0
   194ac:	add	r0, sp, #112	; 0x70
   194b0:	mov	r1, r6
   194b4:	str	r2, [sp, #232]	; 0xe8
   194b8:	bl	21160 <ftello64@plt+0xf878>
   194bc:	cmp	r0, #0
   194c0:	str	r0, [fp, #-48]	; 0xffffffd0
   194c4:	bne	19604 <ftello64@plt+0x7d1c>
   194c8:	ldr	r0, [sp, #212]	; 0xd4
   194cc:	ldr	r2, [sp, #28]
   194d0:	ldr	r1, [r7, #24]
   194d4:	ldr	r4, [r0, r6, lsl #2]
   194d8:	ldr	r0, [r7, #12]
   194dc:	ldr	r0, [r0, r2, lsl #2]
   194e0:	cmp	r4, #0
   194e4:	add	r0, r0, r0, lsl #1
   194e8:	add	r2, r1, r0, lsl #2
   194ec:	beq	19510 <ftello64@plt+0x7c28>
   194f0:	ldr	r1, [r4, #40]	; 0x28
   194f4:	sub	r7, fp, #208	; 0xd0
   194f8:	mov	r0, r7
   194fc:	bl	20ed4 <ftello64@plt+0xf5ec>
   19500:	cmp	r0, #0
   19504:	str	r0, [fp, #-48]	; 0xffffffd0
   19508:	beq	19524 <ftello64@plt+0x7c3c>
   1950c:	b	19604 <ftello64@plt+0x7d1c>
   19510:	vldr	d16, [r2]
   19514:	ldr	r0, [r2, #8]
   19518:	sub	r7, fp, #208	; 0xd0
   1951c:	str	r0, [fp, #-200]	; 0xffffff38
   19520:	vstr	d16, [fp, #-208]	; 0xffffff30
   19524:	ldr	r2, [sp, #200]	; 0xc8
   19528:	sub	r1, r6, #1
   1952c:	add	r0, sp, #112	; 0x70
   19530:	bl	20398 <ftello64@plt+0xeab0>
   19534:	ldr	r1, [sp, #16]
   19538:	mov	r3, r0
   1953c:	sub	r0, fp, #48	; 0x30
   19540:	mov	r2, r7
   19544:	bl	1f728 <ftello64@plt+0xde40>
   19548:	ldr	r1, [sp, #212]	; 0xd4
   1954c:	cmp	r4, #0
   19550:	str	r0, [r1, r6, lsl #2]
   19554:	beq	19560 <ftello64@plt+0x7c78>
   19558:	ldr	r0, [fp, #-200]	; 0xffffff38
   1955c:	bl	150fc <ftello64@plt+0x3814>
   19560:	ldr	r0, [sp, #212]	; 0xd4
   19564:	ldr	r3, [sp, #12]
   19568:	ldr	ip, [sp, #24]
   1956c:	ldr	r4, [sp, #8]
   19570:	ldr	r7, [sp, #16]
   19574:	ldr	r0, [r0, r6, lsl #2]
   19578:	cmp	r0, #0
   1957c:	bne	1958c <ftello64@plt+0x7ca4>
   19580:	ldr	r0, [fp, #-48]	; 0xffffffd0
   19584:	cmp	r0, #0
   19588:	bne	19618 <ftello64@plt+0x7d30>
   1958c:	ldr	r0, [r4, #8]
   19590:	add	r5, r5, #1
   19594:	cmp	r5, r0
   19598:	blt	193d4 <ftello64@plt+0x7aec>
   1959c:	mov	r0, #0
   195a0:	str	r0, [fp, #-64]	; 0xffffffc0
   195a4:	b	19664 <ftello64@plt+0x7d7c>
   195a8:	add	r1, r6, #2
   195ac:	add	r0, sp, #112	; 0x70
   195b0:	mov	r5, r3
   195b4:	mov	r6, ip
   195b8:	bl	20ca8 <ftello64@plt+0xf3c0>
   195bc:	cmp	r0, #0
   195c0:	str	r0, [fp, #-64]	; 0xffffffc0
   195c4:	bne	1a5b8 <ftello64@plt+0x8cd0>
   195c8:	mov	r3, r5
   195cc:	ldrb	r5, [r4, #52]	; 0x34
   195d0:	mov	ip, r6
   195d4:	b	1965c <ftello64@plt+0x7d74>
   195d8:	ldr	r0, [sp, #152]	; 0x98
   195dc:	ldr	r2, [sp, #200]	; 0xc8
   195e0:	sub	r1, r0, #1
   195e4:	add	r0, sp, #112	; 0x70
   195e8:	bl	20398 <ftello64@plt+0xeab0>
   195ec:	bfi	r5, r0, #8, #1
   195f0:	ldr	r3, [sp, #12]
   195f4:	ldr	ip, [sp, #24]
   195f8:	ldr	r4, [sp, #8]
   195fc:	ldr	r7, [r6, r5, lsl #2]
   19600:	b	196cc <ftello64@plt+0x7de4>
   19604:	ldr	r2, [sp, #72]	; 0x48
   19608:	ldr	r3, [sp, #12]
   1960c:	ldr	ip, [sp, #24]
   19610:	ldr	r4, [sp, #8]
   19614:	str	r2, [sp, #72]	; 0x48
   19618:	mov	r7, #0
   1961c:	str	r0, [fp, #-64]	; 0xffffffc0
   19620:	b	196cc <ftello64@plt+0x7de4>
   19624:	str	r1, [sp, #88]	; 0x58
   19628:	ldr	r1, [sp, #148]	; 0x94
   1962c:	ldr	r0, [sp, #160]	; 0xa0
   19630:	add	r9, r6, #1
   19634:	mov	r4, r7
   19638:	cmp	r9, r1
   1963c:	blt	19648 <ftello64@plt+0x7d60>
   19640:	cmp	r1, r0
   19644:	blt	195a8 <ftello64@plt+0x7cc0>
   19648:	ldr	r1, [sp, #140]	; 0x8c
   1964c:	cmp	r9, r1
   19650:	blt	1965c <ftello64@plt+0x7d74>
   19654:	cmp	r1, r0
   19658:	blt	195a8 <ftello64@plt+0x7cc0>
   1965c:	tst	r5, #32
   19660:	bne	193b0 <ftello64@plt+0x7ac8>
   19664:	ldr	r1, [sp, #152]	; 0x98
   19668:	ldr	r0, [sp, #116]	; 0x74
   1966c:	add	r2, r1, #1
   19670:	str	r2, [sp, #152]	; 0x98
   19674:	ldrb	r5, [r0, r1]
   19678:	ldr	r0, [r4, #44]	; 0x2c
   1967c:	cmp	r0, #0
   19680:	bne	196c8 <ftello64@plt+0x7de0>
   19684:	ldr	r6, [r4, #48]	; 0x30
   19688:	str	ip, [sp, #24]
   1968c:	str	r3, [sp, #12]
   19690:	str	r4, [sp, #8]
   19694:	cmp	r6, #0
   19698:	bne	195d8 <ftello64@plt+0x7cf0>
   1969c:	ldr	r6, [sp, #8]
   196a0:	ldr	r0, [sp, #196]	; 0xc4
   196a4:	mov	r1, r6
   196a8:	bl	22444 <ftello64@plt+0x10b5c>
   196ac:	ldr	r3, [sp, #12]
   196b0:	ldr	ip, [sp, #24]
   196b4:	mov	r4, r6
   196b8:	cmp	r0, #0
   196bc:	bne	19678 <ftello64@plt+0x7d90>
   196c0:	mov	r0, #12
   196c4:	b	19618 <ftello64@plt+0x7d30>
   196c8:	ldr	r7, [r0, r5, lsl #2]
   196cc:	ldr	r0, [sp, #212]	; 0xd4
   196d0:	cmp	r0, #0
   196d4:	beq	196fc <ftello64@plt+0x7e14>
   196d8:	sub	r0, fp, #64	; 0x40
   196dc:	add	r1, sp, #112	; 0x70
   196e0:	mov	r2, r7
   196e4:	mov	r5, r3
   196e8:	mov	r6, ip
   196ec:	bl	20d80 <ftello64@plt+0xf498>
   196f0:	mov	ip, r6
   196f4:	mov	r3, r5
   196f8:	mov	r7, r0
   196fc:	cmp	r7, #0
   19700:	beq	19734 <ftello64@plt+0x7e4c>
   19704:	sub	r0, r4, r7
   19708:	clz	r0, r0
   1970c:	lsr	r0, r0, #5
   19710:	ands	ip, ip, r0
   19714:	ldrb	r0, [r7, #52]	; 0x34
   19718:	movne	r3, r9
   1971c:	sxtb	r5, r0
   19720:	tst	r0, #16
   19724:	bne	19774 <ftello64@plt+0x7e8c>
   19728:	ldr	r6, [sp, #152]	; 0x98
   1972c:	ldr	r1, [sp, #88]	; 0x58
   19730:	b	197c4 <ftello64@plt+0x7edc>
   19734:	ldr	r0, [fp, #-64]	; 0xffffffc0
   19738:	cmp	r0, #0
   1973c:	bne	1a5b8 <ftello64@plt+0x8cd0>
   19740:	ldr	r0, [sp, #72]	; 0x48
   19744:	ldr	r1, [sp, #68]	; 0x44
   19748:	clz	r0, r0
   1974c:	lsr	r0, r0, #5
   19750:	orr	r0, r1, r0
   19754:	cmp	r0, #1
   19758:	bne	197d8 <ftello64@plt+0x7ef0>
   1975c:	ldr	r0, [sp, #212]	; 0xd4
   19760:	cmp	r0, #0
   19764:	beq	197d8 <ftello64@plt+0x7ef0>
   19768:	mov	r6, ip
   1976c:	mov	r5, r3
   19770:	b	1934c <ftello64@plt+0x7a64>
   19774:	ldr	r6, [sp, #152]	; 0x98
   19778:	cmn	r5, #1
   1977c:	bgt	197a8 <ftello64@plt+0x7ec0>
   19780:	add	r0, sp, #112	; 0x70
   19784:	mov	r1, r7
   19788:	mov	r2, r6
   1978c:	mov	r4, r3
   19790:	mov	r9, ip
   19794:	bl	20230 <ftello64@plt+0xe948>
   19798:	mov	ip, r9
   1979c:	mov	r3, r4
   197a0:	cmp	r0, #0
   197a4:	beq	1972c <ftello64@plt+0x7e44>
   197a8:	ldr	r0, [sp, #68]	; 0x44
   197ac:	cmp	r0, #0
   197b0:	beq	19c04 <ftello64@plt+0x831c>
   197b4:	mov	r1, #0
   197b8:	mov	r0, #1
   197bc:	str	r6, [sp, #96]	; 0x60
   197c0:	str	r0, [sp, #72]	; 0x48
   197c4:	ldr	r0, [sp, #168]	; 0xa8
   197c8:	cmp	r0, r6
   197cc:	bgt	19624 <ftello64@plt+0x7d3c>
   197d0:	b	197dc <ftello64@plt+0x7ef4>
   197d4:	mov	r3, r5
   197d8:	ldr	r1, [sp, #88]	; 0x58
   197dc:	cmp	r1, #0
   197e0:	ldr	r6, [sp, #96]	; 0x60
   197e4:	sub	r5, fp, #208	; 0xd0
   197e8:	ldrne	r0, [r1]
   197ec:	addne	r0, r0, r3
   197f0:	strne	r0, [r1]
   197f4:	cmn	r6, #1
   197f8:	beq	19ad8 <ftello64@plt+0x81f0>
   197fc:	mov	r4, #12
   19800:	cmn	r6, #2
   19804:	beq	1a56c <ftello64@plt+0x8c84>
   19808:	ldr	r0, [sp, #92]	; 0x5c
   1980c:	str	r6, [sp, #204]	; 0xcc
   19810:	cmp	r0, #2
   19814:	bcc	19868 <ftello64@plt+0x7f80>
   19818:	ldr	r0, [sp, #44]	; 0x2c
   1981c:	ldrb	r0, [r0, #28]
   19820:	ands	r0, r0, #16
   19824:	bne	19868 <ftello64@plt+0x7f80>
   19828:	ldr	r0, [sp, #212]	; 0xd4
   1982c:	mov	r2, r6
   19830:	ldr	r1, [r0, r6, lsl #2]
   19834:	add	r0, sp, #112	; 0x70
   19838:	bl	20230 <ftello64@plt+0xe948>
   1983c:	str	r0, [sp, #88]	; 0x58
   19840:	str	r0, [sp, #208]	; 0xd0
   19844:	ldr	r0, [sp, #84]	; 0x54
   19848:	ldrb	r0, [r0, #88]	; 0x58
   1984c:	tst	r0, #1
   19850:	bne	19894 <ftello64@plt+0x7fac>
   19854:	ldr	r0, [sp, #64]	; 0x40
   19858:	ldr	r0, [r0]
   1985c:	cmp	r0, #0
   19860:	bne	19894 <ftello64@plt+0x7fac>
   19864:	b	19c5c <ftello64@plt+0x8374>
   19868:	ldr	r0, [sp, #64]	; 0x40
   1986c:	ldr	r0, [r0]
   19870:	cmp	r0, #0
   19874:	beq	19c5c <ftello64@plt+0x8374>
   19878:	ldr	r0, [sp, #212]	; 0xd4
   1987c:	mov	r2, r6
   19880:	ldr	r1, [r0, r6, lsl #2]
   19884:	add	r0, sp, #112	; 0x70
   19888:	bl	20230 <ftello64@plt+0xe948>
   1988c:	str	r0, [sp, #88]	; 0x58
   19890:	str	r0, [sp, #208]	; 0xd0
   19894:	cmn	r6, #-1073741823	; 0xc0000001
   19898:	bcs	1a56c <ftello64@plt+0x8c84>
   1989c:	ldr	r0, [sp, #196]	; 0xc4
   198a0:	mov	r9, r6
   198a4:	str	r0, [sp, #72]	; 0x48
   198a8:	mov	r0, #4
   198ac:	add	r6, r0, r6, lsl #2
   198b0:	mov	r0, r6
   198b4:	bl	255b8 <ftello64@plt+0x13cd0>
   198b8:	mov	r7, r0
   198bc:	cmp	r0, #0
   198c0:	beq	1a608 <ftello64@plt+0x8d20>
   198c4:	ldr	r0, [sp, #72]	; 0x48
   198c8:	ldr	r0, [r0, #76]	; 0x4c
   198cc:	cmp	r0, #0
   198d0:	beq	19988 <ftello64@plt+0x80a0>
   198d4:	mov	r0, r6
   198d8:	bl	255b8 <ftello64@plt+0x13cd0>
   198dc:	cmp	r0, #0
   198e0:	beq	1a608 <ftello64@plt+0x8d20>
   198e4:	mov	r6, r0
   198e8:	add	r0, r9, #1
   198ec:	mov	r1, #0
   198f0:	mov	r4, r9
   198f4:	str	r0, [sp, #28]
   198f8:	lsl	r2, r0, #2
   198fc:	mov	r0, r6
   19900:	bl	117a4 <memset@plt>
   19904:	ldr	r0, [sp, #88]	; 0x58
   19908:	str	r7, [fp, #-208]	; 0xffffff30
   1990c:	str	r6, [fp, #-204]	; 0xffffff34
   19910:	mov	r1, #0
   19914:	str	r0, [fp, #-200]	; 0xffffff38
   19918:	ldr	r0, [sp, #40]	; 0x28
   1991c:	str	r9, [fp, #-196]	; 0xffffff3c
   19920:	str	r1, [r0]
   19924:	str	r1, [r0, #4]
   19928:	str	r1, [r0, #8]
   1992c:	add	r0, sp, #112	; 0x70
   19930:	mov	r1, r5
   19934:	bl	22f50 <ftello64@plt+0x11668>
   19938:	mov	r4, r0
   1993c:	mov	r0, #0
   19940:	bl	150fc <ftello64@plt+0x3814>
   19944:	cmp	r4, #0
   19948:	bne	19b54 <ftello64@plt+0x826c>
   1994c:	ldr	r0, [r7]
   19950:	cmp	r0, #0
   19954:	beq	199e4 <ftello64@plt+0x80fc>
   19958:	ldr	r0, [sp, #72]	; 0x48
   1995c:	ldr	r3, [sp, #28]
   19960:	mov	r1, r7
   19964:	mov	r2, r6
   19968:	bl	231e8 <ftello64@plt+0x11900>
   1996c:	mov	r4, r0
   19970:	mov	r0, r6
   19974:	bl	150fc <ftello64@plt+0x3814>
   19978:	cmp	r4, #0
   1997c:	beq	19c34 <ftello64@plt+0x834c>
   19980:	mov	r6, #0
   19984:	b	19b54 <ftello64@plt+0x826c>
   19988:	ldr	r0, [sp, #88]	; 0x58
   1998c:	mov	r6, #0
   19990:	mov	r1, r5
   19994:	str	r6, [fp, #-204]	; 0xffffff34
   19998:	str	r7, [fp, #-208]	; 0xffffff30
   1999c:	str	r0, [fp, #-200]	; 0xffffff38
   199a0:	ldr	r0, [sp, #40]	; 0x28
   199a4:	str	r9, [fp, #-196]	; 0xffffff3c
   199a8:	str	r6, [r0]
   199ac:	str	r6, [r0, #4]
   199b0:	str	r6, [r0, #8]
   199b4:	add	r0, sp, #112	; 0x70
   199b8:	bl	22f50 <ftello64@plt+0x11668>
   199bc:	mov	r4, r0
   199c0:	mov	r0, #0
   199c4:	bl	150fc <ftello64@plt+0x3814>
   199c8:	cmp	r4, #0
   199cc:	bne	19b54 <ftello64@plt+0x826c>
   199d0:	ldr	r0, [r7]
   199d4:	mov	r6, #0
   199d8:	cmp	r0, #0
   199dc:	beq	19ac8 <ftello64@plt+0x81e0>
   199e0:	b	19c34 <ftello64@plt+0x834c>
   199e4:	ldr	r0, [r6]
   199e8:	cmp	r0, #0
   199ec:	bne	19958 <ftello64@plt+0x8070>
   199f0:	cmp	r9, #1
   199f4:	blt	19ac8 <ftello64@plt+0x81e0>
   199f8:	ldr	r0, [sp, #212]	; 0xd4
   199fc:	lsl	r4, r9, #2
   19a00:	add	r5, r9, #1
   19a04:	sub	r0, r0, #4
   19a08:	ldr	r1, [r0, r4]
   19a0c:	cmp	r1, #0
   19a10:	ldrbne	r2, [r1, #52]	; 0x34
   19a14:	tstne	r2, #16
   19a18:	bne	19a30 <ftello64@plt+0x8148>
   19a1c:	sub	r5, r5, #1
   19a20:	sub	r4, r4, #4
   19a24:	cmp	r5, #2
   19a28:	bge	19a08 <ftello64@plt+0x8120>
   19a2c:	b	19ac8 <ftello64@plt+0x81e0>
   19a30:	sub	r2, r5, #2
   19a34:	add	r0, sp, #112	; 0x70
   19a38:	str	r2, [sp, #96]	; 0x60
   19a3c:	bl	20230 <ftello64@plt+0xe948>
   19a40:	mov	r9, r0
   19a44:	mov	r0, r6
   19a48:	mov	r1, #0
   19a4c:	mov	r2, r4
   19a50:	bl	117a4 <memset@plt>
   19a54:	ldr	r0, [sp, #96]	; 0x60
   19a58:	str	r7, [fp, #-208]	; 0xffffff30
   19a5c:	str	r6, [fp, #-204]	; 0xffffff34
   19a60:	str	r9, [fp, #-200]	; 0xffffff38
   19a64:	str	r9, [sp, #88]	; 0x58
   19a68:	mov	r1, #0
   19a6c:	mov	r9, r0
   19a70:	str	r0, [fp, #-196]	; 0xffffff3c
   19a74:	ldr	r0, [sp, #40]	; 0x28
   19a78:	str	r1, [r0]
   19a7c:	str	r1, [r0, #4]
   19a80:	str	r1, [r0, #8]
   19a84:	add	r0, sp, #112	; 0x70
   19a88:	sub	r1, fp, #208	; 0xd0
   19a8c:	bl	22f50 <ftello64@plt+0x11668>
   19a90:	mov	r4, r0
   19a94:	mov	r0, #0
   19a98:	bl	150fc <ftello64@plt+0x3814>
   19a9c:	cmp	r4, #0
   19aa0:	bne	19b54 <ftello64@plt+0x826c>
   19aa4:	sub	r0, r5, #1
   19aa8:	str	r0, [sp, #28]
   19aac:	ldr	r0, [r7]
   19ab0:	cmp	r0, #0
   19ab4:	beq	199e4 <ftello64@plt+0x80fc>
   19ab8:	sub	r9, r5, #2
   19abc:	sub	r0, r5, #1
   19ac0:	str	r0, [sp, #28]
   19ac4:	b	19958 <ftello64@plt+0x8070>
   19ac8:	mov	r0, r7
   19acc:	bl	150fc <ftello64@plt+0x3814>
   19ad0:	mov	r0, r6
   19ad4:	bl	150fc <ftello64@plt+0x3814>
   19ad8:	add	r0, sp, #112	; 0x70
   19adc:	bl	202f0 <ftello64@plt+0xea08>
   19ae0:	ldr	r0, [fp, #-212]	; 0xffffff2c
   19ae4:	ldr	r1, [sp, #80]	; 0x50
   19ae8:	ldr	r9, [sp, #56]	; 0x38
   19aec:	ldr	ip, [sp, #108]	; 0x6c
   19af0:	ldr	r3, [sp, #104]	; 0x68
   19af4:	ldr	r5, [sp, #100]	; 0x64
   19af8:	ldr	r2, [fp, #24]
   19afc:	ldr	lr, [sp, #60]	; 0x3c
   19b00:	mov	r4, #1
   19b04:	add	r7, r0, r1
   19b08:	cmp	r7, r9
   19b0c:	str	r7, [fp, #-212]	; 0xffffff2c
   19b10:	blt	1a56c <ftello64@plt+0x8c84>
   19b14:	cmp	r8, r7
   19b18:	bge	19094 <ftello64@plt+0x77ac>
   19b1c:	b	1a56c <ftello64@plt+0x8c84>
   19b20:	ldr	r7, [r4, #48]	; 0x30
   19b24:	b	192d4 <ftello64@plt+0x79ec>
   19b28:	ldr	r7, [r4, #44]	; 0x2c
   19b2c:	b	192d4 <ftello64@plt+0x79ec>
   19b30:	cmn	r5, #1
   19b34:	ble	19bb4 <ftello64@plt+0x82cc>
   19b38:	mov	r0, #1
   19b3c:	mov	r2, r3
   19b40:	str	r0, [sp, #72]	; 0x48
   19b44:	ldr	r0, [sp, #68]	; 0x44
   19b48:	cmp	r0, #0
   19b4c:	bne	19324 <ftello64@plt+0x7a3c>
   19b50:	b	19c00 <ftello64@plt+0x8318>
   19b54:	mov	r0, r7
   19b58:	bl	150fc <ftello64@plt+0x3814>
   19b5c:	mov	r0, r6
   19b60:	bl	150fc <ftello64@plt+0x3814>
   19b64:	cmp	r4, #0
   19b68:	beq	19c5c <ftello64@plt+0x8374>
   19b6c:	cmp	r4, #1
   19b70:	beq	19ad8 <ftello64@plt+0x81f0>
   19b74:	b	1a56c <ftello64@plt+0x8c84>
   19b78:	add	r4, r7, #4
   19b7c:	add	r0, sp, #112	; 0x70
   19b80:	mov	r2, #0
   19b84:	mov	r9, r3
   19b88:	mov	r1, r4
   19b8c:	bl	20478 <ftello64@plt+0xeb90>
   19b90:	cmp	r0, #0
   19b94:	str	r0, [fp, #-64]	; 0xffffffc0
   19b98:	bne	19c2c <ftello64@plt+0x8344>
   19b9c:	ldrb	r0, [r7, #52]	; 0x34
   19ba0:	mov	ip, #0
   19ba4:	tst	r0, #64	; 0x40
   19ba8:	bne	19c0c <ftello64@plt+0x8324>
   19bac:	mov	r3, r9
   19bb0:	b	19308 <ftello64@plt+0x7a20>
   19bb4:	add	r0, sp, #112	; 0x70
   19bb8:	mov	r1, r7
   19bbc:	mov	r2, r3
   19bc0:	mov	r4, r3
   19bc4:	mov	r6, ip
   19bc8:	bl	20230 <ftello64@plt+0xe948>
   19bcc:	clz	r1, r0
   19bd0:	mov	ip, r6
   19bd4:	cmp	r0, #0
   19bd8:	mov	r2, r4
   19bdc:	mov	r3, r4
   19be0:	lsr	r6, r1, #5
   19be4:	ldr	r1, [sp, #68]	; 0x44
   19be8:	movwne	r0, #1
   19bec:	mvneq	r2, #0
   19bf0:	str	r0, [sp, #72]	; 0x48
   19bf4:	orr	r1, r1, r6
   19bf8:	cmp	r1, #0
   19bfc:	bne	19324 <ftello64@plt+0x7a3c>
   19c00:	mov	r6, r3
   19c04:	sub	r5, fp, #208	; 0xd0
   19c08:	b	197f4 <ftello64@plt+0x7f0c>
   19c0c:	add	r0, sp, #112	; 0x70
   19c10:	mov	r1, r4
   19c14:	bl	20570 <ftello64@plt+0xec88>
   19c18:	mov	ip, #0
   19c1c:	cmp	r0, #0
   19c20:	mov	r3, r9
   19c24:	str	r0, [fp, #-64]	; 0xffffffc0
   19c28:	beq	19308 <ftello64@plt+0x7a20>
   19c2c:	mov	r6, r0
   19c30:	b	197f4 <ftello64@plt+0x7f0c>
   19c34:	ldr	r0, [sp, #212]	; 0xd4
   19c38:	bl	150fc <ftello64@plt+0x3814>
   19c3c:	ldr	r0, [sp, #88]	; 0x58
   19c40:	str	r0, [sp, #208]	; 0xd0
   19c44:	mov	r0, #0
   19c48:	str	r7, [sp, #212]	; 0xd4
   19c4c:	str	r9, [sp, #204]	; 0xcc
   19c50:	bl	150fc <ftello64@plt+0x3814>
   19c54:	mov	r0, #0
   19c58:	bl	150fc <ftello64@plt+0x3814>
   19c5c:	ldr	r4, [sp, #92]	; 0x5c
   19c60:	cmp	r4, #0
   19c64:	beq	1a568 <ftello64@plt+0x8c80>
   19c68:	ldr	r8, [sp, #36]	; 0x24
   19c6c:	ldr	sl, [fp, #20]
   19c70:	cmp	r4, #1
   19c74:	beq	19c94 <ftello64@plt+0x83ac>
   19c78:	ldr	r1, [fp, #16]
   19c7c:	mvn	r0, r8
   19c80:	add	r0, r0, r1
   19c84:	mov	r1, #255	; 0xff
   19c88:	lsl	r2, r0, #3
   19c8c:	add	r0, sl, #8
   19c90:	bl	117a4 <memset@plt>
   19c94:	ldr	r0, [sp, #204]	; 0xcc
   19c98:	mov	r5, #0
   19c9c:	cmp	r4, #2
   19ca0:	str	r5, [sl]
   19ca4:	str	r0, [sl, #4]
   19ca8:	bcc	1a440 <ftello64@plt+0x8b58>
   19cac:	ldr	r0, [sp, #44]	; 0x2c
   19cb0:	ldrb	r0, [r0, #28]
   19cb4:	ands	r0, r0, #16
   19cb8:	bne	1a440 <ftello64@plt+0x8b58>
   19cbc:	ldr	r0, [sp, #84]	; 0x54
   19cc0:	ldrb	r1, [r0, #88]	; 0x58
   19cc4:	mov	r0, #0
   19cc8:	tst	r1, #1
   19ccc:	mov	r1, #0
   19cd0:	beq	19ce8 <ftello64@plt+0x8400>
   19cd4:	ldr	r1, [sp, #64]	; 0x40
   19cd8:	ldr	r2, [r1]
   19cdc:	mov	r1, #0
   19ce0:	cmp	r2, #0
   19ce4:	movwgt	r1, #1
   19ce8:	ldr	r2, [sp, #44]	; 0x2c
   19cec:	ldr	r4, [sp, #92]	; 0x5c
   19cf0:	cmp	r1, #0
   19cf4:	ldr	r6, [r2]
   19cf8:	movw	r2, #33632	; 0x8360
   19cfc:	movt	r2, #2
   19d00:	vldr	d16, [r2]
   19d04:	ldr	r2, [r2, #8]
   19d08:	str	r2, [fp, #-56]	; 0xffffffc8
   19d0c:	mov	r2, #16
   19d10:	vstr	d16, [fp, #-64]	; 0xffffffc0
   19d14:	str	r2, [fp, #-204]	; 0xffffff34
   19d18:	sub	r2, fp, #208	; 0xd0
   19d1c:	str	r0, [fp, #-208]	; 0xffffff30
   19d20:	add	r9, r2, #12
   19d24:	mov	r2, #0
   19d28:	str	r9, [fp, #-200]	; 0xffffff38
   19d2c:	beq	19d50 <ftello64@plt+0x8468>
   19d30:	mov	r0, #48	; 0x30
   19d34:	bl	255b8 <ftello64@plt+0x13cd0>
   19d38:	cmp	r0, #0
   19d3c:	str	r0, [fp, #-56]	; 0xffffffc8
   19d40:	beq	1a458 <ftello64@plt+0x8b70>
   19d44:	ldr	r0, [fp, #-208]	; 0xffffff30
   19d48:	sub	r1, fp, #64	; 0x40
   19d4c:	mov	r2, r1
   19d50:	ldr	sl, [r6, #72]	; 0x48
   19d54:	mov	r1, #0
   19d58:	cmp	r0, r4
   19d5c:	str	r6, [sp, #104]	; 0x68
   19d60:	str	r2, [sp, #108]	; 0x6c
   19d64:	str	r1, [fp, #-44]	; 0xffffffd4
   19d68:	str	r1, [fp, #-48]	; 0xffffffd0
   19d6c:	str	r1, [fp, #-40]	; 0xffffffd8
   19d70:	bcs	19e04 <ftello64@plt+0x851c>
   19d74:	sub	r0, fp, #208	; 0xd0
   19d78:	mov	r1, r4
   19d7c:	mov	r2, r9
   19d80:	mov	r3, #8
   19d84:	bl	2570c <ftello64@plt+0x13e24>
   19d88:	cmp	r0, #0
   19d8c:	bne	19e08 <ftello64@plt+0x8520>
   19d90:	ldr	r0, [fp, #-200]	; 0xffffff38
   19d94:	ldr	r6, [sp, #108]	; 0x6c
   19d98:	mov	r4, r9
   19d9c:	cmp	r0, r9
   19da0:	beq	19da8 <ftello64@plt+0x84c0>
   19da4:	bl	150fc <ftello64@plt+0x3814>
   19da8:	mov	r0, #16
   19dac:	str	r0, [fp, #-204]	; 0xffffff34
   19db0:	mov	r0, #0
   19db4:	str	r0, [fp, #-208]	; 0xffffff30
   19db8:	mov	r0, r6
   19dbc:	str	r4, [fp, #-200]	; 0xffffff38
   19dc0:	bl	24114 <ftello64@plt+0x1282c>
   19dc4:	ldr	r8, [sp, #36]	; 0x24
   19dc8:	b	1a3f8 <ftello64@plt+0x8b10>
   19dcc:	ldr	r1, [r3, #8]
   19dd0:	cmp	r1, #0
   19dd4:	beq	19de4 <ftello64@plt+0x84fc>
   19dd8:	ldrsb	r1, [r9, #28]
   19ddc:	cmp	r1, #0
   19de0:	blt	18dbc <ftello64@plt+0x74d4>
   19de4:	mov	r1, #0
   19de8:	cmp	r7, #0
   19dec:	str	r1, [sp, #96]	; 0x60
   19df0:	beq	1a450 <ftello64@plt+0x8b68>
   19df4:	cmp	r0, #0
   19df8:	mov	r7, #0
   19dfc:	bne	1a5a4 <ftello64@plt+0x8cbc>
   19e00:	b	18dc0 <ftello64@plt+0x74d8>
   19e04:	str	r4, [fp, #-208]	; 0xffffff30
   19e08:	ldr	r6, [fp, #20]
   19e0c:	ldr	r0, [fp, #-200]	; 0xffffff38
   19e10:	lsl	r2, r4, #3
   19e14:	str	r2, [sp, #96]	; 0x60
   19e18:	mov	r1, r6
   19e1c:	str	r0, [sp, #100]	; 0x64
   19e20:	bl	115c4 <memcpy@plt>
   19e24:	ldr	r7, [r6]
   19e28:	ldr	r1, [r6, #4]
   19e2c:	mov	r0, #0
   19e30:	cmp	r7, r1
   19e34:	str	r7, [fp, #-36]	; 0xffffffdc
   19e38:	ble	19e6c <ftello64@plt+0x8584>
   19e3c:	bl	150fc <ftello64@plt+0x3814>
   19e40:	ldr	r0, [fp, #-200]	; 0xffffff38
   19e44:	cmp	r0, r9
   19e48:	beq	19e50 <ftello64@plt+0x8568>
   19e4c:	bl	150fc <ftello64@plt+0x3814>
   19e50:	mov	r0, #16
   19e54:	mov	r4, #0
   19e58:	str	r0, [fp, #-204]	; 0xffffff34
   19e5c:	ldr	r0, [sp, #108]	; 0x6c
   19e60:	str	r4, [fp, #-208]	; 0xffffff30
   19e64:	str	r9, [fp, #-200]	; 0xffffff38
   19e68:	b	1a430 <ftello64@plt+0x8b48>
   19e6c:	ldr	r1, [sp, #104]	; 0x68
   19e70:	lsl	r0, r4, #4
   19e74:	str	r9, [sp, #88]	; 0x58
   19e78:	str	r0, [sp, #80]	; 0x50
   19e7c:	ldr	r0, [r1]
   19e80:	add	r1, r0, sl, lsl #3
   19e84:	ldr	r3, [r1, #4]
   19e88:	uxtb	r2, r3
   19e8c:	cmp	r2, #9
   19e90:	beq	19ec0 <ftello64@plt+0x85d8>
   19e94:	cmp	r2, #8
   19e98:	bne	19f28 <ftello64@plt+0x8640>
   19e9c:	ldr	r0, [r0, sl, lsl #3]
   19ea0:	add	r0, r0, #1
   19ea4:	cmp	r0, r4
   19ea8:	bge	19f28 <ftello64@plt+0x8640>
   19eac:	ldr	r1, [fp, #20]
   19eb0:	str	r7, [r1, r0, lsl #3]!
   19eb4:	mvn	r0, #0
   19eb8:	str	r0, [r1, #4]
   19ebc:	b	19f28 <ftello64@plt+0x8640>
   19ec0:	ldr	r0, [r0, sl, lsl #3]
   19ec4:	add	r0, r0, #1
   19ec8:	cmp	r0, r4
   19ecc:	bge	19f28 <ftello64@plt+0x8640>
   19ed0:	ldr	r1, [fp, #20]
   19ed4:	ldr	r2, [r1, r0, lsl #3]
   19ed8:	cmp	r2, r7
   19edc:	bge	19ef0 <ftello64@plt+0x8608>
   19ee0:	add	r0, r1, r0, lsl #3
   19ee4:	str	r7, [r0, #4]
   19ee8:	ldr	r0, [sp, #100]	; 0x64
   19eec:	b	19f10 <ftello64@plt+0x8628>
   19ef0:	tst	r3, #524288	; 0x80000
   19ef4:	beq	19f1c <ftello64@plt+0x8634>
   19ef8:	ldr	r1, [sp, #100]	; 0x64
   19efc:	ldr	r1, [r1, r0, lsl #3]
   19f00:	cmn	r1, #1
   19f04:	beq	19f1c <ftello64@plt+0x8634>
   19f08:	ldr	r0, [fp, #20]
   19f0c:	ldr	r1, [sp, #100]	; 0x64
   19f10:	ldr	r2, [sp, #96]	; 0x60
   19f14:	bl	115c4 <memcpy@plt>
   19f18:	b	19f28 <ftello64@plt+0x8640>
   19f1c:	ldr	r1, [fp, #20]
   19f20:	add	r0, r1, r0, lsl #3
   19f24:	str	r7, [r0, #4]
   19f28:	ldr	r0, [fp, #20]
   19f2c:	ldr	r0, [r0, #4]
   19f30:	cmp	r7, r0
   19f34:	ldreq	r0, [sp, #208]	; 0xd0
   19f38:	cmpeq	sl, r0
   19f3c:	beq	19f64 <ftello64@plt+0x867c>
   19f40:	ldr	r7, [sp, #108]	; 0x6c
   19f44:	cmp	r7, #0
   19f48:	beq	19fd0 <ftello64@plt+0x86e8>
   19f4c:	sub	r0, fp, #48	; 0x30
   19f50:	mov	r1, sl
   19f54:	bl	1f6c4 <ftello64@plt+0xdddc>
   19f58:	cmp	r0, #0
   19f5c:	bne	19f70 <ftello64@plt+0x8688>
   19f60:	b	19fd0 <ftello64@plt+0x86e8>
   19f64:	ldr	r7, [sp, #108]	; 0x6c
   19f68:	cmp	r7, #0
   19f6c:	beq	1a400 <ftello64@plt+0x8b18>
   19f70:	mov	r0, #0
   19f74:	ldr	r3, [fp, #20]
   19f78:	ldr	r1, [r3, r0, lsl #3]
   19f7c:	cmp	r1, #0
   19f80:	blt	19f94 <ftello64@plt+0x86ac>
   19f84:	add	r1, r3, r0, lsl #3
   19f88:	ldr	r1, [r1, #4]
   19f8c:	cmn	r1, #1
   19f90:	beq	19fa4 <ftello64@plt+0x86bc>
   19f94:	add	r0, r0, #1
   19f98:	cmp	r0, r4
   19f9c:	bcc	19f74 <ftello64@plt+0x868c>
   19fa0:	b	1a400 <ftello64@plt+0x8b18>
   19fa4:	ldr	r0, [sp, #100]	; 0x64
   19fa8:	sub	r1, fp, #36	; 0x24
   19fac:	mov	r2, r4
   19fb0:	str	r0, [sp]
   19fb4:	sub	r0, fp, #48	; 0x30
   19fb8:	str	r0, [sp, #4]
   19fbc:	mov	r0, r7
   19fc0:	bl	2417c <ftello64@plt+0x12894>
   19fc4:	mov	sl, r0
   19fc8:	cmn	r0, #1
   19fcc:	ble	1a400 <ftello64@plt+0x8b18>
   19fd0:	ldr	r6, [sp, #196]	; 0xc4
   19fd4:	ldr	r0, [r6]
   19fd8:	add	r1, r0, sl, lsl #3
   19fdc:	ldr	r1, [r1, #4]
   19fe0:	tst	r1, #8
   19fe4:	bne	1a0a4 <ftello64@plt+0x87bc>
   19fe8:	tst	r1, #1048576	; 0x100000
   19fec:	bne	1a13c <ftello64@plt+0x8854>
   19ff0:	uxtb	r1, r1
   19ff4:	cmp	r1, #4
   19ff8:	bne	1a160 <ftello64@plt+0x8878>
   19ffc:	ldr	r0, [r0, sl, lsl #3]
   1a000:	ldr	r1, [sp, #92]	; 0x5c
   1a004:	mov	r4, #0
   1a008:	add	r0, r0, #1
   1a00c:	cmp	r0, r1
   1a010:	ldrlt	r1, [fp, #20]
   1a014:	ldrlt	r2, [r1, r0, lsl #3]!
   1a018:	ldrlt	r1, [r1, #4]
   1a01c:	sublt	r4, r1, r2
   1a020:	cmp	r7, #0
   1a024:	beq	1a234 <ftello64@plt+0x894c>
   1a028:	ldr	r1, [sp, #92]	; 0x5c
   1a02c:	cmp	r0, r1
   1a030:	bge	1a1d4 <ftello64@plt+0x88ec>
   1a034:	ldr	r1, [fp, #20]
   1a038:	ldr	r1, [r1, r0, lsl #3]
   1a03c:	cmn	r1, #1
   1a040:	beq	1a1d4 <ftello64@plt+0x88ec>
   1a044:	ldr	r2, [fp, #20]
   1a048:	add	r0, r2, r0, lsl #3
   1a04c:	ldr	r0, [r0, #4]
   1a050:	cmn	r0, #1
   1a054:	beq	1a1d4 <ftello64@plt+0x88ec>
   1a058:	cmp	r4, #0
   1a05c:	beq	1a2e0 <ftello64@plt+0x89f8>
   1a060:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1a064:	ldr	r0, [sp, #140]	; 0x8c
   1a068:	sub	r0, r0, r7
   1a06c:	cmp	r0, r4
   1a070:	blt	1a1d4 <ftello64@plt+0x88ec>
   1a074:	ldr	r2, [sp, #116]	; 0x74
   1a078:	add	r0, r2, r1
   1a07c:	add	r1, r2, r7
   1a080:	mov	r2, r4
   1a084:	bl	11600 <memcmp@plt>
   1a088:	cmp	r0, #0
   1a08c:	bne	1a1d4 <ftello64@plt+0x88ec>
   1a090:	ldr	r0, [r6, #12]
   1a094:	add	r7, r7, r4
   1a098:	ldr	r9, [r0, sl, lsl #2]
   1a09c:	str	r7, [fp, #-36]	; 0xffffffdc
   1a0a0:	b	1a1a4 <ftello64@plt+0x88bc>
   1a0a4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a0a8:	ldr	r0, [sp, #212]	; 0xd4
   1a0ac:	ldr	r4, [r6, #20]
   1a0b0:	ldr	r7, [r0, r1, lsl #2]
   1a0b4:	str	r1, [sp, #76]	; 0x4c
   1a0b8:	sub	r0, fp, #48	; 0x30
   1a0bc:	mov	r1, sl
   1a0c0:	bl	1f6c4 <ftello64@plt+0xdddc>
   1a0c4:	cmp	r0, #0
   1a0c8:	bne	1a0e0 <ftello64@plt+0x87f8>
   1a0cc:	sub	r0, fp, #48	; 0x30
   1a0d0:	mov	r1, sl
   1a0d4:	bl	1f4ac <ftello64@plt+0xdbc4>
   1a0d8:	cmp	r0, #0
   1a0dc:	beq	1a3c0 <ftello64@plt+0x8ad8>
   1a0e0:	add	r0, sl, sl, lsl #1
   1a0e4:	add	r0, r4, r0, lsl #2
   1a0e8:	ldr	r4, [r0, #4]
   1a0ec:	cmp	r4, #1
   1a0f0:	blt	1a1d4 <ftello64@plt+0x88ec>
   1a0f4:	add	r6, r7, #4
   1a0f8:	ldr	r7, [r0, #8]
   1a0fc:	mov	r8, #0
   1a100:	mvn	sl, #0
   1a104:	ldr	r9, [r7, r8, lsl #2]
   1a108:	mov	r0, r6
   1a10c:	mov	r1, r9
   1a110:	bl	1f6c4 <ftello64@plt+0xdddc>
   1a114:	cmp	r0, #0
   1a118:	beq	1a128 <ftello64@plt+0x8840>
   1a11c:	cmn	sl, #1
   1a120:	bne	1a214 <ftello64@plt+0x892c>
   1a124:	mov	sl, r9
   1a128:	add	r8, r8, #1
   1a12c:	cmp	r8, r4
   1a130:	blt	1a104 <ftello64@plt+0x881c>
   1a134:	mov	r9, sl
   1a138:	b	1a228 <ftello64@plt+0x8940>
   1a13c:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1a140:	mov	r0, r6
   1a144:	mov	r1, sl
   1a148:	add	r2, sp, #112	; 0x70
   1a14c:	mov	r3, r7
   1a150:	bl	22020 <ftello64@plt+0x10738>
   1a154:	cmp	r0, #0
   1a158:	bne	1a188 <ftello64@plt+0x88a0>
   1a15c:	b	1a164 <ftello64@plt+0x887c>
   1a160:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1a164:	ldr	r0, [r6]
   1a168:	mov	r2, r7
   1a16c:	add	r1, r0, sl, lsl #3
   1a170:	add	r0, sp, #112	; 0x70
   1a174:	bl	22310 <ftello64@plt+0x10a28>
   1a178:	mov	r1, r0
   1a17c:	mov	r0, #1
   1a180:	cmp	r1, #0
   1a184:	beq	1a1d4 <ftello64@plt+0x88ec>
   1a188:	ldr	r1, [r6, #12]
   1a18c:	add	r7, r0, r7
   1a190:	ldr	r0, [sp, #108]	; 0x6c
   1a194:	ldr	r9, [r1, sl, lsl #2]
   1a198:	cmp	r0, #0
   1a19c:	str	r7, [fp, #-36]	; 0xffffffdc
   1a1a0:	beq	1a250 <ftello64@plt+0x8968>
   1a1a4:	ldr	r0, [sp, #204]	; 0xcc
   1a1a8:	cmp	r7, r0
   1a1ac:	bgt	1a1d4 <ftello64@plt+0x88ec>
   1a1b0:	ldr	r0, [sp, #212]	; 0xd4
   1a1b4:	ldr	r0, [r0, r7, lsl #2]
   1a1b8:	cmp	r0, #0
   1a1bc:	beq	1a1d4 <ftello64@plt+0x88ec>
   1a1c0:	add	r0, r0, #4
   1a1c4:	mov	r1, r9
   1a1c8:	bl	1f6c4 <ftello64@plt+0xdddc>
   1a1cc:	cmp	r0, #0
   1a1d0:	bne	1a250 <ftello64@plt+0x8968>
   1a1d4:	ldr	r0, [sp, #100]	; 0x64
   1a1d8:	ldr	r4, [sp, #92]	; 0x5c
   1a1dc:	ldr	r6, [sp, #108]	; 0x6c
   1a1e0:	ldr	r3, [fp, #20]
   1a1e4:	sub	r1, fp, #36	; 0x24
   1a1e8:	str	r0, [sp]
   1a1ec:	sub	r0, fp, #48	; 0x30
   1a1f0:	mov	r2, r4
   1a1f4:	str	r0, [sp, #4]
   1a1f8:	mov	r0, r6
   1a1fc:	bl	2417c <ftello64@plt+0x12894>
   1a200:	cmp	r0, #0
   1a204:	blt	1a5c8 <ftello64@plt+0x8ce0>
   1a208:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1a20c:	mov	sl, r0
   1a210:	b	1a268 <ftello64@plt+0x8980>
   1a214:	sub	r0, fp, #48	; 0x30
   1a218:	mov	r1, sl
   1a21c:	bl	1f6c4 <ftello64@plt+0xdddc>
   1a220:	cmp	r0, #0
   1a224:	beq	1a284 <ftello64@plt+0x899c>
   1a228:	ldr	r8, [sp, #36]	; 0x24
   1a22c:	ldr	r7, [sp, #76]	; 0x4c
   1a230:	b	1a258 <ftello64@plt+0x8970>
   1a234:	cmp	r4, #0
   1a238:	beq	1a2e0 <ftello64@plt+0x89f8>
   1a23c:	ldr	r0, [r6, #12]
   1a240:	ldr	r9, [r0, sl, lsl #2]
   1a244:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1a248:	add	r7, r0, r4
   1a24c:	str	r7, [fp, #-36]	; 0xffffffdc
   1a250:	mov	r0, #0
   1a254:	str	r0, [fp, #-44]	; 0xffffffd4
   1a258:	cmn	r9, #1
   1a25c:	ble	1a3b8 <ftello64@plt+0x8ad0>
   1a260:	ldr	r4, [sp, #92]	; 0x5c
   1a264:	mov	sl, r9
   1a268:	ldr	r0, [fp, #20]
   1a26c:	ldr	r9, [sp, #88]	; 0x58
   1a270:	ldr	r1, [sp, #104]	; 0x68
   1a274:	ldr	r0, [r0, #4]
   1a278:	cmp	r7, r0
   1a27c:	ble	19e7c <ftello64@plt+0x8594>
   1a280:	b	1a5b0 <ftello64@plt+0x8cc8>
   1a284:	ldr	r4, [sp, #108]	; 0x6c
   1a288:	ldr	r8, [sp, #36]	; 0x24
   1a28c:	ldr	r7, [sp, #76]	; 0x4c
   1a290:	cmp	r4, #0
   1a294:	beq	1a32c <ftello64@plt+0x8a44>
   1a298:	ldr	r6, [r4]
   1a29c:	ldr	r0, [r4, #4]
   1a2a0:	add	r1, r6, #1
   1a2a4:	cmp	r1, r0
   1a2a8:	str	r1, [r4]
   1a2ac:	bne	1a334 <ftello64@plt+0x8a4c>
   1a2b0:	ldr	r0, [r4, #8]
   1a2b4:	add	r1, r1, r1, lsl #1
   1a2b8:	lsl	r1, r1, #4
   1a2bc:	bl	255e8 <ftello64@plt+0x13d00>
   1a2c0:	cmp	r0, #0
   1a2c4:	beq	1a3b0 <ftello64@plt+0x8ac8>
   1a2c8:	str	r0, [r4, #8]
   1a2cc:	ldr	r7, [sp, #76]	; 0x4c
   1a2d0:	ldr	r1, [r4, #4]
   1a2d4:	lsl	r1, r1, #1
   1a2d8:	str	r1, [r4, #4]
   1a2dc:	b	1a338 <ftello64@plt+0x8a50>
   1a2e0:	sub	r0, fp, #48	; 0x30
   1a2e4:	mov	r1, sl
   1a2e8:	bl	1f4ac <ftello64@plt+0xdbc4>
   1a2ec:	cmp	r0, #0
   1a2f0:	beq	1a3c0 <ftello64@plt+0x8ad8>
   1a2f4:	ldr	r0, [r6, #20]
   1a2f8:	add	r1, sl, sl, lsl #1
   1a2fc:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1a300:	add	r0, r0, r1, lsl #2
   1a304:	ldr	r0, [r0, #8]
   1a308:	ldr	r9, [r0]
   1a30c:	ldr	r0, [sp, #212]	; 0xd4
   1a310:	ldr	r0, [r0, r7, lsl #2]
   1a314:	mov	r1, r9
   1a318:	add	r0, r0, #4
   1a31c:	bl	1f6c4 <ftello64@plt+0xdddc>
   1a320:	cmp	r0, #0
   1a324:	bne	1a258 <ftello64@plt+0x8970>
   1a328:	b	1a164 <ftello64@plt+0x887c>
   1a32c:	mov	r9, sl
   1a330:	b	1a258 <ftello64@plt+0x8970>
   1a334:	ldr	r0, [r4, #8]
   1a338:	add	r1, r6, r6, lsl #1
   1a33c:	str	r7, [r0, r1, lsl #3]!
   1a340:	mov	r7, r1
   1a344:	str	r9, [r0, #4]
   1a348:	ldr	r0, [sp, #80]	; 0x50
   1a34c:	bl	255b8 <ftello64@plt+0x13cd0>
   1a350:	ldr	r1, [r4, #8]
   1a354:	mvn	r9, #1
   1a358:	cmp	r0, #0
   1a35c:	add	r6, r1, r7, lsl #3
   1a360:	str	r0, [r6, #8]!
   1a364:	beq	1a22c <ftello64@plt+0x8944>
   1a368:	ldr	r1, [fp, #20]
   1a36c:	ldr	r2, [sp, #96]	; 0x60
   1a370:	bl	115c4 <memcpy@plt>
   1a374:	ldr	r0, [r6]
   1a378:	ldr	r1, [sp, #92]	; 0x5c
   1a37c:	ldr	r2, [sp, #96]	; 0x60
   1a380:	add	r0, r0, r1, lsl #3
   1a384:	ldr	r1, [sp, #100]	; 0x64
   1a388:	bl	115c4 <memcpy@plt>
   1a38c:	ldr	r0, [r4, #8]
   1a390:	sub	r1, fp, #48	; 0x30
   1a394:	add	r0, r0, r7, lsl #3
   1a398:	add	r0, r0, #12
   1a39c:	bl	1f648 <ftello64@plt+0xdd60>
   1a3a0:	ldr	r7, [sp, #76]	; 0x4c
   1a3a4:	cmp	r0, #0
   1a3a8:	moveq	r9, sl
   1a3ac:	b	1a258 <ftello64@plt+0x8970>
   1a3b0:	mvn	r9, #1
   1a3b4:	b	1a22c <ftello64@plt+0x8944>
   1a3b8:	cmn	r9, #2
   1a3bc:	bne	1a1d4 <ftello64@plt+0x88ec>
   1a3c0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a3c4:	bl	150fc <ftello64@plt+0x3814>
   1a3c8:	ldr	r0, [fp, #-200]	; 0xffffff38
   1a3cc:	ldr	r4, [sp, #88]	; 0x58
   1a3d0:	cmp	r0, r4
   1a3d4:	beq	1a3dc <ftello64@plt+0x8af4>
   1a3d8:	bl	150fc <ftello64@plt+0x3814>
   1a3dc:	mov	r0, #16
   1a3e0:	str	r0, [fp, #-204]	; 0xffffff34
   1a3e4:	mov	r0, #0
   1a3e8:	str	r0, [fp, #-208]	; 0xffffff30
   1a3ec:	ldr	r0, [sp, #108]	; 0x6c
   1a3f0:	str	r4, [fp, #-200]	; 0xffffff38
   1a3f4:	bl	24114 <ftello64@plt+0x1282c>
   1a3f8:	mov	r4, #12
   1a3fc:	b	1a434 <ftello64@plt+0x8b4c>
   1a400:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a404:	bl	150fc <ftello64@plt+0x3814>
   1a408:	ldr	r0, [fp, #-200]	; 0xffffff38
   1a40c:	cmp	r0, r9
   1a410:	beq	1a418 <ftello64@plt+0x8b30>
   1a414:	bl	150fc <ftello64@plt+0x3814>
   1a418:	mov	r0, #16
   1a41c:	mov	r4, #0
   1a420:	str	r0, [fp, #-204]	; 0xffffff34
   1a424:	str	r4, [fp, #-208]	; 0xffffff30
   1a428:	str	r9, [fp, #-200]	; 0xffffff38
   1a42c:	mov	r0, r7
   1a430:	bl	24114 <ftello64@plt+0x1282c>
   1a434:	ldr	sl, [fp, #20]
   1a438:	cmp	r4, #0
   1a43c:	bne	1a56c <ftello64@plt+0x8c84>
   1a440:	ldrb	r1, [sp, #188]	; 0xbc
   1a444:	ldr	r2, [fp, #16]
   1a448:	add	r0, sl, #4
   1a44c:	b	1a4a0 <ftello64@plt+0x8bb8>
   1a450:	mov	r7, #0
   1a454:	b	18dc0 <ftello64@plt+0x74d8>
   1a458:	mov	r4, #12
   1a45c:	b	1a438 <ftello64@plt+0x8b50>
   1a460:	ldr	r7, [sp, #140]	; 0x8c
   1a464:	ldr	r6, [sp, #32]
   1a468:	ldr	ip, [sp, #124]	; 0x7c
   1a46c:	cmp	r3, r7
   1a470:	mov	r4, r6
   1a474:	addne	r4, ip, r3, lsl #2
   1a478:	ldr	r3, [r4]
   1a47c:	str	r3, [r0, #-4]
   1a480:	ldr	r4, [r0]
   1a484:	cmp	r4, r7
   1a488:	addne	r6, ip, r4, lsl #2
   1a48c:	ldr	r7, [r6]
   1a490:	add	r6, sl, r5, lsl #3
   1a494:	add	r6, r6, #4
   1a498:	str	r7, [r0]
   1a49c:	b	1a4bc <ftello64@plt+0x8bd4>
   1a4a0:	ldr	r3, [r0, #-4]
   1a4a4:	cmn	r3, #1
   1a4a8:	beq	1a4d0 <ftello64@plt+0x8be8>
   1a4ac:	cmp	r1, #0
   1a4b0:	bne	1a460 <ftello64@plt+0x8b78>
   1a4b4:	ldr	r7, [r0]
   1a4b8:	mov	r6, r0
   1a4bc:	ldr	r4, [fp, #-212]	; 0xffffff2c
   1a4c0:	add	r3, r3, r4
   1a4c4:	str	r3, [r0, #-4]
   1a4c8:	add	r3, r7, r4
   1a4cc:	str	r3, [r6]
   1a4d0:	sub	r2, r2, #1
   1a4d4:	add	r0, r0, #8
   1a4d8:	add	r5, r5, #1
   1a4dc:	cmp	r8, r2
   1a4e0:	bne	1a4a0 <ftello64@plt+0x8bb8>
   1a4e4:	ldr	r0, [sp, #92]	; 0x5c
   1a4e8:	cmp	r8, #1
   1a4ec:	blt	1a500 <ftello64@plt+0x8c18>
   1a4f0:	add	r0, sl, r0, lsl #3
   1a4f4:	lsl	r2, r8, #3
   1a4f8:	mov	r1, #255	; 0xff
   1a4fc:	bl	117a4 <memset@plt>
   1a500:	ldr	r0, [sp, #84]	; 0x54
   1a504:	mov	r4, #0
   1a508:	ldr	r0, [r0, #132]	; 0x84
   1a50c:	cmp	r0, #0
   1a510:	beq	1a56c <ftello64@plt+0x8c84>
   1a514:	ldr	r1, [sp, #92]	; 0x5c
   1a518:	cmp	r1, #2
   1a51c:	bcc	1a56c <ftello64@plt+0x8c84>
   1a520:	ldr	r1, [fp, #16]
   1a524:	mov	r2, #0
   1a528:	sub	r1, r1, #1
   1a52c:	sub	r1, r1, r8
   1a530:	ldr	r3, [r0, r2, lsl #2]
   1a534:	cmp	r2, r3
   1a538:	beq	1a55c <ftello64@plt+0x8c74>
   1a53c:	add	r3, sl, r3, lsl #3
   1a540:	add	r7, sl, r2, lsl #3
   1a544:	ldr	r3, [r3, #8]
   1a548:	str	r3, [r7, #8]
   1a54c:	ldr	r3, [r0, r2, lsl #2]
   1a550:	add	r3, sl, r3, lsl #3
   1a554:	ldr	r3, [r3, #12]
   1a558:	str	r3, [r7, #12]
   1a55c:	add	r2, r2, #1
   1a560:	cmp	r1, r2
   1a564:	bne	1a530 <ftello64@plt+0x8c48>
   1a568:	mov	r4, #0
   1a56c:	ldr	r0, [sp, #212]	; 0xd4
   1a570:	bl	150fc <ftello64@plt+0x3814>
   1a574:	ldr	r0, [sp, #64]	; 0x40
   1a578:	ldr	r0, [r0]
   1a57c:	cmp	r0, #0
   1a580:	beq	1a59c <ftello64@plt+0x8cb4>
   1a584:	add	r0, sp, #112	; 0x70
   1a588:	bl	202f0 <ftello64@plt+0xea08>
   1a58c:	ldr	r0, [sp, #244]	; 0xf4
   1a590:	bl	150fc <ftello64@plt+0x3814>
   1a594:	ldr	r0, [sp, #228]	; 0xe4
   1a598:	bl	150fc <ftello64@plt+0x3814>
   1a59c:	add	r0, sp, #112	; 0x70
   1a5a0:	bl	1ac7c <ftello64@plt+0x9394>
   1a5a4:	mov	r0, r4
   1a5a8:	sub	sp, fp, #28
   1a5ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a5b0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a5b4:	b	19e3c <ftello64@plt+0x8554>
   1a5b8:	mov	r4, #12
   1a5bc:	b	1a56c <ftello64@plt+0x8c84>
   1a5c0:	mov	r4, r0
   1a5c4:	b	1a56c <ftello64@plt+0x8c84>
   1a5c8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a5cc:	bl	150fc <ftello64@plt+0x3814>
   1a5d0:	ldr	r0, [fp, #-200]	; 0xffffff38
   1a5d4:	ldr	r4, [sp, #88]	; 0x58
   1a5d8:	cmp	r0, r4
   1a5dc:	beq	1a5e4 <ftello64@plt+0x8cfc>
   1a5e0:	bl	150fc <ftello64@plt+0x3814>
   1a5e4:	mov	r0, #16
   1a5e8:	str	r0, [fp, #-204]	; 0xffffff34
   1a5ec:	mov	r0, #0
   1a5f0:	str	r0, [fp, #-208]	; 0xffffff30
   1a5f4:	mov	r0, r6
   1a5f8:	str	r4, [fp, #-200]	; 0xffffff38
   1a5fc:	bl	24114 <ftello64@plt+0x1282c>
   1a600:	mov	r4, #1
   1a604:	b	1a434 <ftello64@plt+0x8b4c>
   1a608:	mov	r0, r7
   1a60c:	bl	150fc <ftello64@plt+0x3814>
   1a610:	mov	r0, #0
   1a614:	bl	150fc <ftello64@plt+0x3814>
   1a618:	b	1a56c <ftello64@plt+0x8c84>
   1a61c:	mov	r4, r0
   1a620:	add	r0, r5, #76	; 0x4c
   1a624:	str	r0, [sp, #64]	; 0x40
   1a628:	b	1a56c <ftello64@plt+0x8c84>
   1a62c:	mov	r4, #1
   1a630:	b	1a56c <ftello64@plt+0x8c84>
   1a634:	push	{fp, lr}
   1a638:	mov	fp, sp
   1a63c:	sub	sp, sp, #16
   1a640:	mov	ip, #1
   1a644:	str	r2, [sp, #4]
   1a648:	str	ip, [sp, #12]
   1a64c:	mov	ip, #0
   1a650:	str	ip, [sp]
   1a654:	ldr	ip, [fp, #8]
   1a658:	str	ip, [sp, #8]
   1a65c:	bl	1a668 <ftello64@plt+0x8d80>
   1a660:	mov	sp, fp
   1a664:	pop	{fp, pc}
   1a668:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a66c:	add	fp, sp, #28
   1a670:	sub	sp, sp, #44	; 0x2c
   1a674:	mvn	r6, #0
   1a678:	cmp	r3, #0
   1a67c:	blt	1a910 <ftello64@plt+0x9028>
   1a680:	mov	r4, r3
   1a684:	mov	r9, r2
   1a688:	cmp	r3, r2
   1a68c:	bgt	1a910 <ftello64@plt+0x9028>
   1a690:	mov	r7, r0
   1a694:	ldr	r0, [fp, #8]
   1a698:	mov	r8, r9
   1a69c:	mov	sl, r1
   1a6a0:	movw	r1, #0
   1a6a4:	ldr	r6, [r7]
   1a6a8:	movt	r1, #0
   1a6ac:	add	r0, r0, r4
   1a6b0:	cmp	r0, r9
   1a6b4:	bicle	r8, r0, r0, asr #31
   1a6b8:	movw	r0, #0
   1a6bc:	movt	r0, #0
   1a6c0:	orrs	r5, r1, r0
   1a6c4:	beq	1a6d0 <ftello64@plt+0x8de8>
   1a6c8:	add	r0, r6, #136	; 0x88
   1a6cc:	bl	115a0 <pthread_mutex_lock@plt>
   1a6d0:	ldrb	r0, [r7, #28]
   1a6d4:	ldr	r2, [fp, #16]
   1a6d8:	cmp	r8, r4
   1a6dc:	ubfx	r1, r0, #5, #2
   1a6e0:	str	r6, [sp, #20]
   1a6e4:	str	r5, [sp, #36]	; 0x24
   1a6e8:	str	r4, [sp, #32]
   1a6ec:	str	sl, [sp, #28]
   1a6f0:	str	r1, [sp, #24]
   1a6f4:	ble	1a720 <ftello64@plt+0x8e38>
   1a6f8:	tst	r0, #8
   1a6fc:	bne	1a720 <ftello64@plt+0x8e38>
   1a700:	ldr	r1, [r7, #16]
   1a704:	cmp	r1, #0
   1a708:	beq	1a720 <ftello64@plt+0x8e38>
   1a70c:	mov	r0, r7
   1a710:	mov	r4, r2
   1a714:	bl	18400 <ftello64@plt+0x6b18>
   1a718:	ldrb	r0, [r7, #28]
   1a71c:	mov	r2, r4
   1a720:	mov	sl, #1
   1a724:	mov	r6, #0
   1a728:	cmp	r2, #0
   1a72c:	str	r7, [fp, #-32]	; 0xffffffe0
   1a730:	beq	1a77c <ftello64@plt+0x8e94>
   1a734:	ands	r1, r0, #16
   1a738:	bne	1a77c <ftello64@plt+0x8e94>
   1a73c:	and	r0, r0, #6
   1a740:	cmp	r0, #4
   1a744:	bne	1a76c <ftello64@plt+0x8e84>
   1a748:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a74c:	ldr	sl, [r2]
   1a750:	ldr	r0, [r0, #24]
   1a754:	cmp	sl, r0
   1a758:	bhi	1a774 <ftello64@plt+0x8e8c>
   1a75c:	cmp	sl, #1
   1a760:	movwlt	r2, #0
   1a764:	movwlt	sl, #1
   1a768:	b	1a778 <ftello64@plt+0x8e90>
   1a76c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a770:	ldr	r0, [r0, #24]
   1a774:	add	sl, r0, #1
   1a778:	mov	r6, r2
   1a77c:	lsl	r0, sl, #3
   1a780:	bl	255b8 <ftello64@plt+0x13cd0>
   1a784:	cmp	r0, #0
   1a788:	beq	1a91c <ftello64@plt+0x9034>
   1a78c:	mov	r4, r0
   1a790:	ldr	r0, [fp, #12]
   1a794:	str	r8, [sp]
   1a798:	mov	r2, r9
   1a79c:	stmib	sp, {r0, sl}
   1a7a0:	str	r4, [sp, #12]
   1a7a4:	ldr	r0, [sp, #24]
   1a7a8:	ldr	r5, [sp, #32]
   1a7ac:	ldr	r1, [sp, #28]
   1a7b0:	str	r0, [sp, #16]
   1a7b4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a7b8:	mov	r3, r5
   1a7bc:	bl	18cdc <ftello64@plt+0x73f4>
   1a7c0:	cmp	r0, #0
   1a7c4:	beq	1a7d8 <ftello64@plt+0x8ef0>
   1a7c8:	mvn	r6, #1
   1a7cc:	cmp	r0, #1
   1a7d0:	mvneq	r6, #0
   1a7d4:	b	1a8f0 <ftello64@plt+0x9008>
   1a7d8:	cmp	r6, #0
   1a7dc:	beq	1a8d4 <ftello64@plt+0x8fec>
   1a7e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a7e4:	add	r9, sl, #1
   1a7e8:	ldrb	r0, [r0, #28]
   1a7ec:	ubfx	r0, r0, #1, #2
   1a7f0:	cmp	r0, #1
   1a7f4:	beq	1a840 <ftello64@plt+0x8f58>
   1a7f8:	mov	r8, #2
   1a7fc:	cmp	r0, #0
   1a800:	bne	1a850 <ftello64@plt+0x8f68>
   1a804:	lsl	r8, r9, #2
   1a808:	mov	r0, r8
   1a80c:	bl	255b8 <ftello64@plt+0x13cd0>
   1a810:	mov	r7, #0
   1a814:	cmp	r0, #0
   1a818:	str	r0, [r6, #4]
   1a81c:	beq	1a8b8 <ftello64@plt+0x8fd0>
   1a820:	mov	r0, r8
   1a824:	bl	255b8 <ftello64@plt+0x13cd0>
   1a828:	cmp	r0, #0
   1a82c:	str	r0, [r6, #8]
   1a830:	beq	1a970 <ftello64@plt+0x9088>
   1a834:	str	r9, [r6]
   1a838:	mov	r8, #1
   1a83c:	b	1a850 <ftello64@plt+0x8f68>
   1a840:	ldr	r0, [r6]
   1a844:	mov	r8, #1
   1a848:	cmp	r9, r0
   1a84c:	bhi	1a928 <ftello64@plt+0x9040>
   1a850:	cmp	sl, #1
   1a854:	blt	1a884 <ftello64@plt+0x8f9c>
   1a858:	ldmib	r6, {r1, r2}
   1a85c:	add	r0, r4, #4
   1a860:	mov	r3, sl
   1a864:	ldr	r7, [r0, #-4]
   1a868:	subs	r3, r3, #1
   1a86c:	str	r7, [r1], #4
   1a870:	ldr	r7, [r0]
   1a874:	add	r0, r0, #8
   1a878:	str	r7, [r2], #4
   1a87c:	bne	1a864 <ftello64@plt+0x8f7c>
   1a880:	b	1a888 <ftello64@plt+0x8fa0>
   1a884:	mov	sl, #0
   1a888:	ldr	r0, [r6]
   1a88c:	cmp	sl, r0
   1a890:	bcs	1a8b4 <ftello64@plt+0x8fcc>
   1a894:	ldmib	r6, {r0, r1}
   1a898:	mvn	r2, #0
   1a89c:	str	r2, [r1, sl, lsl #2]
   1a8a0:	str	r2, [r0, sl, lsl #2]
   1a8a4:	add	sl, sl, #1
   1a8a8:	ldr	r3, [r6]
   1a8ac:	cmp	sl, r3
   1a8b0:	bcc	1a89c <ftello64@plt+0x8fb4>
   1a8b4:	mov	r7, r8
   1a8b8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1a8bc:	cmp	r7, #0
   1a8c0:	ldrb	r0, [r1, #28]
   1a8c4:	and	r0, r0, #249	; 0xf9
   1a8c8:	orr	r0, r0, r7, lsl #1
   1a8cc:	strb	r0, [r1, #28]
   1a8d0:	beq	1a8ec <ftello64@plt+0x9004>
   1a8d4:	ldr	r0, [fp, #20]
   1a8d8:	cmp	r0, #0
   1a8dc:	ldreq	r6, [r4]
   1a8e0:	ldrne	r0, [r4, #4]
   1a8e4:	subne	r6, r0, r5
   1a8e8:	b	1a8f0 <ftello64@plt+0x9008>
   1a8ec:	mvn	r6, #1
   1a8f0:	ldr	r5, [sp, #36]	; 0x24
   1a8f4:	mov	r0, r4
   1a8f8:	bl	150fc <ftello64@plt+0x3814>
   1a8fc:	cmp	r5, #0
   1a900:	beq	1a910 <ftello64@plt+0x9028>
   1a904:	ldr	r0, [sp, #20]
   1a908:	add	r0, r0, #136	; 0x88
   1a90c:	bl	114ec <pthread_mutex_unlock@plt>
   1a910:	mov	r0, r6
   1a914:	sub	sp, fp, #28
   1a918:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a91c:	ldr	r5, [sp, #36]	; 0x24
   1a920:	mvn	r6, #1
   1a924:	b	1a8fc <ftello64@plt+0x9014>
   1a928:	ldr	r0, [r6, #4]
   1a92c:	lsl	r1, r9, #2
   1a930:	str	r1, [sp, #28]
   1a934:	bl	255e8 <ftello64@plt+0x13d00>
   1a938:	mov	r7, #0
   1a93c:	cmp	r0, #0
   1a940:	str	r0, [sp, #24]
   1a944:	beq	1a8b8 <ftello64@plt+0x8fd0>
   1a948:	ldr	r0, [r6, #8]
   1a94c:	ldr	r1, [sp, #28]
   1a950:	bl	255e8 <ftello64@plt+0x13d00>
   1a954:	cmp	r0, #0
   1a958:	beq	1a97c <ftello64@plt+0x9094>
   1a95c:	ldr	r1, [sp, #24]
   1a960:	str	r9, [r6]
   1a964:	str	r1, [r6, #4]
   1a968:	str	r0, [r6, #8]
   1a96c:	b	1a850 <ftello64@plt+0x8f68>
   1a970:	ldr	r0, [r6, #4]
   1a974:	bl	150fc <ftello64@plt+0x3814>
   1a978:	b	1a8b8 <ftello64@plt+0x8fd0>
   1a97c:	ldr	r0, [sp, #24]
   1a980:	b	1a974 <ftello64@plt+0x908c>
   1a984:	push	{fp, lr}
   1a988:	mov	fp, sp
   1a98c:	sub	sp, sp, #16
   1a990:	mov	ip, #0
   1a994:	str	r2, [sp, #4]
   1a998:	str	ip, [sp, #12]
   1a99c:	ldr	ip, [fp, #12]
   1a9a0:	str	ip, [sp, #8]
   1a9a4:	ldr	ip, [fp, #8]
   1a9a8:	str	ip, [sp]
   1a9ac:	bl	1a668 <ftello64@plt+0x8d80>
   1a9b0:	mov	sp, fp
   1a9b4:	pop	{fp, pc}
   1a9b8:	push	{fp, lr}
   1a9bc:	mov	fp, sp
   1a9c0:	sub	sp, sp, #24
   1a9c4:	mov	ip, #1
   1a9c8:	str	ip, [sp, #20]
   1a9cc:	mov	ip, #0
   1a9d0:	str	ip, [sp, #8]
   1a9d4:	ldr	ip, [fp, #20]
   1a9d8:	str	ip, [sp, #16]
   1a9dc:	ldr	ip, [fp, #16]
   1a9e0:	str	ip, [sp, #12]
   1a9e4:	ldr	ip, [fp, #12]
   1a9e8:	str	ip, [sp, #4]
   1a9ec:	ldr	ip, [fp, #8]
   1a9f0:	str	ip, [sp]
   1a9f4:	bl	1aa00 <ftello64@plt+0x9118>
   1a9f8:	mov	sp, fp
   1a9fc:	pop	{fp, pc}
   1aa00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aa04:	add	fp, sp, #28
   1aa08:	sub	sp, sp, #20
   1aa0c:	ldr	r4, [fp, #8]
   1aa10:	mov	r8, r1
   1aa14:	mov	r1, r0
   1aa18:	mov	r6, r2
   1aa1c:	orr	r0, r4, r2
   1aa20:	ldr	r2, [fp, #24]
   1aa24:	orr	r0, r0, r2
   1aa28:	cmp	r0, #0
   1aa2c:	blt	1aae0 <ftello64@plt+0x91f8>
   1aa30:	adds	sl, r6, r4
   1aa34:	bvs	1aae0 <ftello64@plt+0x91f8>
   1aa38:	mov	r5, #0
   1aa3c:	cmp	r4, #1
   1aa40:	blt	1aa94 <ftello64@plt+0x91ac>
   1aa44:	mov	r9, r3
   1aa48:	cmp	r6, #1
   1aa4c:	blt	1aa9c <ftello64@plt+0x91b4>
   1aa50:	mov	r0, sl
   1aa54:	mov	r5, r1
   1aa58:	bl	255b8 <ftello64@plt+0x13cd0>
   1aa5c:	cmp	r0, #0
   1aa60:	beq	1aae0 <ftello64@plt+0x91f8>
   1aa64:	mov	r1, r8
   1aa68:	mov	r2, r6
   1aa6c:	mov	r7, r0
   1aa70:	bl	115c4 <memcpy@plt>
   1aa74:	add	r0, r7, r6
   1aa78:	mov	r1, r9
   1aa7c:	mov	r2, r4
   1aa80:	bl	115c4 <memcpy@plt>
   1aa84:	ldr	r2, [fp, #24]
   1aa88:	mov	r1, r5
   1aa8c:	mov	r5, r7
   1aa90:	b	1aaa0 <ftello64@plt+0x91b8>
   1aa94:	mov	r7, r8
   1aa98:	b	1aaa0 <ftello64@plt+0x91b8>
   1aa9c:	mov	r7, r9
   1aaa0:	add	r6, fp, #12
   1aaa4:	ldr	r0, [fp, #28]
   1aaa8:	ldm	r6, {r3, r4, r6}
   1aaac:	str	r4, [sp]
   1aab0:	stmib	sp, {r2, r6}
   1aab4:	str	r0, [sp, #12]
   1aab8:	mov	r0, r1
   1aabc:	mov	r1, r7
   1aac0:	mov	r2, sl
   1aac4:	bl	1a668 <ftello64@plt+0x8d80>
   1aac8:	mov	r4, r0
   1aacc:	mov	r0, r5
   1aad0:	bl	150fc <ftello64@plt+0x3814>
   1aad4:	mov	r0, r4
   1aad8:	sub	sp, fp, #28
   1aadc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aae0:	mvn	r0, #1
   1aae4:	sub	sp, fp, #28
   1aae8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aaec:	push	{fp, lr}
   1aaf0:	mov	fp, sp
   1aaf4:	sub	sp, sp, #24
   1aaf8:	mov	ip, #0
   1aafc:	str	ip, [sp, #20]
   1ab00:	ldr	ip, [fp, #24]
   1ab04:	str	ip, [sp, #16]
   1ab08:	ldr	ip, [fp, #20]
   1ab0c:	str	ip, [sp, #12]
   1ab10:	ldr	ip, [fp, #16]
   1ab14:	str	ip, [sp, #8]
   1ab18:	ldr	ip, [fp, #12]
   1ab1c:	str	ip, [sp, #4]
   1ab20:	ldr	ip, [fp, #8]
   1ab24:	str	ip, [sp]
   1ab28:	bl	1aa00 <ftello64@plt+0x9118>
   1ab2c:	mov	sp, fp
   1ab30:	pop	{fp, pc}
   1ab34:	ldrb	ip, [r0, #28]
   1ab38:	cmp	r2, #0
   1ab3c:	bic	ip, ip, #6
   1ab40:	orrne	ip, ip, #2
   1ab44:	strb	ip, [r0, #28]
   1ab48:	ldr	r0, [sp]
   1ab4c:	moveq	r0, r2
   1ab50:	cmp	r2, #0
   1ab54:	moveq	r3, r2
   1ab58:	stm	r1, {r2, r3}
   1ab5c:	str	r0, [r1, #8]
   1ab60:	bx	lr
   1ab64:	ldr	r1, [r0, #4]
   1ab68:	movw	r2, #255	; 0xff
   1ab6c:	movt	r2, #4
   1ab70:	and	r1, r1, r2
   1ab74:	cmp	r1, #3
   1ab78:	beq	1ab8c <ftello64@plt+0x92a4>
   1ab7c:	cmp	r1, #6
   1ab80:	bxne	lr
   1ab84:	ldr	r0, [r0]
   1ab88:	b	1abf4 <ftello64@plt+0x930c>
   1ab8c:	ldr	r0, [r0]
   1ab90:	b	150fc <ftello64@plt+0x3814>
   1ab94:	push	{r4, sl, fp, lr}
   1ab98:	add	fp, sp, #8
   1ab9c:	mov	r4, r0
   1aba0:	ldr	r0, [r0, #24]
   1aba4:	bl	150fc <ftello64@plt+0x3814>
   1aba8:	ldr	r0, [r4, #36]	; 0x24
   1abac:	bl	150fc <ftello64@plt+0x3814>
   1abb0:	ldr	r0, [r4, #40]	; 0x28
   1abb4:	add	r1, r4, #4
   1abb8:	cmp	r0, r1
   1abbc:	beq	1abd0 <ftello64@plt+0x92e8>
   1abc0:	ldr	r0, [r0, #8]
   1abc4:	bl	150fc <ftello64@plt+0x3814>
   1abc8:	ldr	r0, [r4, #40]	; 0x28
   1abcc:	bl	150fc <ftello64@plt+0x3814>
   1abd0:	ldr	r0, [r4, #12]
   1abd4:	bl	150fc <ftello64@plt+0x3814>
   1abd8:	ldr	r0, [r4, #48]	; 0x30
   1abdc:	bl	150fc <ftello64@plt+0x3814>
   1abe0:	ldr	r0, [r4, #44]	; 0x2c
   1abe4:	bl	150fc <ftello64@plt+0x3814>
   1abe8:	mov	r0, r4
   1abec:	pop	{r4, sl, fp, lr}
   1abf0:	b	150fc <ftello64@plt+0x3814>
   1abf4:	push	{r4, sl, fp, lr}
   1abf8:	add	fp, sp, #8
   1abfc:	mov	r4, r0
   1ac00:	ldr	r0, [r0]
   1ac04:	bl	150fc <ftello64@plt+0x3814>
   1ac08:	ldr	r0, [r4, #4]
   1ac0c:	bl	150fc <ftello64@plt+0x3814>
   1ac10:	ldr	r0, [r4, #8]
   1ac14:	bl	150fc <ftello64@plt+0x3814>
   1ac18:	ldr	r0, [r4, #12]
   1ac1c:	bl	150fc <ftello64@plt+0x3814>
   1ac20:	mov	r0, r4
   1ac24:	pop	{r4, sl, fp, lr}
   1ac28:	b	150fc <ftello64@plt+0x3814>
   1ac2c:	push	{r4, r5, fp, lr}
   1ac30:	add	fp, sp, #8
   1ac34:	ldr	r4, [r0]
   1ac38:	ldr	r0, [r4, #56]	; 0x38
   1ac3c:	cmp	r0, #0
   1ac40:	beq	1ac58 <ftello64@plt+0x9370>
   1ac44:	ldr	r5, [r0]
   1ac48:	bl	150fc <ftello64@plt+0x3814>
   1ac4c:	cmp	r5, #0
   1ac50:	mov	r0, r5
   1ac54:	bne	1ac44 <ftello64@plt+0x935c>
   1ac58:	mov	r0, #31
   1ac5c:	mov	r5, #0
   1ac60:	str	r0, [r4, #64]	; 0x40
   1ac64:	str	r5, [r4, #52]	; 0x34
   1ac68:	str	r5, [r4, #56]	; 0x38
   1ac6c:	ldr	r0, [r4, #16]
   1ac70:	bl	150fc <ftello64@plt+0x3814>
   1ac74:	str	r5, [r4, #16]
   1ac78:	pop	{r4, r5, fp, pc}
   1ac7c:	push	{r4, sl, fp, lr}
   1ac80:	add	fp, sp, #8
   1ac84:	mov	r4, r0
   1ac88:	ldr	r0, [r0, #8]
   1ac8c:	bl	150fc <ftello64@plt+0x3814>
   1ac90:	ldr	r0, [r4, #12]
   1ac94:	bl	150fc <ftello64@plt+0x3814>
   1ac98:	ldrb	r0, [r4, #75]	; 0x4b
   1ac9c:	cmp	r0, #0
   1aca0:	popeq	{r4, sl, fp, pc}
   1aca4:	ldr	r0, [r4, #4]
   1aca8:	pop	{r4, sl, fp, lr}
   1acac:	b	150fc <ftello64@plt+0x3814>
   1acb0:	push	{r4, r5, r6, r7, fp, lr}
   1acb4:	add	fp, sp, #16
   1acb8:	mov	r5, r0
   1acbc:	ldr	r0, [r0, #80]	; 0x50
   1acc0:	mov	r4, r1
   1acc4:	cmp	r0, #2
   1acc8:	blt	1ad14 <ftello64@plt+0x942c>
   1accc:	mov	r6, #12
   1acd0:	cmn	r4, #-1073741823	; 0xc0000001
   1acd4:	bhi	1ad40 <ftello64@plt+0x9458>
   1acd8:	ldr	r0, [r5, #8]
   1acdc:	lsl	r7, r4, #2
   1ace0:	mov	r1, r7
   1ace4:	bl	255e8 <ftello64@plt+0x13d00>
   1ace8:	cmp	r0, #0
   1acec:	beq	1ad40 <ftello64@plt+0x9458>
   1acf0:	str	r0, [r5, #8]
   1acf4:	ldr	r0, [r5, #12]
   1acf8:	cmp	r0, #0
   1acfc:	beq	1ad14 <ftello64@plt+0x942c>
   1ad00:	mov	r1, r7
   1ad04:	bl	255e8 <ftello64@plt+0x13d00>
   1ad08:	cmp	r0, #0
   1ad0c:	beq	1ad40 <ftello64@plt+0x9458>
   1ad10:	str	r0, [r5, #12]
   1ad14:	ldrb	r0, [r5, #75]	; 0x4b
   1ad18:	cmp	r0, #0
   1ad1c:	beq	1ad38 <ftello64@plt+0x9450>
   1ad20:	ldr	r0, [r5, #4]
   1ad24:	mov	r1, r4
   1ad28:	bl	255e8 <ftello64@plt+0x13d00>
   1ad2c:	cmp	r0, #0
   1ad30:	beq	1ad48 <ftello64@plt+0x9460>
   1ad34:	str	r0, [r5, #4]
   1ad38:	mov	r6, #0
   1ad3c:	str	r4, [r5, #36]	; 0x24
   1ad40:	mov	r0, r6
   1ad44:	pop	{r4, r5, r6, r7, fp, pc}
   1ad48:	mov	r6, #12
   1ad4c:	b	1ad40 <ftello64@plt+0x9458>
   1ad50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ad54:	add	fp, sp, #28
   1ad58:	sub	sp, sp, #92	; 0x5c
   1ad5c:	mov	r4, r0
   1ad60:	ldrb	r0, [r0, #74]	; 0x4a
   1ad64:	ldr	r2, [r4, #36]	; 0x24
   1ad68:	ldr	r1, [r4, #48]	; 0x30
   1ad6c:	ldr	r5, [r4, #28]
   1ad70:	cmp	r2, r1
   1ad74:	movgt	r2, r1
   1ad78:	cmp	r0, #0
   1ad7c:	str	r2, [sp, #4]
   1ad80:	bne	1ada0 <ftello64@plt+0x94b8>
   1ad84:	mov	r8, r4
   1ad88:	ldr	r0, [r8, #64]!	; 0x40
   1ad8c:	cmp	r0, #0
   1ad90:	bne	1ada0 <ftello64@plt+0x94b8>
   1ad94:	ldrb	r0, [r4, #76]	; 0x4c
   1ad98:	cmp	r0, #0
   1ad9c:	beq	1ada8 <ftello64@plt+0x94c0>
   1ada0:	ldr	r7, [r4, #32]
   1ada4:	b	1af74 <ftello64@plt+0x968c>
   1ada8:	ldr	r0, [sp, #4]
   1adac:	cmp	r0, r5
   1adb0:	ble	1adc0 <ftello64@plt+0x94d8>
   1adb4:	add	r9, r4, #16
   1adb8:	mov	sl, r5
   1adbc:	b	1ae14 <ftello64@plt+0x952c>
   1adc0:	mov	sl, r5
   1adc4:	mov	r7, r5
   1adc8:	b	1b080 <ftello64@plt+0x9798>
   1adcc:	add	r0, r5, #1
   1add0:	cmp	r0, #2
   1add4:	bcc	1ade8 <ftello64@plt+0x9500>
   1add8:	ldr	r0, [r4, #36]	; 0x24
   1addc:	ldr	r1, [r4, #48]	; 0x30
   1ade0:	cmp	r0, r1
   1ade4:	blt	1af60 <ftello64@plt+0x9678>
   1ade8:	ldr	r0, [r4, #4]
   1adec:	cmn	r5, #1
   1adf0:	strb	sl, [r0, r7]
   1adf4:	ldr	r0, [r4, #8]
   1adf8:	str	sl, [r0, r7, lsl #2]
   1adfc:	add	sl, r7, #1
   1ae00:	bne	1af44 <ftello64@plt+0x965c>
   1ae04:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ae08:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1ae0c:	stm	r9, {r0, r1}
   1ae10:	b	1af44 <ftello64@plt+0x965c>
   1ae14:	ldr	r7, [r4, #24]
   1ae18:	ldr	r5, [r4]
   1ae1c:	mov	r6, sl
   1ae20:	add	r0, r7, sl
   1ae24:	ldrb	sl, [r5, r0]
   1ae28:	tst	sl, #128	; 0x80
   1ae2c:	bne	1ae70 <ftello64@plt+0x9588>
   1ae30:	mov	r0, r9
   1ae34:	bl	115f4 <mbsinit@plt>
   1ae38:	cmp	r0, #0
   1ae3c:	beq	1ae70 <ftello64@plt+0x9588>
   1ae40:	mov	r0, sl
   1ae44:	bl	11888 <towupper@plt>
   1ae48:	cmp	r0, #128	; 0x80
   1ae4c:	bcs	1ae68 <ftello64@plt+0x9580>
   1ae50:	ldr	r1, [r4, #4]
   1ae54:	add	sl, r6, #1
   1ae58:	strb	r0, [r1, r6]
   1ae5c:	ldr	r1, [r4, #8]
   1ae60:	str	r0, [r1, r6, lsl #2]
   1ae64:	b	1af44 <ftello64@plt+0x965c>
   1ae68:	ldr	r5, [r4]
   1ae6c:	ldr	r7, [r4, #24]
   1ae70:	ldm	r9, {r0, r1}
   1ae74:	mov	r3, r9
   1ae78:	str	r0, [fp, #-40]	; 0xffffffd8
   1ae7c:	ldr	r0, [sp, #4]
   1ae80:	str	r1, [fp, #-36]	; 0xffffffdc
   1ae84:	sub	r2, r0, r6
   1ae88:	add	r0, r5, r7
   1ae8c:	mov	r7, r6
   1ae90:	add	r1, r0, r6
   1ae94:	add	r0, sp, #12
   1ae98:	bl	25bf4 <ftello64@plt+0x1430c>
   1ae9c:	mov	r5, r0
   1aea0:	sub	r0, r0, #1
   1aea4:	cmn	r0, #4
   1aea8:	bhi	1adcc <ftello64@plt+0x94e4>
   1aeac:	ldr	r0, [sp, #12]
   1aeb0:	bl	11888 <towupper@plt>
   1aeb4:	mov	r6, r0
   1aeb8:	ldr	r0, [sp, #12]
   1aebc:	cmp	r6, r0
   1aec0:	bne	1aee0 <ftello64@plt+0x95f8>
   1aec4:	ldr	r1, [r4]
   1aec8:	ldr	r2, [r4, #24]
   1aecc:	ldr	r0, [r4, #4]
   1aed0:	add	r1, r1, r2
   1aed4:	add	r0, r0, r7
   1aed8:	add	r1, r1, r7
   1aedc:	b	1af08 <ftello64@plt+0x9620>
   1aee0:	add	sl, sp, #16
   1aee4:	mov	r1, r6
   1aee8:	sub	r2, fp, #40	; 0x28
   1aeec:	mov	r0, sl
   1aef0:	bl	11528 <wcrtomb@plt>
   1aef4:	cmp	r5, r0
   1aef8:	bne	1af58 <ftello64@plt+0x9670>
   1aefc:	ldr	r0, [r4, #4]
   1af00:	mov	r1, sl
   1af04:	add	r0, r0, r7
   1af08:	mov	r2, r5
   1af0c:	bl	115c4 <memcpy@plt>
   1af10:	ldr	r0, [r4, #8]
   1af14:	add	sl, r7, #1
   1af18:	str	r6, [r0, r7, lsl #2]
   1af1c:	add	r6, r5, r7
   1af20:	cmp	sl, r6
   1af24:	bge	1af44 <ftello64@plt+0x965c>
   1af28:	add	r0, r0, r7, lsl #2
   1af2c:	mvn	r1, #3
   1af30:	add	r2, r1, r5, lsl #2
   1af34:	add	r0, r0, #4
   1af38:	mov	r1, #255	; 0xff
   1af3c:	bl	117a4 <memset@plt>
   1af40:	mov	sl, r6
   1af44:	ldr	r0, [sp, #4]
   1af48:	mov	r7, sl
   1af4c:	cmp	r0, sl
   1af50:	bgt	1ae14 <ftello64@plt+0x952c>
   1af54:	b	1b080 <ftello64@plt+0x9798>
   1af58:	mov	sl, r7
   1af5c:	b	1af8c <ftello64@plt+0x96a4>
   1af60:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1af64:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1af68:	mov	sl, r7
   1af6c:	stm	r9, {r0, r1}
   1af70:	b	1b080 <ftello64@plt+0x9798>
   1af74:	ldr	r0, [sp, #4]
   1af78:	cmp	r5, r0
   1af7c:	bge	1b07c <ftello64@plt+0x9794>
   1af80:	add	r8, r4, #64	; 0x40
   1af84:	add	r9, r4, #16
   1af88:	mov	sl, r5
   1af8c:	ldm	r9, {r0, r1}
   1af90:	str	r7, [sp]
   1af94:	str	r0, [fp, #-40]	; 0xffffffd8
   1af98:	ldr	r0, [sp, #4]
   1af9c:	str	r1, [fp, #-36]	; 0xffffffdc
   1afa0:	sub	r2, r0, sl
   1afa4:	ldr	r0, [r8]
   1afa8:	cmp	r0, #0
   1afac:	bne	1b094 <ftello64@plt+0x97ac>
   1afb0:	ldr	r0, [r4]
   1afb4:	ldr	r1, [r4, #24]
   1afb8:	add	r0, r0, r1
   1afbc:	add	r5, r0, r7
   1afc0:	add	r0, sp, #8
   1afc4:	mov	r1, r5
   1afc8:	mov	r3, r9
   1afcc:	bl	25bf4 <ftello64@plt+0x1430c>
   1afd0:	sub	r8, r0, #1
   1afd4:	mov	r6, r0
   1afd8:	cmn	r8, #4
   1afdc:	bhi	1b0e8 <ftello64@plt+0x9800>
   1afe0:	ldr	r0, [sp, #8]
   1afe4:	bl	11888 <towupper@plt>
   1afe8:	mov	r7, r0
   1afec:	ldr	r0, [sp, #8]
   1aff0:	cmp	r7, r0
   1aff4:	bne	1b004 <ftello64@plt+0x971c>
   1aff8:	ldr	r0, [r4, #4]
   1affc:	mov	r1, r5
   1b000:	b	1b024 <ftello64@plt+0x973c>
   1b004:	add	r0, sp, #16
   1b008:	sub	r2, fp, #40	; 0x28
   1b00c:	mov	r1, r7
   1b010:	bl	11528 <wcrtomb@plt>
   1b014:	cmp	r0, r6
   1b018:	bne	1b164 <ftello64@plt+0x987c>
   1b01c:	ldr	r0, [r4, #4]
   1b020:	add	r1, sp, #16
   1b024:	add	r0, r0, sl
   1b028:	mov	r2, r6
   1b02c:	bl	115c4 <memcpy@plt>
   1b030:	ldrb	r0, [r4, #76]	; 0x4c
   1b034:	cmp	r0, #0
   1b038:	bne	1b280 <ftello64@plt+0x9998>
   1b03c:	ldr	r0, [r4, #8]
   1b040:	add	r5, r6, sl
   1b044:	add	r1, sl, #1
   1b048:	cmp	r1, r5
   1b04c:	str	r7, [r0, sl, lsl #2]
   1b050:	ldr	r7, [sp]
   1b054:	add	r7, r6, r7
   1b058:	bge	1b074 <ftello64@plt+0x978c>
   1b05c:	add	r0, r0, r1, lsl #2
   1b060:	mvn	r1, #3
   1b064:	add	r2, r1, r6, lsl #2
   1b068:	mov	r1, #255	; 0xff
   1b06c:	bl	117a4 <memset@plt>
   1b070:	b	1af74 <ftello64@plt+0x968c>
   1b074:	mov	r5, r1
   1b078:	b	1af74 <ftello64@plt+0x968c>
   1b07c:	mov	sl, r5
   1b080:	mov	r0, #0
   1b084:	str	sl, [r4, #28]
   1b088:	str	r7, [r4, #32]
   1b08c:	sub	sp, fp, #28
   1b090:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b094:	cmp	r2, #1
   1b098:	add	r5, sp, #16
   1b09c:	ldrge	r1, [r4, #80]	; 0x50
   1b0a0:	cmpge	r1, #1
   1b0a4:	blt	1afc0 <ftello64@plt+0x96d8>
   1b0a8:	mov	r6, r7
   1b0ac:	ldr	r7, [r4, #24]
   1b0b0:	ldr	r3, [r4]
   1b0b4:	add	r5, sp, #16
   1b0b8:	add	r7, r6, r7
   1b0bc:	add	r3, r3, r7
   1b0c0:	mov	r7, #0
   1b0c4:	ldrb	r6, [r3, r7]
   1b0c8:	ldrb	r6, [r0, r6]
   1b0cc:	strb	r6, [r5, r7]
   1b0d0:	add	r7, r7, #1
   1b0d4:	cmp	r7, r2
   1b0d8:	bge	1afc0 <ftello64@plt+0x96d8>
   1b0dc:	cmp	r7, r1
   1b0e0:	blt	1b0c4 <ftello64@plt+0x97dc>
   1b0e4:	b	1afc0 <ftello64@plt+0x96d8>
   1b0e8:	add	r0, r6, #1
   1b0ec:	cmp	r0, #2
   1b0f0:	bcc	1b104 <ftello64@plt+0x981c>
   1b0f4:	ldr	r0, [r4, #36]	; 0x24
   1b0f8:	ldr	r1, [r4, #48]	; 0x30
   1b0fc:	cmp	r0, r1
   1b100:	blt	1b2a4 <ftello64@plt+0x99bc>
   1b104:	ldr	r2, [r4, #24]
   1b108:	ldr	r7, [sp]
   1b10c:	ldr	r0, [r4]
   1b110:	ldr	r1, [r4, #64]	; 0x40
   1b114:	add	r5, sl, #1
   1b118:	add	r2, r2, r7
   1b11c:	cmp	r1, #0
   1b120:	ldrb	r0, [r0, r2]
   1b124:	ldrbne	r0, [r1, r0]
   1b128:	ldr	r1, [r4, #4]
   1b12c:	strb	r0, [r1, sl]
   1b130:	ldrb	r1, [r4, #76]	; 0x4c
   1b134:	cmp	r1, #0
   1b138:	ldrne	r1, [r4, #12]
   1b13c:	strne	r7, [r1, sl, lsl #2]
   1b140:	add	r7, r7, #1
   1b144:	cmn	r6, #1
   1b148:	ldr	r1, [r4, #8]
   1b14c:	str	r0, [r1, sl, lsl #2]
   1b150:	bne	1af74 <ftello64@plt+0x968c>
   1b154:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1b158:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1b15c:	stm	r9, {r0, r1}
   1b160:	b	1af74 <ftello64@plt+0x968c>
   1b164:	mov	r2, r0
   1b168:	cmn	r0, #1
   1b16c:	beq	1aff8 <ftello64@plt+0x9710>
   1b170:	ldr	r1, [r4, #36]	; 0x24
   1b174:	add	r5, r2, sl
   1b178:	cmp	r5, r1
   1b17c:	bhi	1b2a4 <ftello64@plt+0x99bc>
   1b180:	ldr	r0, [r4, #12]
   1b184:	cmp	r0, #0
   1b188:	bne	1b1a8 <ftello64@plt+0x98c0>
   1b18c:	lsl	r0, r1, #2
   1b190:	mov	r9, r2
   1b194:	bl	255b8 <ftello64@plt+0x13cd0>
   1b198:	mov	r2, r9
   1b19c:	cmp	r0, #0
   1b1a0:	str	r0, [r4, #12]
   1b1a4:	beq	1b2b8 <ftello64@plt+0x99d0>
   1b1a8:	ldrb	r1, [r4, #76]	; 0x4c
   1b1ac:	cmp	r1, #0
   1b1b0:	bne	1b1d8 <ftello64@plt+0x98f0>
   1b1b4:	cmp	sl, #0
   1b1b8:	beq	1b1d0 <ftello64@plt+0x98e8>
   1b1bc:	mov	r1, #0
   1b1c0:	str	r1, [r0, r1, lsl #2]
   1b1c4:	add	r1, r1, #1
   1b1c8:	cmp	sl, r1
   1b1cc:	bne	1b1c0 <ftello64@plt+0x98d8>
   1b1d0:	mov	r0, #1
   1b1d4:	strb	r0, [r4, #76]	; 0x4c
   1b1d8:	ldr	r0, [r4, #4]
   1b1dc:	add	r1, sp, #16
   1b1e0:	mov	r9, r2
   1b1e4:	add	r0, r0, sl
   1b1e8:	bl	115c4 <memcpy@plt>
   1b1ec:	ldr	r1, [r4, #8]
   1b1f0:	ldr	r3, [sp]
   1b1f4:	mov	lr, r9
   1b1f8:	cmp	r9, #2
   1b1fc:	str	r7, [r1, sl, lsl #2]
   1b200:	ldr	r0, [r4, #12]
   1b204:	str	r3, [r0, sl, lsl #2]
   1b208:	bcc	1b240 <ftello64@plt+0x9958>
   1b20c:	add	r0, r0, sl, lsl #2
   1b210:	add	r1, r1, sl, lsl #2
   1b214:	mov	r2, #1
   1b218:	mvn	ip, #0
   1b21c:	cmp	r2, r6
   1b220:	mov	r7, r8
   1b224:	movcc	r7, r2
   1b228:	add	r7, r7, r3
   1b22c:	str	r7, [r0, r2, lsl #2]
   1b230:	str	ip, [r1, r2, lsl #2]
   1b234:	add	r2, r2, #1
   1b238:	cmp	lr, r2
   1b23c:	bne	1b21c <ftello64@plt+0x9934>
   1b240:	ldr	r0, [r4, #48]	; 0x30
   1b244:	ldr	r2, [r4, #52]	; 0x34
   1b248:	sub	r1, lr, r6
   1b24c:	mov	r7, r3
   1b250:	add	r7, r6, r7
   1b254:	add	r0, r0, r1
   1b258:	cmp	r2, r3
   1b25c:	str	r0, [r4, #48]	; 0x30
   1b260:	ldrgt	r2, [r4, #56]	; 0x38
   1b264:	addgt	r1, r2, r1
   1b268:	strgt	r1, [r4, #56]	; 0x38
   1b26c:	ldr	r1, [r4, #36]	; 0x24
   1b270:	cmp	r1, r0
   1b274:	movgt	r1, r0
   1b278:	str	r1, [sp, #4]
   1b27c:	b	1af74 <ftello64@plt+0x968c>
   1b280:	ldr	r0, [r4, #12]
   1b284:	ldr	r1, [sp]
   1b288:	mov	r2, r6
   1b28c:	add	r0, r0, sl, lsl #2
   1b290:	str	r1, [r0], #4
   1b294:	add	r1, r1, #1
   1b298:	subs	r2, r2, #1
   1b29c:	bne	1b290 <ftello64@plt+0x99a8>
   1b2a0:	b	1b03c <ftello64@plt+0x9754>
   1b2a4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1b2a8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1b2ac:	stm	r9, {r0, r1}
   1b2b0:	ldr	r7, [sp]
   1b2b4:	b	1b080 <ftello64@plt+0x9798>
   1b2b8:	mov	r0, #12
   1b2bc:	b	1b08c <ftello64@plt+0x97a4>
   1b2c0:	push	{r4, r5, r6, sl, fp, lr}
   1b2c4:	add	fp, sp, #16
   1b2c8:	mov	r4, r0
   1b2cc:	ldr	r5, [r0, #28]
   1b2d0:	ldr	r6, [r0, #36]	; 0x24
   1b2d4:	ldr	r0, [r0, #48]	; 0x30
   1b2d8:	cmp	r6, r0
   1b2dc:	movgt	r6, r0
   1b2e0:	cmp	r5, r6
   1b2e4:	bge	1b320 <ftello64@plt+0x9a38>
   1b2e8:	ldr	r0, [r4]
   1b2ec:	ldr	r2, [r4, #24]
   1b2f0:	ldr	r1, [r4, #64]	; 0x40
   1b2f4:	add	r0, r0, r2
   1b2f8:	cmp	r1, #0
   1b2fc:	ldrb	r0, [r0, r5]
   1b300:	ldrbne	r0, [r1, r0]
   1b304:	bl	11828 <toupper@plt>
   1b308:	ldr	r1, [r4, #4]
   1b30c:	strb	r0, [r1, r5]
   1b310:	add	r5, r5, #1
   1b314:	cmp	r5, r6
   1b318:	blt	1b2e8 <ftello64@plt+0x9a00>
   1b31c:	mov	r5, r6
   1b320:	str	r5, [r4, #28]
   1b324:	str	r5, [r4, #32]
   1b328:	pop	{r4, r5, r6, sl, fp, pc}
   1b32c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b330:	add	fp, sp, #28
   1b334:	sub	sp, sp, #68	; 0x44
   1b338:	mov	r4, r0
   1b33c:	ldr	r6, [r0, #28]
   1b340:	ldr	r7, [r0, #36]	; 0x24
   1b344:	ldr	r0, [r0, #48]	; 0x30
   1b348:	cmp	r7, r0
   1b34c:	movgt	r7, r0
   1b350:	cmp	r7, r6
   1b354:	ble	1b4f4 <ftello64@plt+0x9c0c>
   1b358:	add	r8, r4, #16
   1b35c:	mov	r5, sp
   1b360:	ldm	r8, {r9, sl}
   1b364:	ldr	r0, [r4, #64]	; 0x40
   1b368:	sub	r2, r7, r6
   1b36c:	cmp	r0, #0
   1b370:	bne	1b440 <ftello64@plt+0x9b58>
   1b374:	ldr	r0, [r4]
   1b378:	ldr	r1, [r4, #24]
   1b37c:	add	r0, r0, r1
   1b380:	add	r1, r0, r6
   1b384:	mov	r0, r5
   1b388:	mov	r3, r8
   1b38c:	bl	25bf4 <ftello64@plt+0x1430c>
   1b390:	add	r1, r0, #1
   1b394:	cmp	r1, #2
   1b398:	bcc	1b3b4 <ftello64@plt+0x9acc>
   1b39c:	cmn	r0, #2
   1b3a0:	bne	1b3f0 <ftello64@plt+0x9b08>
   1b3a4:	ldr	r0, [r4, #36]	; 0x24
   1b3a8:	ldr	r1, [r4, #48]	; 0x30
   1b3ac:	cmp	r0, r1
   1b3b0:	blt	1b4f0 <ftello64@plt+0x9c08>
   1b3b4:	ldr	r1, [r4, #24]
   1b3b8:	ldr	r0, [r4]
   1b3bc:	mov	r2, sl
   1b3c0:	mov	sl, r5
   1b3c4:	add	r1, r1, r6
   1b3c8:	ldrb	r1, [r0, r1]
   1b3cc:	str	r1, [sp]
   1b3d0:	ldr	r0, [r4, #64]	; 0x40
   1b3d4:	cmp	r0, #0
   1b3d8:	ldrbne	r1, [r0, r1]
   1b3dc:	mov	r0, #1
   1b3e0:	strne	r1, [sp]
   1b3e4:	str	r9, [r8]
   1b3e8:	str	r2, [r8, #4]
   1b3ec:	b	1b3f8 <ftello64@plt+0x9b10>
   1b3f0:	ldr	r1, [sp]
   1b3f4:	mov	sl, r5
   1b3f8:	ldr	r3, [r4, #8]
   1b3fc:	add	r5, r0, r6
   1b400:	str	r1, [r3, r6, lsl #2]
   1b404:	add	r1, r6, #1
   1b408:	cmp	r1, r5
   1b40c:	bge	1b42c <ftello64@plt+0x9b44>
   1b410:	mvn	r1, #3
   1b414:	add	r2, r1, r0, lsl #2
   1b418:	add	r0, r3, r6, lsl #2
   1b41c:	mov	r1, #255	; 0xff
   1b420:	add	r0, r0, #4
   1b424:	bl	117a4 <memset@plt>
   1b428:	mov	r1, r5
   1b42c:	cmp	r7, r1
   1b430:	mov	r6, r1
   1b434:	mov	r5, sl
   1b438:	bgt	1b360 <ftello64@plt+0x9a78>
   1b43c:	b	1b4f8 <ftello64@plt+0x9c10>
   1b440:	cmp	r2, #1
   1b444:	add	r1, sp, #4
   1b448:	blt	1b384 <ftello64@plt+0x9a9c>
   1b44c:	ldr	r1, [r4, #80]	; 0x50
   1b450:	cmp	r1, #1
   1b454:	add	r1, sp, #4
   1b458:	blt	1b384 <ftello64@plt+0x9a9c>
   1b45c:	ldm	r4, {r1, r3}
   1b460:	mov	lr, r5
   1b464:	ldr	r5, [r4, #24]
   1b468:	cmp	r2, #2
   1b46c:	add	r5, r6, r5
   1b470:	ldrb	r1, [r1, r5]
   1b474:	mov	r5, lr
   1b478:	ldrb	r0, [r0, r1]
   1b47c:	add	r1, sp, #4
   1b480:	strb	r0, [r3, r6]
   1b484:	strb	r0, [sp, #4]
   1b488:	blt	1b384 <ftello64@plt+0x9a9c>
   1b48c:	ldr	r0, [r4, #80]	; 0x50
   1b490:	add	r1, sp, #4
   1b494:	cmp	r0, #2
   1b498:	blt	1b384 <ftello64@plt+0x9a9c>
   1b49c:	mov	r0, #1
   1b4a0:	ldm	r4, {r1, ip}
   1b4a4:	ldr	r5, [r4, #24]
   1b4a8:	ldr	r3, [r4, #64]	; 0x40
   1b4ac:	add	r1, r1, r5
   1b4b0:	add	r1, r1, r6
   1b4b4:	ldrb	r1, [r1, r0]
   1b4b8:	ldrb	r1, [r3, r1]
   1b4bc:	add	r3, ip, r6
   1b4c0:	strb	r1, [r3, r0]
   1b4c4:	add	r3, sp, #4
   1b4c8:	strb	r1, [r3, r0]
   1b4cc:	add	r0, r0, #1
   1b4d0:	cmp	r0, r2
   1b4d4:	bge	1b4e4 <ftello64@plt+0x9bfc>
   1b4d8:	ldr	r1, [r4, #80]	; 0x50
   1b4dc:	cmp	r0, r1
   1b4e0:	blt	1b4a0 <ftello64@plt+0x9bb8>
   1b4e4:	add	r1, sp, #4
   1b4e8:	mov	r5, lr
   1b4ec:	b	1b384 <ftello64@plt+0x9a9c>
   1b4f0:	stm	r8, {r9, sl}
   1b4f4:	mov	r1, r6
   1b4f8:	str	r1, [r4, #28]
   1b4fc:	str	r1, [r4, #32]
   1b500:	sub	sp, fp, #28
   1b504:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b508:	ldr	ip, [r0, #36]	; 0x24
   1b50c:	ldr	r3, [r0, #48]	; 0x30
   1b510:	ldr	r1, [r0, #28]
   1b514:	cmp	ip, r3
   1b518:	movgt	ip, r3
   1b51c:	cmp	r1, ip
   1b520:	bge	1b55c <ftello64@plt+0x9c74>
   1b524:	push	{r4, sl, fp, lr}
   1b528:	add	fp, sp, #8
   1b52c:	ldm	r0, {r3, lr}
   1b530:	ldr	r2, [r0, #24]
   1b534:	ldr	r4, [r0, #64]	; 0x40
   1b538:	add	r2, r3, r2
   1b53c:	ldrb	r2, [r2, r1]
   1b540:	ldrb	r2, [r4, r2]
   1b544:	strb	r2, [lr, r1]
   1b548:	add	r1, r1, #1
   1b54c:	cmp	r1, ip
   1b550:	blt	1b52c <ftello64@plt+0x9c44>
   1b554:	mov	r1, ip
   1b558:	pop	{r4, sl, fp, lr}
   1b55c:	str	r1, [r0, #28]
   1b560:	str	r1, [r0, #32]
   1b564:	bx	lr
   1b568:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b56c:	add	fp, sp, #28
   1b570:	sub	sp, sp, #28
   1b574:	ldr	r9, [r1]
   1b578:	mov	r5, r0
   1b57c:	ldr	r8, [fp, #12]
   1b580:	mov	r6, r2
   1b584:	str	r1, [sp, #12]
   1b588:	str	r3, [sp, #16]
   1b58c:	ldr	r0, [r9, #84]	; 0x54
   1b590:	str	r8, [sp, #4]
   1b594:	str	r0, [sp, #8]
   1b598:	ldr	r0, [fp, #8]
   1b59c:	str	r0, [sp]
   1b5a0:	mov	r0, r5
   1b5a4:	bl	1bda4 <ftello64@plt+0xa4bc>
   1b5a8:	mov	r4, r0
   1b5ac:	cmp	r0, #0
   1b5b0:	bne	1b5c0 <ftello64@plt+0x9cd8>
   1b5b4:	ldr	r0, [r8]
   1b5b8:	cmp	r0, #0
   1b5bc:	bne	1b6b0 <ftello64@plt+0x9dc8>
   1b5c0:	ldr	r0, [sp, #16]
   1b5c4:	ldr	r8, [fp, #8]
   1b5c8:	mov	r7, #10
   1b5cc:	orr	sl, r0, #8388608	; 0x800000
   1b5d0:	ldrb	r0, [r6, #4]
   1b5d4:	cmp	r0, #10
   1b5d8:	bne	1b6b4 <ftello64@plt+0x9dcc>
   1b5dc:	mov	r0, r6
   1b5e0:	mov	r1, r5
   1b5e4:	mov	r2, sl
   1b5e8:	bl	1b718 <ftello64@plt+0x9e30>
   1b5ec:	ldr	r1, [r5, #40]	; 0x28
   1b5f0:	mov	r2, #0
   1b5f4:	add	r0, r1, r0
   1b5f8:	str	r0, [r5, #40]	; 0x28
   1b5fc:	ldrb	r0, [r6, #4]
   1b600:	orr	r1, r0, #8
   1b604:	cmp	r1, #10
   1b608:	bne	1b638 <ftello64@plt+0x9d50>
   1b60c:	mov	r0, #0
   1b610:	str	r7, [sp, #24]
   1b614:	mov	r1, r4
   1b618:	add	r3, sp, #20
   1b61c:	str	r0, [sp, #20]
   1b620:	mov	r0, r9
   1b624:	bl	1d54c <ftello64@plt+0xbc64>
   1b628:	mov	r4, r0
   1b62c:	cmp	r0, #0
   1b630:	bne	1b5d0 <ftello64@plt+0x9ce8>
   1b634:	b	1b6a4 <ftello64@plt+0x9dbc>
   1b638:	cmp	r8, #0
   1b63c:	beq	1b648 <ftello64@plt+0x9d60>
   1b640:	cmp	r0, #9
   1b644:	beq	1b60c <ftello64@plt+0x9d24>
   1b648:	ldr	r0, [sp, #8]
   1b64c:	ldr	r7, [r9, #84]	; 0x54
   1b650:	ldr	r1, [sp, #12]
   1b654:	ldr	r3, [sp, #16]
   1b658:	mov	r2, r6
   1b65c:	str	r0, [r9, #84]	; 0x54
   1b660:	str	r8, [sp]
   1b664:	ldr	r8, [fp, #12]
   1b668:	mov	r0, r5
   1b66c:	str	r8, [sp, #4]
   1b670:	bl	1bda4 <ftello64@plt+0xa4bc>
   1b674:	mov	r2, r0
   1b678:	cmp	r0, #0
   1b67c:	bne	1b68c <ftello64@plt+0x9da4>
   1b680:	ldr	r0, [r8]
   1b684:	cmp	r0, #0
   1b688:	bne	1b6c0 <ftello64@plt+0x9dd8>
   1b68c:	ldr	r0, [r9, #84]	; 0x54
   1b690:	ldr	r8, [fp, #8]
   1b694:	orr	r0, r0, r7
   1b698:	mov	r7, #10
   1b69c:	str	r0, [r9, #84]	; 0x54
   1b6a0:	b	1b60c <ftello64@plt+0x9d24>
   1b6a4:	ldr	r1, [fp, #12]
   1b6a8:	mov	r0, #12
   1b6ac:	str	r0, [r1]
   1b6b0:	mov	r4, #0
   1b6b4:	mov	r0, r4
   1b6b8:	sub	sp, fp, #28
   1b6bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b6c0:	cmp	r4, #0
   1b6c4:	beq	1b6b0 <ftello64@plt+0x9dc8>
   1b6c8:	mov	r5, r4
   1b6cc:	ldr	r4, [r4, #4]
   1b6d0:	cmp	r4, #0
   1b6d4:	bne	1b6c8 <ftello64@plt+0x9de0>
   1b6d8:	ldr	r4, [r5, #8]
   1b6dc:	cmp	r4, #0
   1b6e0:	bne	1b6c8 <ftello64@plt+0x9de0>
   1b6e4:	add	r0, r5, #20
   1b6e8:	bl	1ab64 <ftello64@plt+0x927c>
   1b6ec:	ldr	r0, [r5]
   1b6f0:	cmp	r0, #0
   1b6f4:	beq	1b6b0 <ftello64@plt+0x9dc8>
   1b6f8:	ldr	r4, [r0, #8]
   1b6fc:	cmp	r4, r5
   1b700:	mov	r5, r0
   1b704:	beq	1b6e4 <ftello64@plt+0x9dfc>
   1b708:	cmp	r4, #0
   1b70c:	mov	r5, r0
   1b710:	beq	1b6e4 <ftello64@plt+0x9dfc>
   1b714:	b	1b6c8 <ftello64@plt+0x9de0>
   1b718:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1b71c:	add	fp, sp, #24
   1b720:	sub	sp, sp, #8
   1b724:	mov	r9, r0
   1b728:	mov	r7, r1
   1b72c:	ldr	r0, [r1, #40]	; 0x28
   1b730:	ldr	r1, [r1, #56]	; 0x38
   1b734:	cmp	r1, r0
   1b738:	ble	1b820 <ftello64@plt+0x9f38>
   1b73c:	ldr	r1, [r7, #4]
   1b740:	mov	r5, r9
   1b744:	mov	r8, r2
   1b748:	ldrb	r6, [r1, r0]
   1b74c:	strb	r6, [r5], #4
   1b750:	ldr	r0, [r5]
   1b754:	bic	r1, r0, #6291456	; 0x600000
   1b758:	str	r1, [r5]
   1b75c:	ldr	r3, [r7, #80]	; 0x50
   1b760:	cmp	r3, #2
   1b764:	blt	1b788 <ftello64@plt+0x9ea0>
   1b768:	ldr	r2, [r7, #28]
   1b76c:	ldr	r1, [r7, #40]	; 0x28
   1b770:	cmp	r1, r2
   1b774:	beq	1b788 <ftello64@plt+0x9ea0>
   1b778:	ldr	r2, [r7, #8]
   1b77c:	ldr	r1, [r2, r1, lsl #2]
   1b780:	cmn	r1, #1
   1b784:	beq	1badc <ftello64@plt+0xa1f4>
   1b788:	movw	r1, #65280	; 0xff00
   1b78c:	cmp	r6, #92	; 0x5c
   1b790:	movt	r1, #65439	; 0xff9f
   1b794:	bne	1b830 <ftello64@plt+0x9f48>
   1b798:	ldr	r6, [r7, #40]	; 0x28
   1b79c:	ldr	r4, [r7, #48]	; 0x30
   1b7a0:	add	r2, r6, #1
   1b7a4:	cmp	r2, r4
   1b7a8:	bge	1b884 <ftello64@plt+0x9f9c>
   1b7ac:	ldrb	r4, [r7, #75]	; 0x4b
   1b7b0:	cmp	r4, #0
   1b7b4:	bne	1bd34 <ftello64@plt+0xa44c>
   1b7b8:	ldr	r3, [r7, #4]
   1b7bc:	ldrb	r6, [r3, r2]
   1b7c0:	and	r0, r0, r1
   1b7c4:	strb	r6, [r9]
   1b7c8:	orr	r4, r0, #1
   1b7cc:	str	r4, [r9, #4]
   1b7d0:	ldr	r0, [r7, #80]	; 0x50
   1b7d4:	cmp	r0, #2
   1b7d8:	blt	1b994 <ftello64@plt+0xa0ac>
   1b7dc:	ldr	r0, [r7, #8]
   1b7e0:	ldr	r1, [r7, #40]	; 0x28
   1b7e4:	add	r0, r0, r1, lsl #2
   1b7e8:	ldr	r4, [r0, #4]
   1b7ec:	mov	r0, r4
   1b7f0:	bl	11774 <iswalnum@plt>
   1b7f4:	sub	r1, r4, #95	; 0x5f
   1b7f8:	cmp	r0, #0
   1b7fc:	clz	r1, r1
   1b800:	movwne	r0, #1
   1b804:	lsr	r1, r1, #5
   1b808:	orr	r0, r1, r0
   1b80c:	ldr	r1, [r5]
   1b810:	bic	r1, r1, #4194304	; 0x400000
   1b814:	orr	r0, r1, r0, lsl #22
   1b818:	uxtb	r1, r6
   1b81c:	b	1b9b8 <ftello64@plt+0xa0d0>
   1b820:	mov	r0, #2
   1b824:	mov	r4, #0
   1b828:	strb	r0, [r9, #4]
   1b82c:	b	1bd08 <ftello64@plt+0xa420>
   1b830:	and	r0, r0, r1
   1b834:	orr	r4, r0, #1
   1b838:	str	r4, [r5]
   1b83c:	ldr	r0, [r7, #80]	; 0x50
   1b840:	cmp	r0, #2
   1b844:	blt	1b890 <ftello64@plt+0x9fa8>
   1b848:	ldr	r0, [r7, #8]
   1b84c:	ldr	r1, [r7, #40]	; 0x28
   1b850:	ldr	r4, [r0, r1, lsl #2]
   1b854:	mov	r0, r4
   1b858:	bl	11774 <iswalnum@plt>
   1b85c:	sub	r1, r4, #95	; 0x5f
   1b860:	cmp	r0, #0
   1b864:	clz	r1, r1
   1b868:	movwne	r0, #1
   1b86c:	lsr	r1, r1, #5
   1b870:	orr	r0, r1, r0
   1b874:	ldr	r1, [r5]
   1b878:	bic	r1, r1, #4194304	; 0x400000
   1b87c:	orr	r0, r1, r0, lsl #22
   1b880:	b	1b8b0 <ftello64@plt+0x9fc8>
   1b884:	and	r0, r0, r1
   1b888:	orr	r0, r0, #36	; 0x24
   1b88c:	b	1baf0 <ftello64@plt+0xa208>
   1b890:	bl	1172c <__ctype_b_loc@plt>
   1b894:	ldr	r0, [r0]
   1b898:	cmp	r6, #95	; 0x5f
   1b89c:	add	r0, r0, r6, lsl #1
   1b8a0:	ldrh	r0, [r0]
   1b8a4:	ubfx	r0, r0, #3, #1
   1b8a8:	movweq	r0, #1
   1b8ac:	orr	r0, r4, r0, lsl #22
   1b8b0:	mov	r4, #1
   1b8b4:	cmp	r6, #62	; 0x3e
   1b8b8:	str	r0, [r5]
   1b8bc:	bgt	1b958 <ftello64@plt+0xa070>
   1b8c0:	sub	r1, r6, #36	; 0x24
   1b8c4:	cmp	r1, #10
   1b8c8:	bhi	1bb4c <ftello64@plt+0xa264>
   1b8cc:	add	r2, pc, #0
   1b8d0:	ldr	pc, [r2, r1, lsl #2]
   1b8d4:	andeq	fp, r1, r0, lsl #18
   1b8d8:	andeq	fp, r1, r8, lsl #26
   1b8dc:	andeq	fp, r1, r8, lsl #26
   1b8e0:	andeq	fp, r1, r8, lsl #26
   1b8e4:	andeq	fp, r1, r0, ror #22
   1b8e8:	andeq	fp, r1, r0, ror fp
   1b8ec:	andeq	fp, r1, r0, lsl #23
   1b8f0:	andeq	fp, r1, r8, lsl #23
   1b8f4:	andeq	fp, r1, r8, lsl #26
   1b8f8:	andeq	fp, r1, r8, lsl #26
   1b8fc:	muleq	r1, r8, fp
   1b900:	tst	r8, #8
   1b904:	bne	1b950 <ftello64@plt+0xa068>
   1b908:	ldr	r1, [r7, #40]	; 0x28
   1b90c:	ldr	r2, [r7, #48]	; 0x30
   1b910:	add	r1, r1, #1
   1b914:	cmp	r1, r2
   1b918:	beq	1b950 <ftello64@plt+0xa068>
   1b91c:	str	r1, [r7, #40]	; 0x28
   1b920:	mov	r0, sp
   1b924:	mov	r1, r7
   1b928:	mov	r2, r8
   1b92c:	bl	1b718 <ftello64@plt+0x9e30>
   1b930:	ldr	r0, [r7, #40]	; 0x28
   1b934:	sub	r0, r0, #1
   1b938:	str	r0, [r7, #40]	; 0x28
   1b93c:	ldrb	r0, [sp, #4]
   1b940:	sub	r0, r0, #9
   1b944:	cmp	r0, #1
   1b948:	bhi	1bd08 <ftello64@plt+0xa420>
   1b94c:	ldr	r0, [r5]
   1b950:	mov	r1, #32
   1b954:	b	1b98c <ftello64@plt+0xa0a4>
   1b958:	cmp	r6, #122	; 0x7a
   1b95c:	bgt	1bab4 <ftello64@plt+0xa1cc>
   1b960:	cmp	r6, #63	; 0x3f
   1b964:	beq	1bba0 <ftello64@plt+0xa2b8>
   1b968:	cmp	r6, #91	; 0x5b
   1b96c:	beq	1bbb0 <ftello64@plt+0xa2c8>
   1b970:	cmp	r6, #94	; 0x5e
   1b974:	bne	1bd08 <ftello64@plt+0xa420>
   1b978:	movw	r1, #8
   1b97c:	movt	r1, #128	; 0x80
   1b980:	tst	r8, r1
   1b984:	beq	1bbf8 <ftello64@plt+0xa310>
   1b988:	mov	r1, #16
   1b98c:	mov	r2, #12
   1b990:	b	1baa4 <ftello64@plt+0xa1bc>
   1b994:	bl	1172c <__ctype_b_loc@plt>
   1b998:	ldr	r0, [r0]
   1b99c:	uxtb	r1, r6
   1b9a0:	cmp	r1, #95	; 0x5f
   1b9a4:	add	r0, r0, r1, lsl #1
   1b9a8:	ldrh	r0, [r0]
   1b9ac:	ubfx	r0, r0, #3, #1
   1b9b0:	movweq	r0, #1
   1b9b4:	orr	r0, r4, r0, lsl #22
   1b9b8:	uxtb	r2, r6
   1b9bc:	mov	r4, #2
   1b9c0:	str	r0, [r5]
   1b9c4:	cmp	r2, #95	; 0x5f
   1b9c8:	bgt	1bafc <ftello64@plt+0xa214>
   1b9cc:	sub	r3, r2, #39	; 0x27
   1b9d0:	cmp	r3, #44	; 0x2c
   1b9d4:	bhi	1bc24 <ftello64@plt+0xa33c>
   1b9d8:	add	r2, pc, #0
   1b9dc:	ldr	pc, [r2, r3, lsl #2]
   1b9e0:	andeq	fp, r1, ip, lsl #25
   1b9e4:	muleq	r1, ip, ip
   1b9e8:	andeq	fp, r1, r8, lsr #25
   1b9ec:	andeq	fp, r1, r8, lsl #26
   1b9f0:			; <UNDEFINED> instruction: 0x0001bcb4
   1b9f4:	andeq	fp, r1, r8, lsl #26
   1b9f8:	andeq	fp, r1, r8, lsl #26
   1b9fc:	andeq	fp, r1, r8, lsl #26
   1ba00:	andeq	fp, r1, r8, lsl #26
   1ba04:	andeq	fp, r1, r8, lsl #26
   1ba08:	muleq	r1, r4, sl
   1ba0c:	muleq	r1, r4, sl
   1ba10:	muleq	r1, r4, sl
   1ba14:	muleq	r1, r4, sl
   1ba18:	muleq	r1, r4, sl
   1ba1c:	muleq	r1, r4, sl
   1ba20:	muleq	r1, r4, sl
   1ba24:	muleq	r1, r4, sl
   1ba28:	muleq	r1, r4, sl
   1ba2c:	andeq	fp, r1, r8, lsl #26
   1ba30:	andeq	fp, r1, r8, lsl #26
   1ba34:	andeq	fp, r1, ip, asr #25
   1ba38:	andeq	fp, r1, r8, lsl #26
   1ba3c:	ldrdeq	fp, [r1], -ip
   1ba40:	andeq	fp, r1, ip, ror #25
   1ba44:	andeq	fp, r1, r8, lsl #26
   1ba48:	andeq	fp, r1, r8, lsl #26
   1ba4c:	andeq	fp, r1, r4, lsl sp
   1ba50:	andeq	fp, r1, r8, lsl #26
   1ba54:	andeq	fp, r1, r8, lsl #26
   1ba58:	andeq	fp, r1, r8, lsl #26
   1ba5c:	andeq	fp, r1, r8, lsl #26
   1ba60:	andeq	fp, r1, r8, lsl #26
   1ba64:	andeq	fp, r1, r8, lsl #26
   1ba68:	andeq	fp, r1, r8, lsl #26
   1ba6c:	andeq	fp, r1, r8, lsl #26
   1ba70:	andeq	fp, r1, r8, lsl #26
   1ba74:	andeq	fp, r1, r8, lsl #26
   1ba78:	andeq	fp, r1, r8, lsl #26
   1ba7c:	andeq	fp, r1, r8, lsl #26
   1ba80:	andeq	fp, r1, r8, lsl #26
   1ba84:	andeq	fp, r1, r8, lsl #26
   1ba88:	andeq	fp, r1, r8, lsl #26
   1ba8c:	andeq	fp, r1, r8, lsl #26
   1ba90:	andeq	fp, r1, r4, lsr #26
   1ba94:	tst	r8, #16384	; 0x4000
   1ba98:	bne	1bd08 <ftello64@plt+0xa420>
   1ba9c:	sub	r1, r1, #49	; 0x31
   1baa0:	mov	r2, #4
   1baa4:	bfi	r0, r2, #0, #8
   1baa8:	str	r1, [r9]
   1baac:	str	r0, [r9, #4]
   1bab0:	b	1bd08 <ftello64@plt+0xa420>
   1bab4:	cmp	r6, #123	; 0x7b
   1bab8:	beq	1bbb8 <ftello64@plt+0xa2d0>
   1babc:	cmp	r6, #124	; 0x7c
   1bac0:	beq	1bbc8 <ftello64@plt+0xa2e0>
   1bac4:	cmp	r6, #125	; 0x7d
   1bac8:	bne	1bd08 <ftello64@plt+0xa420>
   1bacc:	and	r1, r8, #4608	; 0x1200
   1bad0:	cmp	r1, #4608	; 0x1200
   1bad4:	beq	1bc74 <ftello64@plt+0xa38c>
   1bad8:	b	1bd08 <ftello64@plt+0xa420>
   1badc:	movw	r1, #65280	; 0xff00
   1bae0:	movt	r1, #65439	; 0xff9f
   1bae4:	and	r0, r0, r1
   1bae8:	orr	r0, r0, #1
   1baec:	orr	r0, r0, #2097152	; 0x200000
   1baf0:	str	r0, [r5]
   1baf4:	mov	r4, #1
   1baf8:	b	1bd08 <ftello64@plt+0xa420>
   1bafc:	sub	r1, r2, #115	; 0x73
   1bb00:	cmp	r1, #10
   1bb04:	bhi	1bbdc <ftello64@plt+0xa2f4>
   1bb08:	add	r2, pc, #0
   1bb0c:	ldr	pc, [r2, r1, lsl #2]
   1bb10:	andeq	fp, r1, ip, lsr fp
   1bb14:	andeq	fp, r1, r8, lsl #26
   1bb18:	andeq	fp, r1, r8, lsl #26
   1bb1c:	andeq	fp, r1, r8, lsl #26
   1bb20:	andeq	fp, r1, r8, lsr ip
   1bb24:	andeq	fp, r1, r8, lsl #26
   1bb28:	andeq	fp, r1, r8, lsl #26
   1bb2c:	andeq	fp, r1, r8, lsl #26
   1bb30:	andeq	fp, r1, r8, asr #24
   1bb34:	andeq	fp, r1, ip, asr ip
   1bb38:	andeq	fp, r1, r8, ror #24
   1bb3c:	tst	r8, #524288	; 0x80000
   1bb40:	bne	1bd08 <ftello64@plt+0xa420>
   1bb44:	mov	r1, #34	; 0x22
   1bb48:	b	1bd00 <ftello64@plt+0xa418>
   1bb4c:	cmp	r6, #10
   1bb50:	bne	1bd08 <ftello64@plt+0xa420>
   1bb54:	tst	r8, #2048	; 0x800
   1bb58:	bne	1bbd4 <ftello64@plt+0xa2ec>
   1bb5c:	b	1bd08 <ftello64@plt+0xa420>
   1bb60:	tst	r8, #8192	; 0x2000
   1bb64:	beq	1bd08 <ftello64@plt+0xa420>
   1bb68:	mov	r1, #8
   1bb6c:	b	1bd00 <ftello64@plt+0xa418>
   1bb70:	tst	r8, #8192	; 0x2000
   1bb74:	beq	1bd08 <ftello64@plt+0xa420>
   1bb78:	mov	r1, #9
   1bb7c:	b	1bd00 <ftello64@plt+0xa418>
   1bb80:	mov	r1, #11
   1bb84:	b	1bd00 <ftello64@plt+0xa418>
   1bb88:	movw	r1, #1026	; 0x402
   1bb8c:	tst	r8, r1
   1bb90:	bne	1bd08 <ftello64@plt+0xa420>
   1bb94:	b	1bcc4 <ftello64@plt+0xa3dc>
   1bb98:	mov	r1, #5
   1bb9c:	b	1bd00 <ftello64@plt+0xa418>
   1bba0:	movw	r1, #1026	; 0x402
   1bba4:	tst	r8, r1
   1bba8:	bne	1bd08 <ftello64@plt+0xa420>
   1bbac:	b	1bcfc <ftello64@plt+0xa414>
   1bbb0:	mov	r1, #20
   1bbb4:	b	1bd00 <ftello64@plt+0xa418>
   1bbb8:	and	r1, r8, #4608	; 0x1200
   1bbbc:	cmp	r1, #4608	; 0x1200
   1bbc0:	beq	1bc54 <ftello64@plt+0xa36c>
   1bbc4:	b	1bd08 <ftello64@plt+0xa420>
   1bbc8:	and	r1, r8, #33792	; 0x8400
   1bbcc:	cmp	r1, #32768	; 0x8000
   1bbd0:	bne	1bd08 <ftello64@plt+0xa420>
   1bbd4:	mov	r1, #10
   1bbd8:	b	1bd00 <ftello64@plt+0xa418>
   1bbdc:	cmp	r2, #96	; 0x60
   1bbe0:	beq	1bc7c <ftello64@plt+0xa394>
   1bbe4:	cmp	r2, #98	; 0x62
   1bbe8:	tsteq	r8, #524288	; 0x80000
   1bbec:	bne	1bd08 <ftello64@plt+0xa420>
   1bbf0:	mov	r1, #256	; 0x100
   1bbf4:	b	1b98c <ftello64@plt+0xa0a4>
   1bbf8:	ldr	r1, [r7, #40]	; 0x28
   1bbfc:	cmp	r1, #0
   1bc00:	beq	1b988 <ftello64@plt+0xa0a0>
   1bc04:	tst	r8, #2048	; 0x800
   1bc08:	beq	1bd08 <ftello64@plt+0xa420>
   1bc0c:	ldr	r2, [r7, #4]
   1bc10:	add	r1, r2, r1
   1bc14:	ldrb	r1, [r1, #-1]
   1bc18:	cmp	r1, #10
   1bc1c:	beq	1b988 <ftello64@plt+0xa0a0>
   1bc20:	b	1bd08 <ftello64@plt+0xa420>
   1bc24:	cmp	r2, #87	; 0x57
   1bc28:	tsteq	r8, #524288	; 0x80000
   1bc2c:	bne	1bd08 <ftello64@plt+0xa420>
   1bc30:	mov	r1, #33	; 0x21
   1bc34:	b	1bd00 <ftello64@plt+0xa418>
   1bc38:	tst	r8, #524288	; 0x80000
   1bc3c:	bne	1bd08 <ftello64@plt+0xa420>
   1bc40:	mov	r1, #32
   1bc44:	b	1bd00 <ftello64@plt+0xa418>
   1bc48:	and	r1, r8, #4608	; 0x1200
   1bc4c:	cmp	r1, #512	; 0x200
   1bc50:	bne	1bd08 <ftello64@plt+0xa420>
   1bc54:	mov	r1, #23
   1bc58:	b	1bd00 <ftello64@plt+0xa418>
   1bc5c:	tst	r8, #33792	; 0x8400
   1bc60:	bne	1bd08 <ftello64@plt+0xa420>
   1bc64:	b	1bbd4 <ftello64@plt+0xa2ec>
   1bc68:	and	r1, r8, #4608	; 0x1200
   1bc6c:	cmp	r1, #512	; 0x200
   1bc70:	bne	1bd08 <ftello64@plt+0xa420>
   1bc74:	mov	r1, #24
   1bc78:	b	1bd00 <ftello64@plt+0xa418>
   1bc7c:	tst	r8, #524288	; 0x80000
   1bc80:	bne	1bd08 <ftello64@plt+0xa420>
   1bc84:	mov	r1, #64	; 0x40
   1bc88:	b	1b98c <ftello64@plt+0xa0a4>
   1bc8c:	tst	r8, #524288	; 0x80000
   1bc90:	bne	1bd08 <ftello64@plt+0xa420>
   1bc94:	mov	r1, #128	; 0x80
   1bc98:	b	1b98c <ftello64@plt+0xa0a4>
   1bc9c:	tst	r8, #8192	; 0x2000
   1bca0:	beq	1bb68 <ftello64@plt+0xa280>
   1bca4:	b	1bd08 <ftello64@plt+0xa420>
   1bca8:	tst	r8, #8192	; 0x2000
   1bcac:	beq	1bb78 <ftello64@plt+0xa290>
   1bcb0:	b	1bd08 <ftello64@plt+0xa420>
   1bcb4:	movw	r1, #1026	; 0x402
   1bcb8:	and	r1, r8, r1
   1bcbc:	cmp	r1, #2
   1bcc0:	bne	1bd08 <ftello64@plt+0xa420>
   1bcc4:	mov	r1, #18
   1bcc8:	b	1bd00 <ftello64@plt+0xa418>
   1bccc:	tst	r8, #524288	; 0x80000
   1bcd0:	bne	1bd08 <ftello64@plt+0xa420>
   1bcd4:	mov	r1, #6
   1bcd8:	b	1b98c <ftello64@plt+0xa0a4>
   1bcdc:	tst	r8, #524288	; 0x80000
   1bce0:	bne	1bd08 <ftello64@plt+0xa420>
   1bce4:	mov	r1, #9
   1bce8:	b	1b98c <ftello64@plt+0xa0a4>
   1bcec:	movw	r1, #1026	; 0x402
   1bcf0:	and	r1, r8, r1
   1bcf4:	cmp	r1, #2
   1bcf8:	bne	1bd08 <ftello64@plt+0xa420>
   1bcfc:	mov	r1, #19
   1bd00:	bfi	r0, r1, #0, #8
   1bd04:	str	r0, [r5]
   1bd08:	mov	r0, r4
   1bd0c:	sub	sp, fp, #24
   1bd10:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1bd14:	tst	r8, #524288	; 0x80000
   1bd18:	bne	1bd08 <ftello64@plt+0xa420>
   1bd1c:	mov	r1, #512	; 0x200
   1bd20:	b	1b98c <ftello64@plt+0xa0a4>
   1bd24:	tst	r8, #524288	; 0x80000
   1bd28:	bne	1bd08 <ftello64@plt+0xa420>
   1bd2c:	mov	r1, #35	; 0x23
   1bd30:	b	1bd00 <ftello64@plt+0xa418>
   1bd34:	cmp	r3, #2
   1bd38:	blt	1bd68 <ftello64@plt+0xa480>
   1bd3c:	ldr	r3, [r7, #8]
   1bd40:	ldr	r4, [r3, r2, lsl #2]
   1bd44:	cmn	r4, #1
   1bd48:	beq	1b7b8 <ftello64@plt+0x9ed0>
   1bd4c:	ldr	r4, [r7, #28]
   1bd50:	add	r6, r6, #2
   1bd54:	cmp	r4, r6
   1bd58:	beq	1bd68 <ftello64@plt+0xa480>
   1bd5c:	ldr	r3, [r3, r6, lsl #2]
   1bd60:	cmn	r3, #1
   1bd64:	beq	1b7b8 <ftello64@plt+0x9ed0>
   1bd68:	ldrb	r3, [r7, #76]	; 0x4c
   1bd6c:	mov	r6, r2
   1bd70:	ldr	r4, [r7, #24]
   1bd74:	ldr	ip, [r7]
   1bd78:	cmp	r3, #0
   1bd7c:	ldrne	r6, [r7, #12]
   1bd80:	ldrne	r6, [r6, r2, lsl #2]
   1bd84:	cmp	r3, #0
   1bd88:	add	r6, r4, r6
   1bd8c:	add	r6, ip, r6
   1bd90:	ldrsb	r6, [r6]
   1bd94:	beq	1b7c0 <ftello64@plt+0x9ed8>
   1bd98:	cmn	r6, #1
   1bd9c:	ble	1b7b8 <ftello64@plt+0x9ed0>
   1bda0:	b	1b7c0 <ftello64@plt+0x9ed8>
   1bda4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bda8:	add	fp, sp, #28
   1bdac:	sub	sp, sp, #28
   1bdb0:	mov	r7, r1
   1bdb4:	mov	r1, r0
   1bdb8:	ldr	r4, [fp, #12]
   1bdbc:	ldr	r5, [fp, #8]
   1bdc0:	mov	r6, r2
   1bdc4:	str	r3, [sp, #16]
   1bdc8:	ldr	r0, [r7]
   1bdcc:	str	r1, [sp, #12]
   1bdd0:	str	r4, [sp, #4]
   1bdd4:	str	r5, [sp]
   1bdd8:	str	r0, [sp, #8]
   1bddc:	mov	r0, r1
   1bde0:	mov	r1, r7
   1bde4:	bl	1c030 <ftello64@plt+0xa748>
   1bde8:	cmp	r0, #0
   1bdec:	bne	1bdfc <ftello64@plt+0xa514>
   1bdf0:	ldr	r1, [r4]
   1bdf4:	cmp	r1, #0
   1bdf8:	bne	1bf58 <ftello64@plt+0xa670>
   1bdfc:	mov	r4, r0
   1be00:	ldrb	r0, [r6, #4]
   1be04:	orr	r1, r0, #8
   1be08:	cmp	r1, #10
   1be0c:	beq	1bf5c <ftello64@plt+0xa674>
   1be10:	cmp	r5, #0
   1be14:	beq	1be20 <ftello64@plt+0xa538>
   1be18:	cmp	r0, #9
   1be1c:	beq	1bf5c <ftello64@plt+0xa674>
   1be20:	ldr	r8, [fp, #12]
   1be24:	ldr	r0, [sp, #12]
   1be28:	ldr	r3, [sp, #16]
   1be2c:	mov	r1, r7
   1be30:	mov	r2, r6
   1be34:	mov	r9, r5
   1be38:	str	r5, [sp]
   1be3c:	str	r8, [sp, #4]
   1be40:	bl	1c030 <ftello64@plt+0xa748>
   1be44:	mov	sl, r0
   1be48:	cmp	r0, #0
   1be4c:	bne	1be5c <ftello64@plt+0xa574>
   1be50:	ldr	r0, [r8]
   1be54:	cmp	r0, #0
   1be58:	bne	1bf68 <ftello64@plt+0xa680>
   1be5c:	cmp	r4, #0
   1be60:	cmpne	sl, #0
   1be64:	bne	1be7c <ftello64@plt+0xa594>
   1be68:	cmp	r4, #0
   1be6c:	mov	r5, r9
   1be70:	movne	sl, r4
   1be74:	mov	r0, sl
   1be78:	b	1bdfc <ftello64@plt+0xa514>
   1be7c:	mov	r0, #16
   1be80:	mov	r1, r4
   1be84:	mov	r2, sl
   1be88:	add	r3, sp, #20
   1be8c:	str	r0, [sp, #24]
   1be90:	mov	r0, #0
   1be94:	str	r0, [sp, #20]
   1be98:	ldr	r0, [sp, #8]
   1be9c:	bl	1d54c <ftello64@plt+0xbc64>
   1bea0:	cmp	r0, #0
   1bea4:	mov	r5, r9
   1bea8:	bne	1bdfc <ftello64@plt+0xa514>
   1beac:	mov	r5, sl
   1beb0:	ldr	sl, [sl, #4]
   1beb4:	cmp	sl, #0
   1beb8:	bne	1beac <ftello64@plt+0xa5c4>
   1bebc:	ldr	sl, [r5, #8]
   1bec0:	cmp	sl, #0
   1bec4:	bne	1beac <ftello64@plt+0xa5c4>
   1bec8:	add	r0, r5, #20
   1becc:	bl	1ab64 <ftello64@plt+0x927c>
   1bed0:	ldr	r0, [r5]
   1bed4:	cmp	r0, #0
   1bed8:	beq	1befc <ftello64@plt+0xa614>
   1bedc:	ldr	sl, [r0, #8]
   1bee0:	cmp	sl, r5
   1bee4:	mov	r5, r0
   1bee8:	beq	1bec8 <ftello64@plt+0xa5e0>
   1beec:	cmp	sl, #0
   1bef0:	mov	r5, r0
   1bef4:	beq	1bec8 <ftello64@plt+0xa5e0>
   1bef8:	b	1beac <ftello64@plt+0xa5c4>
   1befc:	mov	r5, r4
   1bf00:	ldr	r4, [r4, #4]
   1bf04:	cmp	r4, #0
   1bf08:	bne	1befc <ftello64@plt+0xa614>
   1bf0c:	ldr	r4, [r5, #8]
   1bf10:	cmp	r4, #0
   1bf14:	bne	1befc <ftello64@plt+0xa614>
   1bf18:	add	r0, r5, #20
   1bf1c:	bl	1ab64 <ftello64@plt+0x927c>
   1bf20:	ldr	r0, [r5]
   1bf24:	cmp	r0, #0
   1bf28:	beq	1bf4c <ftello64@plt+0xa664>
   1bf2c:	ldr	r4, [r0, #8]
   1bf30:	cmp	r4, r5
   1bf34:	mov	r5, r0
   1bf38:	beq	1bf18 <ftello64@plt+0xa630>
   1bf3c:	cmp	r4, #0
   1bf40:	mov	r5, r0
   1bf44:	beq	1bf18 <ftello64@plt+0xa630>
   1bf48:	b	1befc <ftello64@plt+0xa614>
   1bf4c:	ldr	r1, [fp, #12]
   1bf50:	mov	r0, #12
   1bf54:	str	r0, [r1]
   1bf58:	mov	r4, #0
   1bf5c:	mov	r0, r4
   1bf60:	sub	sp, fp, #28
   1bf64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bf68:	cmp	r4, #0
   1bf6c:	beq	1bf58 <ftello64@plt+0xa670>
   1bf70:	mov	r5, r4
   1bf74:	ldr	r4, [r4, #4]
   1bf78:	cmp	r4, #0
   1bf7c:	bne	1bf70 <ftello64@plt+0xa688>
   1bf80:	ldr	r4, [r5, #8]
   1bf84:	cmp	r4, #0
   1bf88:	bne	1bf70 <ftello64@plt+0xa688>
   1bf8c:	add	r0, r5, #20
   1bf90:	bl	1ab64 <ftello64@plt+0x927c>
   1bf94:	ldr	r0, [r5]
   1bf98:	cmp	r0, #0
   1bf9c:	beq	1bf58 <ftello64@plt+0xa670>
   1bfa0:	ldr	r4, [r0, #8]
   1bfa4:	cmp	r4, r5
   1bfa8:	mov	r5, r0
   1bfac:	beq	1bf8c <ftello64@plt+0xa6a4>
   1bfb0:	cmp	r4, #0
   1bfb4:	mov	r5, r0
   1bfb8:	beq	1bf8c <ftello64@plt+0xa6a4>
   1bfbc:	b	1bf70 <ftello64@plt+0xa688>
   1bfc0:	push	{r4, r5, r6, sl, fp, lr}
   1bfc4:	add	fp, sp, #16
   1bfc8:	mov	r4, r2
   1bfcc:	mov	r5, r1
   1bfd0:	mov	r6, r0
   1bfd4:	ldr	r0, [r0, #4]
   1bfd8:	cmp	r0, #0
   1bfdc:	bne	1bfd0 <ftello64@plt+0xa6e8>
   1bfe0:	ldr	r0, [r6, #8]
   1bfe4:	cmp	r0, #0
   1bfe8:	bne	1bfd0 <ftello64@plt+0xa6e8>
   1bfec:	mov	r0, r4
   1bff0:	mov	r1, r6
   1bff4:	blx	r5
   1bff8:	cmp	r0, #0
   1bffc:	bne	1c02c <ftello64@plt+0xa744>
   1c000:	ldr	r1, [r6]
   1c004:	cmp	r1, #0
   1c008:	popeq	{r4, r5, r6, sl, fp, pc}
   1c00c:	ldr	r0, [r1, #8]
   1c010:	cmp	r0, r6
   1c014:	mov	r6, r1
   1c018:	beq	1bfec <ftello64@plt+0xa704>
   1c01c:	cmp	r0, #0
   1c020:	mov	r6, r1
   1c024:	beq	1bfec <ftello64@plt+0xa704>
   1c028:	b	1bfd0 <ftello64@plt+0xa6e8>
   1c02c:	pop	{r4, r5, r6, sl, fp, pc}
   1c030:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c034:	add	fp, sp, #28
   1c038:	sub	sp, sp, #148	; 0x94
   1c03c:	mov	r5, r1
   1c040:	mov	r6, r0
   1c044:	mov	r7, r2
   1c048:	ldr	r0, [r2, #4]
   1c04c:	mvn	r1, #0
   1c050:	mov	sl, #0
   1c054:	ldr	r2, [r5]
   1c058:	uxtab	r1, r1, r0
   1c05c:	str	r2, [sp, #52]	; 0x34
   1c060:	cmp	r1, #35	; 0x23
   1c064:	ldr	r9, [fp, #12]
   1c068:	str	r6, [sp, #48]	; 0x30
   1c06c:	str	r3, [sp, #44]	; 0x2c
   1c070:	str	r7, [sp, #28]
   1c074:	bhi	1c1a0 <ftello64@plt+0xa8b8>
   1c078:	add	r2, pc, #0
   1c07c:	ldr	pc, [r2, r1, lsl #2]
   1c080:	strdeq	ip, [r1], -r0
   1c084:	andeq	sp, r1, ip, asr #7
   1c088:	andeq	ip, r1, r0, lsr #3
   1c08c:	andeq	ip, r1, r4, lsl #4
   1c090:	andeq	ip, r1, r0, ror #4
   1c094:	andeq	ip, r1, r0, lsr #3
   1c098:	andeq	ip, r1, r0, lsr #3
   1c09c:	andeq	ip, r1, r4, lsr #5
   1c0a0:			; <UNDEFINED> instruction: 0x0001c1b0
   1c0a4:	andeq	sp, r1, ip, asr #7
   1c0a8:	andeq	ip, r1, r0, lsr #3
   1c0ac:	andeq	ip, r1, r0, ror r3
   1c0b0:	andeq	ip, r1, r0, lsr #3
   1c0b4:	andeq	ip, r1, r0, lsr #3
   1c0b8:	andeq	ip, r1, r0, lsr #3
   1c0bc:	andeq	ip, r1, r0, lsr #3
   1c0c0:	andeq	ip, r1, r0, lsr #3
   1c0c4:	andeq	ip, r1, r0, lsr #3
   1c0c8:	andeq	ip, r1, r0, lsr #3
   1c0cc:	andeq	ip, r1, r0, ror #9
   1c0d0:	andeq	ip, r1, r0, lsr #3
   1c0d4:	andeq	ip, r1, r0, lsr #3
   1c0d8:	muleq	r1, r8, r1
   1c0dc:	andeq	ip, r1, r0, asr #3
   1c0e0:	andeq	ip, r1, r0, lsr #3
   1c0e4:	andeq	ip, r1, r0, lsr #3
   1c0e8:	andeq	ip, r1, r0, lsr #3
   1c0ec:	andeq	ip, r1, r0, lsr #3
   1c0f0:	andeq	ip, r1, r0, lsr #3
   1c0f4:	andeq	ip, r1, r0, lsr #3
   1c0f8:	andeq	ip, r1, r0, lsr #3
   1c0fc:	andeq	ip, r1, r0, lsr #2
   1c100:	andeq	ip, r1, r0, lsr #2
   1c104:	andeq	ip, r1, r4, asr #2
   1c108:	andeq	ip, r1, r4, asr #2
   1c10c:	ldrdeq	ip, [r1], -r8
   1c110:	andeq	r0, r0, r0
   1c114:	mvnseq	r0, #0
   1c118:			; <UNDEFINED> instruction: 0x87fffffe
   1c11c:			; <UNDEFINED> instruction: 0x07fffffe
   1c120:	mvn	r2, #32
   1c124:	ldr	r1, [r6, #64]	; 0x40
   1c128:	movw	r3, #31781	; 0x7c25
   1c12c:	uxtab	r0, r2, r0
   1c130:	movw	r2, #33644	; 0x836c
   1c134:	movt	r3, #2
   1c138:	clz	r0, r0
   1c13c:	movt	r2, #2
   1c140:	b	1c164 <ftello64@plt+0xa87c>
   1c144:	mvn	r2, #34	; 0x22
   1c148:	ldr	r1, [r6, #64]	; 0x40
   1c14c:	movw	r3, #30248	; 0x7628
   1c150:	uxtab	r0, r2, r0
   1c154:	movw	r2, #33650	; 0x8372
   1c158:	movt	r3, #2
   1c15c:	clz	r0, r0
   1c160:	movt	r2, #2
   1c164:	lsr	r0, r0, #5
   1c168:	stm	sp, {r0, r9}
   1c16c:	ldr	r0, [sp, #52]	; 0x34
   1c170:	bl	1d5f0 <ftello64@plt+0xbd08>
   1c174:	mov	r4, r0
   1c178:	cmp	r0, #0
   1c17c:	bne	1ce40 <ftello64@plt+0xb558>
   1c180:	ldr	r0, [r9]
   1c184:	ldr	r2, [sp, #44]	; 0x2c
   1c188:	ldr	r3, [sp, #28]
   1c18c:	cmp	r0, #0
   1c190:	beq	1ce48 <ftello64@plt+0xb560>
   1c194:	b	1d3cc <ftello64@plt+0xbae4>
   1c198:	tst	r3, #16777216	; 0x1000000
   1c19c:	bne	1c1fc <ftello64@plt+0xa914>
   1c1a0:	tst	r3, #32
   1c1a4:	bne	1c1fc <ftello64@plt+0xa914>
   1c1a8:	tst	r3, #16
   1c1ac:	bne	1c554 <ftello64@plt+0xac6c>
   1c1b0:	tst	r3, #131072	; 0x20000
   1c1b4:	uxtbeq	r1, r0
   1c1b8:	cmpeq	r1, #9
   1c1bc:	beq	1c590 <ftello64@plt+0xaca8>
   1c1c0:	mov	r1, #1
   1c1c4:	mov	r2, #0
   1c1c8:	mov	r3, r7
   1c1cc:	mov	sl, #0
   1c1d0:	bfi	r0, r1, #0, #8
   1c1d4:	mov	r1, #0
   1c1d8:	str	r0, [r7, #4]
   1c1dc:	ldr	r0, [sp, #52]	; 0x34
   1c1e0:	bl	1d54c <ftello64@plt+0xbc64>
   1c1e4:	ldr	r3, [sp, #28]
   1c1e8:	ldr	r2, [sp, #44]	; 0x2c
   1c1ec:	mov	r4, r0
   1c1f0:	cmp	r0, #0
   1c1f4:	bne	1ce48 <ftello64@plt+0xb560>
   1c1f8:	b	1ccfc <ftello64@plt+0xb414>
   1c1fc:	mov	r0, #13
   1c200:	b	1cd00 <ftello64@plt+0xb418>
   1c204:	ldr	r5, [sp, #52]	; 0x34
   1c208:	ldr	r0, [r7]
   1c20c:	mov	r1, #1
   1c210:	ldr	r2, [r5, #84]	; 0x54
   1c214:	tst	r2, r1, lsl r0
   1c218:	beq	1cdcc <ftello64@plt+0xb4e4>
   1c21c:	lsl	r0, r1, r0
   1c220:	ldr	r1, [r5, #80]	; 0x50
   1c224:	mov	r2, #0
   1c228:	mov	r3, r7
   1c22c:	mov	sl, #0
   1c230:	orr	r0, r1, r0
   1c234:	mov	r1, #0
   1c238:	str	r0, [r5, #80]	; 0x50
   1c23c:	mov	r0, r5
   1c240:	bl	1d54c <ftello64@plt+0xbc64>
   1c244:	cmp	r0, #0
   1c248:	beq	1ccfc <ftello64@plt+0xb414>
   1c24c:	mov	r4, r0
   1c250:	ldr	r0, [r5, #76]	; 0x4c
   1c254:	add	r0, r0, #1
   1c258:	str	r0, [r5, #76]	; 0x4c
   1c25c:	b	1c294 <ftello64@plt+0xa9ac>
   1c260:	ldr	r5, [sp, #52]	; 0x34
   1c264:	mov	r1, #0
   1c268:	mov	r2, #0
   1c26c:	mov	r3, r7
   1c270:	mov	sl, #0
   1c274:	mov	r0, r5
   1c278:	bl	1d54c <ftello64@plt+0xbc64>
   1c27c:	cmp	r0, #0
   1c280:	beq	1ccfc <ftello64@plt+0xb414>
   1c284:	mov	r4, r0
   1c288:	ldr	r0, [r5, #92]	; 0x5c
   1c28c:	cmp	r0, #2
   1c290:	blt	1ce40 <ftello64@plt+0xb558>
   1c294:	ldrb	r0, [r5, #88]	; 0x58
   1c298:	orr	r0, r0, #2
   1c29c:	strb	r0, [r5, #88]	; 0x58
   1c2a0:	b	1ce40 <ftello64@plt+0xb558>
   1c2a4:	ldr	r8, [r5, #24]
   1c2a8:	ldr	r4, [fp, #8]
   1c2ac:	orr	r2, r3, #8388608	; 0x800000
   1c2b0:	mov	r1, r6
   1c2b4:	add	r0, r8, #1
   1c2b8:	str	r0, [r5, #24]
   1c2bc:	mov	r0, r7
   1c2c0:	bl	1b718 <ftello64@plt+0x9e30>
   1c2c4:	ldr	r1, [r6, #40]	; 0x28
   1c2c8:	ldr	r2, [sp, #28]
   1c2cc:	add	r0, r1, r0
   1c2d0:	mov	r1, #0
   1c2d4:	str	r0, [r6, #40]	; 0x28
   1c2d8:	ldrb	r0, [r2, #4]
   1c2dc:	cmp	r0, #9
   1c2e0:	beq	1c320 <ftello64@plt+0xaa38>
   1c2e4:	add	r0, r4, #1
   1c2e8:	mov	r1, r5
   1c2ec:	mov	r5, r2
   1c2f0:	stm	sp, {r0, r9}
   1c2f4:	mov	r0, r6
   1c2f8:	ldr	r3, [sp, #44]	; 0x2c
   1c2fc:	bl	1b568 <ftello64@plt+0x9c80>
   1c300:	mov	r1, r0
   1c304:	ldr	r0, [r9]
   1c308:	mov	sl, #0
   1c30c:	cmp	r0, #0
   1c310:	bne	1d3cc <ftello64@plt+0xbae4>
   1c314:	ldrb	r0, [r5, #4]
   1c318:	cmp	r0, #9
   1c31c:	bne	1d4bc <ftello64@plt+0xbbd4>
   1c320:	ldr	r0, [sp, #52]	; 0x34
   1c324:	cmp	r8, #8
   1c328:	mov	sl, #0
   1c32c:	movls	r2, #1
   1c330:	ldrls	r3, [r0, #84]	; 0x54
   1c334:	orrls	r2, r3, r2, lsl r8
   1c338:	sub	r3, fp, #80	; 0x50
   1c33c:	strls	r2, [r0, #84]	; 0x54
   1c340:	mov	r2, #17
   1c344:	str	r2, [fp, #-76]	; 0xffffffb4
   1c348:	mov	r2, #0
   1c34c:	str	sl, [fp, #-80]	; 0xffffffb0
   1c350:	bl	1d54c <ftello64@plt+0xbc64>
   1c354:	cmp	r0, #0
   1c358:	beq	1ccfc <ftello64@plt+0xb414>
   1c35c:	ldr	r2, [sp, #44]	; 0x2c
   1c360:	ldr	r3, [sp, #28]
   1c364:	str	r8, [r0, #20]
   1c368:	mov	r4, r0
   1c36c:	b	1ce48 <ftello64@plt+0xb560>
   1c370:	ldr	r2, [r7]
   1c374:	movw	r1, #783	; 0x30f
   1c378:	tst	r2, r1
   1c37c:	beq	1c3d0 <ftello64@plt+0xaae8>
   1c380:	ldr	r0, [sp, #52]	; 0x34
   1c384:	ldrb	r0, [r0, #88]	; 0x58
   1c388:	tst	r0, #16
   1c38c:	bne	1c3c8 <ftello64@plt+0xaae0>
   1c390:	ldr	r2, [sp, #52]	; 0x34
   1c394:	orr	r1, r0, #16
   1c398:	tst	r0, #8
   1c39c:	strb	r1, [r2, #88]	; 0x58
   1c3a0:	bne	1d434 <ftello64@plt+0xbb4c>
   1c3a4:	sub	r1, pc, #668	; 0x29c
   1c3a8:	tst	r0, #4
   1c3ac:	vld1.64	{d16-d17}, [r1]
   1c3b0:	add	r1, r2, #96	; 0x60
   1c3b4:	vst1.32	{d16-d17}, [r1]
   1c3b8:	beq	1d440 <ftello64@plt+0xbb58>
   1c3bc:	vmov.i32	q8, #0	; 0x00000000
   1c3c0:	add	r0, r2, #112	; 0x70
   1c3c4:	vst1.32	{d16-d17}, [r0]
   1c3c8:	ldr	r2, [r7]
   1c3cc:	ldr	r6, [sp, #48]	; 0x30
   1c3d0:	ldr	r0, [sp, #52]	; 0x34
   1c3d4:	cmp	r2, #256	; 0x100
   1c3d8:	beq	1cc88 <ftello64@plt+0xb3a0>
   1c3dc:	cmp	r2, #512	; 0x200
   1c3e0:	bne	1cd08 <ftello64@plt+0xb420>
   1c3e4:	mov	r4, #10
   1c3e8:	mov	r0, #5
   1c3ec:	b	1cc90 <ftello64@plt+0xb3a8>
   1c3f0:	ldr	r5, [sp, #52]	; 0x34
   1c3f4:	mov	r1, #0
   1c3f8:	mov	r2, #0
   1c3fc:	mov	r3, r7
   1c400:	mov	sl, #0
   1c404:	mov	r0, r5
   1c408:	bl	1d54c <ftello64@plt+0xbc64>
   1c40c:	cmp	r0, #0
   1c410:	beq	1ccfc <ftello64@plt+0xb414>
   1c414:	mov	r4, r0
   1c418:	ldr	r0, [r5, #92]	; 0x5c
   1c41c:	cmp	r0, #2
   1c420:	blt	1ce40 <ftello64@plt+0xb558>
   1c424:	ldr	r7, [sp, #52]	; 0x34
   1c428:	mov	sl, #16
   1c42c:	sub	r8, fp, #80	; 0x50
   1c430:	ldr	r5, [sp, #48]	; 0x30
   1c434:	ldr	r0, [r5, #40]	; 0x28
   1c438:	ldr	r1, [r5, #56]	; 0x38
   1c43c:	cmp	r1, r0
   1c440:	ble	1cd54 <ftello64@plt+0xb46c>
   1c444:	ldr	r1, [r5, #28]
   1c448:	ldr	r2, [sp, #44]	; 0x2c
   1c44c:	ldr	r3, [sp, #28]
   1c450:	cmp	r0, r1
   1c454:	beq	1cd4c <ftello64@plt+0xb464>
   1c458:	ldr	r1, [r5, #8]
   1c45c:	ldr	r0, [r1, r0, lsl #2]
   1c460:	cmn	r0, #1
   1c464:	bne	1cd4c <ftello64@plt+0xb464>
   1c468:	mov	r0, r3
   1c46c:	mov	r1, r5
   1c470:	mov	r6, r3
   1c474:	bl	1b718 <ftello64@plt+0x9e30>
   1c478:	ldr	r1, [r5, #40]	; 0x28
   1c47c:	mov	r2, #0
   1c480:	mov	r3, r6
   1c484:	add	r0, r1, r0
   1c488:	mov	r1, #0
   1c48c:	str	r0, [r5, #40]	; 0x28
   1c490:	mov	r0, r7
   1c494:	bl	1d54c <ftello64@plt+0xbc64>
   1c498:	mov	r5, r0
   1c49c:	mov	r0, #0
   1c4a0:	str	sl, [fp, #-76]	; 0xffffffb4
   1c4a4:	mov	r1, r4
   1c4a8:	mov	r3, r8
   1c4ac:	str	r0, [fp, #-80]	; 0xffffffb0
   1c4b0:	mov	r0, r7
   1c4b4:	mov	r2, r5
   1c4b8:	bl	1d54c <ftello64@plt+0xbc64>
   1c4bc:	cmp	r5, #0
   1c4c0:	movne	r4, r0
   1c4c4:	cmpne	r0, #0
   1c4c8:	bne	1c430 <ftello64@plt+0xab48>
   1c4cc:	mov	r0, #12
   1c4d0:	str	r0, [r9]
   1c4d4:	b	1d3c8 <ftello64@plt+0xbae0>
   1c4d8:	mov	r0, #5
   1c4dc:	b	1cd00 <ftello64@plt+0xb418>
   1c4e0:	mov	r0, #0
   1c4e4:	mov	r1, #1
   1c4e8:	mov	r7, #0
   1c4ec:	str	r0, [fp, #-32]	; 0xffffffe0
   1c4f0:	mov	r0, #32
   1c4f4:	bl	25564 <ftello64@plt+0x13c7c>
   1c4f8:	mov	r4, r0
   1c4fc:	mov	r0, #40	; 0x28
   1c500:	mov	r1, #1
   1c504:	bl	25564 <ftello64@plt+0x13c7c>
   1c508:	mov	r8, r0
   1c50c:	cmp	r4, #0
   1c510:	cmpne	r8, #0
   1c514:	beq	1cdd4 <ftello64@plt+0xb4ec>
   1c518:	ldr	r7, [sp, #28]
   1c51c:	ldr	r5, [sp, #44]	; 0x2c
   1c520:	mov	r1, r6
   1c524:	mov	r0, r7
   1c528:	mov	r2, r5
   1c52c:	bl	1d81c <ftello64@plt+0xbf34>
   1c530:	mov	r3, r0
   1c534:	ldr	r0, [r7, #4]
   1c538:	uxtb	r1, r0
   1c53c:	cmp	r1, #25
   1c540:	beq	1c598 <ftello64@plt+0xacb0>
   1c544:	cmp	r1, #2
   1c548:	beq	1cdc0 <ftello64@plt+0xb4d8>
   1c54c:	mov	r1, #0
   1c550:	b	1c5ec <ftello64@plt+0xad04>
   1c554:	mov	r0, r7
   1c558:	mov	r1, r6
   1c55c:	mov	r2, r3
   1c560:	mov	r4, r3
   1c564:	bl	1b718 <ftello64@plt+0x9e30>
   1c568:	ldr	r1, [r6, #40]	; 0x28
   1c56c:	mov	r2, r7
   1c570:	mov	r3, r4
   1c574:	add	r0, r1, r0
   1c578:	mov	r1, r5
   1c57c:	str	r0, [r6, #40]	; 0x28
   1c580:	mov	r0, r6
   1c584:	sub	sp, fp, #28
   1c588:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c58c:	b	1c030 <ftello64@plt+0xa748>
   1c590:	mov	r0, #16
   1c594:	b	1cd00 <ftello64@plt+0xb418>
   1c598:	ldrb	r0, [r8, #16]
   1c59c:	tst	r5, #256	; 0x100
   1c5a0:	ldr	r2, [sp, #44]	; 0x2c
   1c5a4:	mov	r1, r6
   1c5a8:	orr	r0, r0, #1
   1c5ac:	strb	r0, [r8, #16]
   1c5b0:	ldrne	r0, [r4]
   1c5b4:	orrne	r0, r0, #1024	; 0x400
   1c5b8:	strne	r0, [r4]
   1c5bc:	ldr	r0, [r6, #40]	; 0x28
   1c5c0:	add	r0, r0, r3
   1c5c4:	str	r0, [r6, #40]	; 0x28
   1c5c8:	mov	r0, r7
   1c5cc:	bl	1d81c <ftello64@plt+0xbf34>
   1c5d0:	ldr	r7, [sp, #28]
   1c5d4:	mov	r3, r0
   1c5d8:	ldr	r0, [r7, #4]
   1c5dc:	uxtb	r1, r0
   1c5e0:	cmp	r1, #2
   1c5e4:	beq	1cdc0 <ftello64@plt+0xb4d8>
   1c5e8:	mov	r1, #1
   1c5ec:	str	r1, [sp, #36]	; 0x24
   1c5f0:	uxtb	r1, r0
   1c5f4:	str	r8, [sp, #40]	; 0x28
   1c5f8:	mov	r2, r7
   1c5fc:	cmp	r1, #21
   1c600:	ldr	r5, [sp, #44]	; 0x2c
   1c604:	moveq	r1, #1
   1c608:	bfieq	r0, r1, #0, #8
   1c60c:	mov	r1, r6
   1c610:	streq	r0, [r7, #4]
   1c614:	mov	r0, #3
   1c618:	str	r0, [fp, #-40]	; 0xffffffd8
   1c61c:	sub	r0, fp, #80	; 0x50
   1c620:	str	r0, [fp, #-36]	; 0xffffffdc
   1c624:	mov	r0, #1
   1c628:	str	r5, [sp]
   1c62c:	str	r0, [sp, #4]
   1c630:	sub	r0, fp, #40	; 0x28
   1c634:	bl	1d984 <ftello64@plt+0xc09c>
   1c638:	cmp	r0, #0
   1c63c:	bne	1cdac <ftello64@plt+0xb4c4>
   1c640:	and	r0, r5, #65536	; 0x10000
   1c644:	mov	r2, r5
   1c648:	mov	r8, #0
   1c64c:	str	r0, [sp, #20]
   1c650:	mov	r0, #0
   1c654:	str	r0, [sp, #16]
   1c658:	mov	r0, #0
   1c65c:	str	r0, [sp, #12]
   1c660:	ldr	r5, [sp, #28]
   1c664:	mov	r0, r5
   1c668:	mov	r1, r6
   1c66c:	bl	1d81c <ftello64@plt+0xbf34>
   1c670:	ldr	r7, [fp, #-40]	; 0xffffffd8
   1c674:	mov	sl, r0
   1c678:	cmp	r7, #2
   1c67c:	beq	1c854 <ftello64@plt+0xaf6c>
   1c680:	cmp	r7, #4
   1c684:	bne	1c6c8 <ftello64@plt+0xade0>
   1c688:	ldr	r6, [sp, #48]	; 0x30
   1c68c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c690:	sub	r3, fp, #32
   1c694:	ldr	r0, [r6, #64]	; 0x40
   1c698:	str	r1, [sp]
   1c69c:	ldr	r1, [sp, #44]	; 0x2c
   1c6a0:	str	r1, [sp, #4]
   1c6a4:	mov	r1, r4
   1c6a8:	ldr	r2, [sp, #40]	; 0x28
   1c6ac:	bl	1dc3c <ftello64@plt+0xc354>
   1c6b0:	ldr	r2, [sp, #28]
   1c6b4:	ldr	r5, [sp, #52]	; 0x34
   1c6b8:	cmp	r0, #0
   1c6bc:	str	r0, [r9]
   1c6c0:	beq	1c894 <ftello64@plt+0xafac>
   1c6c4:	b	1ce04 <ftello64@plt+0xb51c>
   1c6c8:	str	sl, [sp, #32]
   1c6cc:	mov	sl, #7
   1c6d0:	ldr	r2, [sp, #28]
   1c6d4:	str	r9, [sp, #24]
   1c6d8:	ldrb	r0, [r2, #4]
   1c6dc:	cmp	r0, #22
   1c6e0:	beq	1c6f0 <ftello64@plt+0xae08>
   1c6e4:	cmp	r0, #2
   1c6e8:	bne	1c7f4 <ftello64@plt+0xaf0c>
   1c6ec:	b	1cdf8 <ftello64@plt+0xb510>
   1c6f0:	ldr	r5, [sp, #48]	; 0x30
   1c6f4:	ldr	r6, [sp, #32]
   1c6f8:	ldr	r2, [sp, #44]	; 0x2c
   1c6fc:	ldr	r0, [r5, #40]	; 0x28
   1c700:	mov	r1, r5
   1c704:	add	r0, r0, r6
   1c708:	str	r0, [r5, #40]	; 0x28
   1c70c:	add	r0, sp, #56	; 0x38
   1c710:	bl	1d81c <ftello64@plt+0xbf34>
   1c714:	mov	r3, r0
   1c718:	ldrb	r0, [sp, #60]	; 0x3c
   1c71c:	cmp	r0, #21
   1c720:	beq	1c7dc <ftello64@plt+0xaef4>
   1c724:	cmp	r0, #2
   1c728:	beq	1cdf8 <ftello64@plt+0xb510>
   1c72c:	ldr	r8, [sp, #44]	; 0x2c
   1c730:	mov	r0, #3
   1c734:	add	r2, sp, #56	; 0x38
   1c738:	str	r0, [fp, #-48]	; 0xffffffd0
   1c73c:	add	r0, sp, #64	; 0x40
   1c740:	str	r0, [fp, #-44]	; 0xffffffd4
   1c744:	mov	r0, #1
   1c748:	str	r0, [sp, #4]
   1c74c:	sub	r0, fp, #48	; 0x30
   1c750:	str	r8, [sp]
   1c754:	ldr	r5, [sp, #48]	; 0x30
   1c758:	mov	r1, r5
   1c75c:	bl	1d984 <ftello64@plt+0xc09c>
   1c760:	cmp	r0, #0
   1c764:	bne	1d51c <ftello64@plt+0xbc34>
   1c768:	ldr	r0, [sp, #28]
   1c76c:	mov	r1, r5
   1c770:	mov	r2, r8
   1c774:	bl	1d81c <ftello64@plt+0xbf34>
   1c778:	ldr	r6, [fp, #-48]	; 0xffffffd0
   1c77c:	mov	sl, #11
   1c780:	str	r0, [sp, #32]
   1c784:	cmp	r6, #2
   1c788:	cmpne	r6, #4
   1c78c:	beq	1cdf8 <ftello64@plt+0xb510>
   1c790:	cmp	r7, #3
   1c794:	bne	1c7a8 <ftello64@plt+0xaec0>
   1c798:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c79c:	bl	11750 <strlen@plt>
   1c7a0:	cmp	r0, #1
   1c7a4:	bhi	1cdf4 <ftello64@plt+0xb50c>
   1c7a8:	cmp	r6, #3
   1c7ac:	bne	1c7c0 <ftello64@plt+0xaed8>
   1c7b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c7b4:	bl	11750 <strlen@plt>
   1c7b8:	cmp	r0, #1
   1c7bc:	bhi	1cdf4 <ftello64@plt+0xb50c>
   1c7c0:	ldr	r2, [sp, #28]
   1c7c4:	cmp	r7, #3
   1c7c8:	beq	1c940 <ftello64@plt+0xb058>
   1c7cc:	mov	r8, #0
   1c7d0:	cmp	r7, #0
   1c7d4:	ldrbeq	r8, [fp, #-36]	; 0xffffffdc
   1c7d8:	b	1c948 <ftello64@plt+0xb060>
   1c7dc:	ldr	r0, [r5, #40]	; 0x28
   1c7e0:	ldr	r2, [sp, #28]
   1c7e4:	sub	r0, r0, r6
   1c7e8:	str	r0, [r5, #40]	; 0x28
   1c7ec:	mov	r0, #1
   1c7f0:	strb	r0, [r2, #4]
   1c7f4:	cmp	r7, #1
   1c7f8:	beq	1c8e4 <ftello64@plt+0xaffc>
   1c7fc:	ldr	r9, [sp, #24]
   1c800:	ldr	sl, [sp, #32]
   1c804:	cmp	r7, #2
   1c808:	mov	r8, #0
   1c80c:	beq	1c854 <ftello64@plt+0xaf6c>
   1c810:	cmp	r7, #3
   1c814:	mov	r7, #1
   1c818:	bne	1c924 <ftello64@plt+0xb03c>
   1c81c:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1c820:	mov	r0, r5
   1c824:	bl	11750 <strlen@plt>
   1c828:	ldr	r6, [sp, #48]	; 0x30
   1c82c:	cmp	r0, #1
   1c830:	bne	1cdf4 <ftello64@plt+0xb50c>
   1c834:	ldrb	r0, [r5]
   1c838:	ubfx	r1, r0, #5, #3
   1c83c:	and	r0, r0, #31
   1c840:	ldr	r2, [r4, r1, lsl #2]
   1c844:	orr	r0, r2, r7, lsl r0
   1c848:	str	r0, [r4, r1, lsl #2]
   1c84c:	str	r8, [r9]
   1c850:	b	1c88c <ftello64@plt+0xafa4>
   1c854:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1c858:	mov	r0, r5
   1c85c:	bl	11750 <strlen@plt>
   1c860:	cmp	r0, #1
   1c864:	mov	r3, #1
   1c868:	bne	1cdf0 <ftello64@plt+0xb508>
   1c86c:	ldrb	r0, [r5]
   1c870:	ubfx	r1, r0, #5, #3
   1c874:	and	r0, r0, #31
   1c878:	ldr	r2, [r4, r1, lsl #2]
   1c87c:	orr	r0, r2, r3, lsl r0
   1c880:	str	r0, [r4, r1, lsl #2]
   1c884:	str	r8, [r9]
   1c888:	ldr	r6, [sp, #48]	; 0x30
   1c88c:	ldr	r2, [sp, #28]
   1c890:	ldr	r5, [sp, #52]	; 0x34
   1c894:	ldrb	r0, [r2, #4]
   1c898:	cmp	r0, #21
   1c89c:	beq	1cb28 <ftello64@plt+0xb240>
   1c8a0:	cmp	r0, #2
   1c8a4:	ldr	r0, [sp, #44]	; 0x2c
   1c8a8:	beq	1cdb4 <ftello64@plt+0xb4cc>
   1c8ac:	mov	r1, #3
   1c8b0:	mov	r3, sl
   1c8b4:	mov	r5, r2
   1c8b8:	str	r1, [fp, #-40]	; 0xffffffd8
   1c8bc:	sub	r1, fp, #80	; 0x50
   1c8c0:	str	r1, [fp, #-36]	; 0xffffffdc
   1c8c4:	stm	sp, {r0, r8}
   1c8c8:	sub	r0, fp, #40	; 0x28
   1c8cc:	mov	r1, r6
   1c8d0:	bl	1d984 <ftello64@plt+0xc09c>
   1c8d4:	ldr	r2, [sp, #44]	; 0x2c
   1c8d8:	cmp	r0, #0
   1c8dc:	beq	1c664 <ftello64@plt+0xad7c>
   1c8e0:	b	1cdac <ftello64@plt+0xb4c4>
   1c8e4:	ldr	r3, [sp, #40]	; 0x28
   1c8e8:	ldr	r0, [sp, #16]
   1c8ec:	mov	r8, #0
   1c8f0:	ldr	r1, [r3, #20]
   1c8f4:	cmp	r0, r1
   1c8f8:	beq	1ca88 <ftello64@plt+0xb1a0>
   1c8fc:	ldr	r0, [r3]
   1c900:	ldr	r9, [sp, #24]
   1c904:	ldr	r6, [sp, #48]	; 0x30
   1c908:	ldr	r5, [sp, #52]	; 0x34
   1c90c:	ldr	ip, [fp, #-36]	; 0xffffffdc
   1c910:	ldr	sl, [sp, #32]
   1c914:	add	r7, r1, #1
   1c918:	str	r7, [r3, #20]
   1c91c:	str	ip, [r0, r1, lsl #2]
   1c920:	b	1c894 <ftello64@plt+0xafac>
   1c924:	ldrb	r0, [fp, #-36]	; 0xffffffdc
   1c928:	ubfx	r1, r0, #5, #3
   1c92c:	and	r0, r0, #31
   1c930:	ldr	r2, [r4, r1, lsl #2]
   1c934:	orr	r0, r2, r7, lsl r0
   1c938:	str	r0, [r4, r1, lsl #2]
   1c93c:	b	1c888 <ftello64@plt+0xafa0>
   1c940:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c944:	ldrb	r8, [r0]
   1c948:	cmp	r6, #3
   1c94c:	beq	1c960 <ftello64@plt+0xb078>
   1c950:	mov	r9, #0
   1c954:	cmp	r6, #0
   1c958:	ldrbeq	r9, [fp, #-44]	; 0xffffffd4
   1c95c:	b	1c968 <ftello64@plt+0xb080>
   1c960:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c964:	ldrb	r9, [r0]
   1c968:	cmp	r7, #3
   1c96c:	cmpne	r7, #0
   1c970:	bne	1c998 <ftello64@plt+0xb0b0>
   1c974:	ldr	r0, [sp, #52]	; 0x34
   1c978:	ldr	r0, [r0, #92]	; 0x5c
   1c97c:	cmp	r0, #2
   1c980:	blt	1c99c <ftello64@plt+0xb0b4>
   1c984:	mov	r0, r8
   1c988:	bl	117b0 <btowc@plt>
   1c98c:	ldr	r2, [sp, #28]
   1c990:	mov	r8, r0
   1c994:	b	1c99c <ftello64@plt+0xb0b4>
   1c998:	ldr	r8, [fp, #-36]	; 0xffffffdc
   1c99c:	cmp	r6, #3
   1c9a0:	cmpne	r6, #0
   1c9a4:	bne	1c9cc <ftello64@plt+0xb0e4>
   1c9a8:	ldr	r0, [sp, #52]	; 0x34
   1c9ac:	ldr	r0, [r0, #92]	; 0x5c
   1c9b0:	cmp	r0, #2
   1c9b4:	blt	1c9d0 <ftello64@plt+0xb0e8>
   1c9b8:	mov	r0, r9
   1c9bc:	bl	117b0 <btowc@plt>
   1c9c0:	ldr	r2, [sp, #28]
   1c9c4:	mov	r9, r0
   1c9c8:	b	1c9d0 <ftello64@plt+0xb0e8>
   1c9cc:	ldr	r9, [fp, #-44]	; 0xffffffd4
   1c9d0:	cmn	r8, #1
   1c9d4:	mov	sl, #3
   1c9d8:	cmnne	r9, #1
   1c9dc:	beq	1cdf8 <ftello64@plt+0xb510>
   1c9e0:	ldr	r0, [sp, #20]
   1c9e4:	cmp	r0, #0
   1c9e8:	beq	1c9f8 <ftello64@plt+0xb110>
   1c9ec:	cmp	r8, r9
   1c9f0:	mov	sl, #11
   1c9f4:	bhi	1cdf8 <ftello64@plt+0xb510>
   1c9f8:	ldr	r0, [sp, #52]	; 0x34
   1c9fc:	ldr	r0, [r0, #92]	; 0x5c
   1ca00:	cmp	r0, #2
   1ca04:	blt	1ca3c <ftello64@plt+0xb154>
   1ca08:	ldr	r7, [sp, #40]	; 0x28
   1ca0c:	ldr	r1, [sp, #12]
   1ca10:	ldr	r6, [sp, #48]	; 0x30
   1ca14:	ldr	r0, [r7, #32]
   1ca18:	cmp	r1, r0
   1ca1c:	beq	1cad0 <ftello64@plt+0xb1e8>
   1ca20:	ldmib	r7, {r5, sl}
   1ca24:	str	r8, [r5, r0, lsl #2]
   1ca28:	ldr	r0, [r7, #32]
   1ca2c:	add	r1, r0, #1
   1ca30:	str	r1, [r7, #32]
   1ca34:	str	r9, [sl, r0, lsl #2]
   1ca38:	b	1ca40 <ftello64@plt+0xb158>
   1ca3c:	ldr	r6, [sp, #48]	; 0x30
   1ca40:	ldr	sl, [sp, #32]
   1ca44:	mov	r0, #0
   1ca48:	mov	r5, #1
   1ca4c:	cmp	r8, r0
   1ca50:	cmpls	r0, r9
   1ca54:	ubfxls	r1, r0, #5, #3
   1ca58:	andls	r3, r0, #31
   1ca5c:	add	r0, r0, #1
   1ca60:	ldrls	r7, [r4, r1, lsl #2]
   1ca64:	orrls	r3, r7, r5, lsl r3
   1ca68:	strls	r3, [r4, r1, lsl #2]
   1ca6c:	cmp	r0, #256	; 0x100
   1ca70:	bne	1ca4c <ftello64@plt+0xb164>
   1ca74:	ldr	r9, [sp, #24]
   1ca78:	ldr	r5, [sp, #52]	; 0x34
   1ca7c:	mov	r8, #0
   1ca80:	str	r8, [r9]
   1ca84:	b	1c894 <ftello64@plt+0xafac>
   1ca88:	ldr	r1, [sp, #16]
   1ca8c:	mov	r0, #1
   1ca90:	orr	r1, r0, r1, lsl #1
   1ca94:	ldr	r0, [r3]
   1ca98:	str	r1, [sp, #16]
   1ca9c:	lsl	r1, r1, #2
   1caa0:	bl	255e8 <ftello64@plt+0x13d00>
   1caa4:	cmp	r0, #0
   1caa8:	beq	1d524 <ftello64@plt+0xbc3c>
   1caac:	ldr	r3, [sp, #40]	; 0x28
   1cab0:	ldr	r9, [sp, #24]
   1cab4:	ldr	r6, [sp, #48]	; 0x30
   1cab8:	ldr	r2, [sp, #28]
   1cabc:	ldr	r5, [sp, #52]	; 0x34
   1cac0:	mov	r8, #0
   1cac4:	str	r0, [r3]
   1cac8:	ldr	r1, [r3, #20]
   1cacc:	b	1c90c <ftello64@plt+0xb024>
   1cad0:	ldr	r1, [sp, #12]
   1cad4:	mov	r0, #1
   1cad8:	orr	r1, r0, r1, lsl #1
   1cadc:	ldr	r0, [r7, #4]
   1cae0:	lsl	r6, r1, #2
   1cae4:	str	r1, [sp, #12]
   1cae8:	mov	r1, r6
   1caec:	bl	255e8 <ftello64@plt+0x13d00>
   1caf0:	mov	r5, r0
   1caf4:	ldr	r0, [r7, #8]
   1caf8:	mov	r1, r6
   1cafc:	bl	255e8 <ftello64@plt+0x13d00>
   1cb00:	mov	sl, r0
   1cb04:	cmp	r5, #0
   1cb08:	cmpne	sl, #0
   1cb0c:	beq	1d534 <ftello64@plt+0xbc4c>
   1cb10:	ldr	r7, [sp, #40]	; 0x28
   1cb14:	stmib	r7, {r5, sl}
   1cb18:	ldr	r0, [r7, #32]
   1cb1c:	ldr	r6, [sp, #48]	; 0x30
   1cb20:	ldr	r2, [sp, #28]
   1cb24:	b	1ca24 <ftello64@plt+0xb13c>
   1cb28:	ldr	r0, [r6, #40]	; 0x28
   1cb2c:	add	r0, r0, sl
   1cb30:	str	r0, [r6, #40]	; 0x28
   1cb34:	ldr	r0, [sp, #36]	; 0x24
   1cb38:	cmp	r0, #0
   1cb3c:	beq	1cb60 <ftello64@plt+0xb278>
   1cb40:	mov	r0, #0
   1cb44:	add	r1, r4, r0
   1cb48:	add	r0, r0, #16
   1cb4c:	vld1.32	{d16-d17}, [r1]
   1cb50:	cmp	r0, #32
   1cb54:	vmvn	q8, q8
   1cb58:	vst1.32	{d16-d17}, [r1]
   1cb5c:	bne	1cb44 <ftello64@plt+0xb25c>
   1cb60:	ldr	r0, [r5, #92]	; 0x5c
   1cb64:	ldr	r8, [sp, #40]	; 0x28
   1cb68:	cmp	r0, #2
   1cb6c:	blt	1cb94 <ftello64@plt+0xb2ac>
   1cb70:	ldr	r1, [r5, #60]	; 0x3c
   1cb74:	mov	r2, #0
   1cb78:	ldr	r3, [r1, r2, lsl #2]
   1cb7c:	ldr	r7, [r4, r2, lsl #2]
   1cb80:	and	r3, r7, r3
   1cb84:	str	r3, [r4, r2, lsl #2]
   1cb88:	add	r2, r2, #1
   1cb8c:	cmp	r2, #8
   1cb90:	bne	1cb78 <ftello64@plt+0xb290>
   1cb94:	ldr	r1, [r8, #20]
   1cb98:	cmp	r1, #0
   1cb9c:	bne	1cbc4 <ftello64@plt+0xb2dc>
   1cba0:	ldr	r1, [r8, #24]
   1cba4:	cmp	r1, #0
   1cba8:	bne	1cbc4 <ftello64@plt+0xb2dc>
   1cbac:	ldr	r1, [r8, #28]
   1cbb0:	cmp	r1, #0
   1cbb4:	bne	1cbc4 <ftello64@plt+0xb2dc>
   1cbb8:	ldr	r1, [r8, #32]
   1cbbc:	cmp	r1, #0
   1cbc0:	beq	1cd5c <ftello64@plt+0xb474>
   1cbc4:	ldrb	r0, [r5, #88]	; 0x58
   1cbc8:	add	r3, sp, #64	; 0x40
   1cbcc:	mov	r1, #0
   1cbd0:	mov	r2, #0
   1cbd4:	orr	r0, r0, #2
   1cbd8:	strb	r0, [r5, #88]	; 0x58
   1cbdc:	mov	r0, #6
   1cbe0:	str	r8, [sp, #64]	; 0x40
   1cbe4:	str	r0, [sp, #68]	; 0x44
   1cbe8:	mov	r0, r5
   1cbec:	mov	r5, #0
   1cbf0:	bl	1d54c <ftello64@plt+0xbc64>
   1cbf4:	ldr	r6, [sp, #48]	; 0x30
   1cbf8:	cmp	r0, #0
   1cbfc:	beq	1cc80 <ftello64@plt+0xb398>
   1cc00:	mov	r7, r0
   1cc04:	ldr	r0, [r4, r5, lsl #2]
   1cc08:	cmp	r0, #0
   1cc0c:	bne	1cc28 <ftello64@plt+0xb340>
   1cc10:	add	r5, r5, #1
   1cc14:	cmp	r5, #7
   1cc18:	bls	1cc04 <ftello64@plt+0xb31c>
   1cc1c:	mov	r0, r4
   1cc20:	bl	150fc <ftello64@plt+0x3814>
   1cc24:	b	1ce1c <ftello64@plt+0xb534>
   1cc28:	mov	r0, #3
   1cc2c:	str	r4, [sp, #64]	; 0x40
   1cc30:	add	r3, sp, #64	; 0x40
   1cc34:	mov	r1, #0
   1cc38:	mov	r2, #0
   1cc3c:	mov	r5, #0
   1cc40:	str	r0, [sp, #68]	; 0x44
   1cc44:	ldr	r0, [sp, #52]	; 0x34
   1cc48:	bl	1d54c <ftello64@plt+0xbc64>
   1cc4c:	cmp	r0, #0
   1cc50:	beq	1cc80 <ftello64@plt+0xb398>
   1cc54:	mov	r1, r0
   1cc58:	mov	r0, #10
   1cc5c:	sub	r3, fp, #80	; 0x50
   1cc60:	mov	r2, r7
   1cc64:	str	r0, [fp, #-76]	; 0xffffffb4
   1cc68:	ldr	r0, [sp, #52]	; 0x34
   1cc6c:	str	r5, [fp, #-80]	; 0xffffffb0
   1cc70:	bl	1d54c <ftello64@plt+0xbc64>
   1cc74:	mov	r7, r0
   1cc78:	cmp	r0, #0
   1cc7c:	bne	1ce1c <ftello64@plt+0xb534>
   1cc80:	mov	r0, #12
   1cc84:	b	1cdc4 <ftello64@plt+0xb4dc>
   1cc88:	mov	r4, #9
   1cc8c:	mov	r0, #6
   1cc90:	ldr	r5, [sp, #52]	; 0x34
   1cc94:	str	r0, [r7]
   1cc98:	mov	r1, #0
   1cc9c:	mov	r2, #0
   1cca0:	mov	r3, r7
   1cca4:	mov	sl, #0
   1cca8:	mov	r0, r5
   1ccac:	bl	1d54c <ftello64@plt+0xbc64>
   1ccb0:	mov	r8, r0
   1ccb4:	mov	r0, r5
   1ccb8:	mov	r1, #0
   1ccbc:	mov	r2, #0
   1ccc0:	mov	r3, r7
   1ccc4:	str	r4, [r7]
   1ccc8:	bl	1d54c <ftello64@plt+0xbc64>
   1cccc:	mov	r7, r0
   1ccd0:	mov	r0, #10
   1ccd4:	sub	r3, fp, #80	; 0x50
   1ccd8:	mov	r1, r8
   1ccdc:	str	r0, [fp, #-76]	; 0xffffffb4
   1cce0:	mov	r0, r5
   1cce4:	mov	r2, r7
   1cce8:	str	sl, [fp, #-80]	; 0xffffffb0
   1ccec:	bl	1d54c <ftello64@plt+0xbc64>
   1ccf0:	cmp	r8, #0
   1ccf4:	cmpne	r7, #0
   1ccf8:	bne	1cd1c <ftello64@plt+0xb434>
   1ccfc:	mov	r0, #12
   1cd00:	str	r0, [r9]
   1cd04:	b	1d3cc <ftello64@plt+0xbae4>
   1cd08:	mov	r1, #0
   1cd0c:	mov	r2, #0
   1cd10:	mov	r3, r7
   1cd14:	mov	sl, #0
   1cd18:	bl	1d54c <ftello64@plt+0xbc64>
   1cd1c:	mov	r5, r0
   1cd20:	cmp	r0, #0
   1cd24:	beq	1ccfc <ftello64@plt+0xb414>
   1cd28:	ldr	r0, [sp, #28]
   1cd2c:	ldr	r2, [sp, #44]	; 0x2c
   1cd30:	mov	r1, r6
   1cd34:	bl	1b718 <ftello64@plt+0x9e30>
   1cd38:	ldr	r1, [r6, #40]	; 0x28
   1cd3c:	mov	sl, r5
   1cd40:	add	r0, r1, r0
   1cd44:	str	r0, [r6, #40]	; 0x28
   1cd48:	b	1d3cc <ftello64@plt+0xbae4>
   1cd4c:	mov	r6, r5
   1cd50:	b	1ce48 <ftello64@plt+0xb560>
   1cd54:	mov	r6, r5
   1cd58:	b	1ce40 <ftello64@plt+0xb558>
   1cd5c:	cmp	r0, #2
   1cd60:	blt	1cd7c <ftello64@plt+0xb494>
   1cd64:	ldr	r0, [r8, #36]	; 0x24
   1cd68:	cmp	r0, #0
   1cd6c:	bne	1cbc4 <ftello64@plt+0xb2dc>
   1cd70:	ldrb	r0, [r8, #16]
   1cd74:	tst	r0, #1
   1cd78:	bne	1cbc4 <ftello64@plt+0xb2dc>
   1cd7c:	mov	r0, r8
   1cd80:	bl	1abf4 <ftello64@plt+0x930c>
   1cd84:	mov	r0, #3
   1cd88:	str	r4, [sp, #64]	; 0x40
   1cd8c:	add	r3, sp, #64	; 0x40
   1cd90:	mov	r1, #0
   1cd94:	mov	r2, #0
   1cd98:	str	r0, [sp, #68]	; 0x44
   1cd9c:	mov	r0, r5
   1cda0:	bl	1d54c <ftello64@plt+0xbc64>
   1cda4:	ldr	r6, [sp, #48]	; 0x30
   1cda8:	b	1cc74 <ftello64@plt+0xb38c>
   1cdac:	mov	sl, r0
   1cdb0:	b	1cdb8 <ftello64@plt+0xb4d0>
   1cdb4:	mov	sl, #7
   1cdb8:	str	r9, [sp, #24]
   1cdbc:	b	1cdf8 <ftello64@plt+0xb510>
   1cdc0:	mov	r0, #2
   1cdc4:	str	r0, [r9]
   1cdc8:	b	1ce08 <ftello64@plt+0xb520>
   1cdcc:	mov	r0, #6
   1cdd0:	b	1cd00 <ftello64@plt+0xb418>
   1cdd4:	mov	r0, r4
   1cdd8:	bl	150fc <ftello64@plt+0x3814>
   1cddc:	mov	r0, r8
   1cde0:	bl	150fc <ftello64@plt+0x3814>
   1cde4:	mov	r0, #12
   1cde8:	str	r0, [r9]
   1cdec:	b	1ce1c <ftello64@plt+0xb534>
   1cdf0:	str	r9, [sp, #24]
   1cdf4:	mov	sl, #3
   1cdf8:	ldr	r9, [sp, #24]
   1cdfc:	ldr	r6, [sp, #48]	; 0x30
   1ce00:	str	sl, [r9]
   1ce04:	ldr	r8, [sp, #40]	; 0x28
   1ce08:	mov	r0, r4
   1ce0c:	bl	150fc <ftello64@plt+0x3814>
   1ce10:	mov	r0, r8
   1ce14:	bl	1abf4 <ftello64@plt+0x930c>
   1ce18:	mov	r7, #0
   1ce1c:	mov	r4, r7
   1ce20:	cmp	r7, #0
   1ce24:	bne	1ce40 <ftello64@plt+0xb558>
   1ce28:	ldr	r0, [r9]
   1ce2c:	ldr	r2, [sp, #44]	; 0x2c
   1ce30:	ldr	r3, [sp, #28]
   1ce34:	cmp	r0, #0
   1ce38:	beq	1ce48 <ftello64@plt+0xb560>
   1ce3c:	b	1d3c8 <ftello64@plt+0xbae0>
   1ce40:	ldr	r2, [sp, #44]	; 0x2c
   1ce44:	ldr	r3, [sp, #28]
   1ce48:	mov	r0, r3
   1ce4c:	mov	r1, r6
   1ce50:	str	r9, [sp, #24]
   1ce54:	bl	1b718 <ftello64@plt+0x9e30>
   1ce58:	ldr	r1, [r6, #40]	; 0x28
   1ce5c:	ldr	r2, [sp, #44]	; 0x2c
   1ce60:	ldr	r3, [sp, #28]
   1ce64:	sub	r7, fp, #80	; 0x50
   1ce68:	add	r0, r1, r0
   1ce6c:	str	r0, [r6, #40]	; 0x28
   1ce70:	and	r0, r2, #2097152	; 0x200000
   1ce74:	str	r0, [sp, #20]
   1ce78:	and	r0, r2, #16777216	; 0x1000000
   1ce7c:	str	r0, [sp, #32]
   1ce80:	ldrb	r0, [r3, #4]
   1ce84:	cmp	r0, #23
   1ce88:	bhi	1d35c <ftello64@plt+0xba74>
   1ce8c:	movw	r6, #2048	; 0x800
   1ce90:	mov	r1, #1
   1ce94:	movt	r6, #140	; 0x8c
   1ce98:	tst	r6, r1, lsl r0
   1ce9c:	beq	1d35c <ftello64@plt+0xba74>
   1cea0:	cmp	r0, #23
   1cea4:	bne	1cefc <ftello64@plt+0xb614>
   1cea8:	ldr	r0, [sp, #48]	; 0x30
   1ceac:	ldr	sl, [r3]
   1ceb0:	ldr	r8, [r3, #4]
   1ceb4:	mov	r1, r3
   1ceb8:	mov	r5, r3
   1cebc:	ldr	r9, [r0, #40]	; 0x28
   1cec0:	bl	1e4c8 <ftello64@plt+0xcbe0>
   1cec4:	cmn	r0, #1
   1cec8:	bne	1cf18 <ftello64@plt+0xb630>
   1cecc:	ldrb	r0, [r5, #4]
   1ced0:	mov	r3, r5
   1ced4:	cmp	r0, #1
   1ced8:	ldrbeq	r1, [r3]
   1cedc:	cmpeq	r1, #44	; 0x2c
   1cee0:	beq	1cf80 <ftello64@plt+0xb698>
   1cee4:	ldr	r0, [sp, #24]
   1cee8:	ldr	r2, [sp, #44]	; 0x2c
   1ceec:	mov	r1, #10
   1cef0:	mov	r5, #0
   1cef4:	str	r1, [r0]
   1cef8:	b	1d2d0 <ftello64@plt+0xb9e8>
   1cefc:	cmp	r0, #19
   1cf00:	sub	r0, r0, #18
   1cf04:	mvn	sl, #0
   1cf08:	clz	r0, r0
   1cf0c:	movweq	sl, #1
   1cf10:	lsr	r6, r0, #5
   1cf14:	b	1cfe0 <ftello64@plt+0xb6f8>
   1cf18:	str	sl, [sp, #40]	; 0x28
   1cf1c:	mov	r6, r0
   1cf20:	cmn	r0, #2
   1cf24:	mov	r3, r5
   1cf28:	ldr	r2, [sp, #44]	; 0x2c
   1cf2c:	beq	1cf54 <ftello64@plt+0xb66c>
   1cf30:	ldr	r0, [r3, #4]
   1cf34:	uxtb	r0, r0
   1cf38:	mov	sl, r6
   1cf3c:	cmp	r0, #24
   1cf40:	beq	1cfb0 <ftello64@plt+0xb6c8>
   1cf44:	cmp	r0, #1
   1cf48:	ldrbeq	r0, [r3]
   1cf4c:	cmpeq	r0, #44	; 0x2c
   1cf50:	beq	1cf90 <ftello64@plt+0xb6a8>
   1cf54:	ldr	r0, [sp, #20]
   1cf58:	cmp	r0, #0
   1cf5c:	beq	1d328 <ftello64@plt+0xba40>
   1cf60:	ldr	r0, [sp, #48]	; 0x30
   1cf64:	mov	r5, r4
   1cf68:	str	r9, [r0, #40]	; 0x28
   1cf6c:	mov	r0, #1
   1cf70:	bfi	r8, r0, #0, #8
   1cf74:	ldr	r0, [sp, #40]	; 0x28
   1cf78:	stm	r3, {r0, r8}
   1cf7c:	b	1d2d0 <ftello64@plt+0xb9e8>
   1cf80:	str	sl, [sp, #40]	; 0x28
   1cf84:	mov	r6, #0
   1cf88:	ldr	r2, [sp, #44]	; 0x2c
   1cf8c:	b	1cf34 <ftello64@plt+0xb64c>
   1cf90:	ldr	r0, [sp, #48]	; 0x30
   1cf94:	mov	r1, r3
   1cf98:	bl	1e4c8 <ftello64@plt+0xcbe0>
   1cf9c:	ldr	r3, [sp, #28]
   1cfa0:	ldr	r2, [sp, #44]	; 0x2c
   1cfa4:	mov	sl, r0
   1cfa8:	cmn	r0, #2
   1cfac:	beq	1cf54 <ftello64@plt+0xb66c>
   1cfb0:	cmn	sl, #1
   1cfb4:	beq	1cfc0 <ftello64@plt+0xb6d8>
   1cfb8:	cmp	r6, sl
   1cfbc:	bgt	1d31c <ftello64@plt+0xba34>
   1cfc0:	ldrb	r0, [r3, #4]
   1cfc4:	cmp	r0, #24
   1cfc8:	bne	1d31c <ftello64@plt+0xba34>
   1cfcc:	cmn	sl, #1
   1cfd0:	mov	r0, sl
   1cfd4:	moveq	r0, r6
   1cfd8:	cmp	r0, #32768	; 0x8000
   1cfdc:	bge	1d348 <ftello64@plt+0xba60>
   1cfe0:	ldr	r5, [sp, #48]	; 0x30
   1cfe4:	mov	r0, r3
   1cfe8:	mov	r1, r5
   1cfec:	bl	1b718 <ftello64@plt+0x9e30>
   1cff0:	ldr	r1, [r5, #40]	; 0x28
   1cff4:	cmp	r4, #0
   1cff8:	add	r0, r1, r0
   1cffc:	str	r0, [r5, #40]	; 0x28
   1d000:	mov	r5, #0
   1d004:	beq	1d208 <ftello64@plt+0xb920>
   1d008:	orrs	r0, sl, r6
   1d00c:	beq	1d1b4 <ftello64@plt+0xb8cc>
   1d010:	mov	r0, #0
   1d014:	cmp	r6, #1
   1d018:	mov	r8, r4
   1d01c:	str	r0, [sp, #40]	; 0x28
   1d020:	str	r4, [sp, #36]	; 0x24
   1d024:	mov	r4, #10
   1d028:	bge	1d214 <ftello64@plt+0xb92c>
   1d02c:	ldrb	r0, [r8, #24]
   1d030:	cmp	r0, #17
   1d034:	ldr	r0, [sp, #52]	; 0x34
   1d038:	bne	1d0a8 <ftello64@plt+0xb7c0>
   1d03c:	ldr	r5, [r8, #20]
   1d040:	mov	r2, r8
   1d044:	mov	r1, r2
   1d048:	ldr	r2, [r2, #4]
   1d04c:	cmp	r2, #0
   1d050:	bne	1d044 <ftello64@plt+0xb75c>
   1d054:	ldr	r2, [r1, #8]
   1d058:	cmp	r2, #0
   1d05c:	bne	1d044 <ftello64@plt+0xb75c>
   1d060:	ldr	r2, [r1, #24]
   1d064:	uxtb	r3, r2
   1d068:	cmp	r3, #17
   1d06c:	ldreq	r3, [r1, #20]
   1d070:	cmpeq	r3, r5
   1d074:	orreq	r2, r2, #524288	; 0x80000
   1d078:	streq	r2, [r1, #24]
   1d07c:	ldr	r3, [r1]
   1d080:	cmp	r3, #0
   1d084:	beq	1d0a8 <ftello64@plt+0xb7c0>
   1d088:	ldr	r2, [r3, #8]
   1d08c:	cmp	r2, r1
   1d090:	mov	r1, r3
   1d094:	beq	1d060 <ftello64@plt+0xb778>
   1d098:	cmp	r2, #0
   1d09c:	mov	r1, r3
   1d0a0:	beq	1d060 <ftello64@plt+0xb778>
   1d0a4:	b	1d044 <ftello64@plt+0xb75c>
   1d0a8:	mov	r1, #0
   1d0ac:	cmn	sl, #1
   1d0b0:	mov	r2, #0
   1d0b4:	mov	r3, r7
   1d0b8:	str	r1, [fp, #-80]	; 0xffffffb0
   1d0bc:	mov	r1, #10
   1d0c0:	movweq	r1, #11
   1d0c4:	str	r1, [fp, #-76]	; 0xffffffb4
   1d0c8:	mov	r1, r8
   1d0cc:	bl	1d54c <ftello64@plt+0xbc64>
   1d0d0:	cmp	r0, #0
   1d0d4:	beq	1d2b4 <ftello64@plt+0xb9cc>
   1d0d8:	mov	r5, r0
   1d0dc:	add	r0, r6, #2
   1d0e0:	cmp	r0, sl
   1d0e4:	ble	1d11c <ftello64@plt+0xb834>
   1d0e8:	ldr	r1, [sp, #40]	; 0x28
   1d0ec:	cmp	r1, #0
   1d0f0:	beq	1d1a0 <ftello64@plt+0xb8b8>
   1d0f4:	mov	r0, #16
   1d0f8:	mov	r2, r5
   1d0fc:	mov	r3, r7
   1d100:	str	r0, [fp, #-76]	; 0xffffffb4
   1d104:	mov	r0, #0
   1d108:	str	r0, [fp, #-80]	; 0xffffffb0
   1d10c:	ldr	r0, [sp, #52]	; 0x34
   1d110:	bl	1d54c <ftello64@plt+0xbc64>
   1d114:	mov	r5, r0
   1d118:	b	1d2c4 <ftello64@plt+0xb9dc>
   1d11c:	add	r6, r6, #1
   1d120:	ldr	r9, [sp, #52]	; 0x34
   1d124:	mov	r0, r8
   1d128:	mov	r1, r9
   1d12c:	bl	1e580 <ftello64@plt+0xcc98>
   1d130:	mov	r8, r0
   1d134:	mov	r0, #16
   1d138:	mov	r1, r5
   1d13c:	mov	r3, r7
   1d140:	str	r0, [fp, #-76]	; 0xffffffb4
   1d144:	mov	r0, #0
   1d148:	mov	r2, r8
   1d14c:	str	r0, [fp, #-80]	; 0xffffffb0
   1d150:	mov	r0, r9
   1d154:	bl	1d54c <ftello64@plt+0xbc64>
   1d158:	cmp	r8, #0
   1d15c:	movne	r1, r0
   1d160:	cmpne	r0, #0
   1d164:	beq	1d2b4 <ftello64@plt+0xb9cc>
   1d168:	mov	r0, #0
   1d16c:	str	r4, [fp, #-76]	; 0xffffffb4
   1d170:	mov	r2, #0
   1d174:	mov	r3, r7
   1d178:	str	r0, [fp, #-80]	; 0xffffffb0
   1d17c:	ldr	r0, [sp, #52]	; 0x34
   1d180:	bl	1d54c <ftello64@plt+0xbc64>
   1d184:	cmp	r0, #0
   1d188:	beq	1d2b4 <ftello64@plt+0xb9cc>
   1d18c:	add	r6, r6, #1
   1d190:	mov	r5, r0
   1d194:	cmp	r6, sl
   1d198:	blt	1d120 <ftello64@plt+0xb838>
   1d19c:	b	1d0e8 <ftello64@plt+0xb800>
   1d1a0:	ldr	r2, [sp, #44]	; 0x2c
   1d1a4:	ldr	r3, [sp, #28]
   1d1a8:	clz	r0, r5
   1d1ac:	lsr	r0, r0, #5
   1d1b0:	b	1d2f0 <ftello64@plt+0xba08>
   1d1b4:	mov	r0, r4
   1d1b8:	mov	r6, r0
   1d1bc:	ldr	r0, [r0, #4]
   1d1c0:	cmp	r0, #0
   1d1c4:	bne	1d1b8 <ftello64@plt+0xb8d0>
   1d1c8:	ldr	r0, [r6, #8]
   1d1cc:	cmp	r0, #0
   1d1d0:	bne	1d1b8 <ftello64@plt+0xb8d0>
   1d1d4:	add	r0, r6, #20
   1d1d8:	bl	1ab64 <ftello64@plt+0x927c>
   1d1dc:	ldr	r1, [r6]
   1d1e0:	cmp	r1, #0
   1d1e4:	beq	1d208 <ftello64@plt+0xb920>
   1d1e8:	ldr	r0, [r1, #8]
   1d1ec:	cmp	r0, r6
   1d1f0:	mov	r6, r1
   1d1f4:	beq	1d1d4 <ftello64@plt+0xb8ec>
   1d1f8:	cmp	r0, #0
   1d1fc:	mov	r6, r1
   1d200:	beq	1d1d4 <ftello64@plt+0xb8ec>
   1d204:	b	1d1b8 <ftello64@plt+0xb8d0>
   1d208:	ldr	r2, [sp, #44]	; 0x2c
   1d20c:	ldr	r3, [sp, #28]
   1d210:	b	1d2d0 <ftello64@plt+0xb9e8>
   1d214:	ldr	r9, [sp, #36]	; 0x24
   1d218:	str	r9, [sp, #40]	; 0x28
   1d21c:	beq	1d288 <ftello64@plt+0xb9a0>
   1d220:	ldr	r0, [sp, #36]	; 0x24
   1d224:	mov	r5, #1
   1d228:	mov	r9, r0
   1d22c:	str	r0, [sp, #40]	; 0x28
   1d230:	ldr	r8, [sp, #52]	; 0x34
   1d234:	mov	r0, r9
   1d238:	mov	r1, r8
   1d23c:	bl	1e580 <ftello64@plt+0xcc98>
   1d240:	ldr	r1, [sp, #40]	; 0x28
   1d244:	mov	r9, r0
   1d248:	mov	r0, #16
   1d24c:	mov	r3, r7
   1d250:	str	r0, [fp, #-76]	; 0xffffffb4
   1d254:	mov	r0, #0
   1d258:	mov	r2, r9
   1d25c:	str	r0, [fp, #-80]	; 0xffffffb0
   1d260:	mov	r0, r8
   1d264:	bl	1d54c <ftello64@plt+0xbc64>
   1d268:	str	r0, [sp, #40]	; 0x28
   1d26c:	cmp	r9, #0
   1d270:	ldrne	r0, [sp, #40]	; 0x28
   1d274:	cmpne	r0, #0
   1d278:	beq	1d2b4 <ftello64@plt+0xb9cc>
   1d27c:	add	r5, r5, #1
   1d280:	cmp	r5, r6
   1d284:	blt	1d230 <ftello64@plt+0xb948>
   1d288:	cmp	r6, sl
   1d28c:	bne	1d29c <ftello64@plt+0xb9b4>
   1d290:	ldr	r2, [sp, #44]	; 0x2c
   1d294:	ldr	r5, [sp, #40]	; 0x28
   1d298:	b	1d1a4 <ftello64@plt+0xb8bc>
   1d29c:	ldr	r1, [sp, #52]	; 0x34
   1d2a0:	mov	r0, r9
   1d2a4:	bl	1e580 <ftello64@plt+0xcc98>
   1d2a8:	mov	r8, r0
   1d2ac:	cmp	r0, #0
   1d2b0:	bne	1d02c <ftello64@plt+0xb744>
   1d2b4:	ldr	r0, [sp, #24]
   1d2b8:	mov	r1, #12
   1d2bc:	mov	r5, #0
   1d2c0:	str	r1, [r0]
   1d2c4:	ldr	r2, [sp, #44]	; 0x2c
   1d2c8:	ldr	r3, [sp, #28]
   1d2cc:	ldr	r4, [sp, #36]	; 0x24
   1d2d0:	clz	r0, r5
   1d2d4:	cmp	r5, #0
   1d2d8:	lsr	r0, r0, #5
   1d2dc:	bne	1d2f0 <ftello64@plt+0xba08>
   1d2e0:	ldr	r1, [sp, #24]
   1d2e4:	ldr	r1, [r1]
   1d2e8:	cmp	r1, #0
   1d2ec:	bne	1d3d8 <ftello64@plt+0xbaf0>
   1d2f0:	ldr	r1, [sp, #32]
   1d2f4:	mov	r4, r5
   1d2f8:	cmp	r1, #0
   1d2fc:	beq	1ce80 <ftello64@plt+0xb598>
   1d300:	ldrb	r1, [r3, #4]
   1d304:	cmp	r1, #23
   1d308:	beq	1d364 <ftello64@plt+0xba7c>
   1d30c:	cmp	r1, #11
   1d310:	mov	r4, r5
   1d314:	bne	1ce80 <ftello64@plt+0xb598>
   1d318:	b	1d364 <ftello64@plt+0xba7c>
   1d31c:	ldr	r0, [sp, #24]
   1d320:	mov	r1, #10
   1d324:	b	1d350 <ftello64@plt+0xba68>
   1d328:	ldrb	r0, [r3, #4]
   1d32c:	ldr	r1, [sp, #24]
   1d330:	mov	r5, #0
   1d334:	cmp	r0, #2
   1d338:	mov	r0, #10
   1d33c:	movweq	r0, #9
   1d340:	str	r0, [r1]
   1d344:	b	1d2d0 <ftello64@plt+0xb9e8>
   1d348:	ldr	r0, [sp, #24]
   1d34c:	mov	r1, #15
   1d350:	str	r1, [r0]
   1d354:	mov	r5, #0
   1d358:	b	1d2d0 <ftello64@plt+0xb9e8>
   1d35c:	mov	sl, r4
   1d360:	b	1d3cc <ftello64@plt+0xbae4>
   1d364:	cmp	r0, #0
   1d368:	bne	1d3bc <ftello64@plt+0xbad4>
   1d36c:	mov	r4, r5
   1d370:	ldr	r5, [r5, #4]
   1d374:	cmp	r5, #0
   1d378:	bne	1d36c <ftello64@plt+0xba84>
   1d37c:	ldr	r5, [r4, #8]
   1d380:	cmp	r5, #0
   1d384:	bne	1d36c <ftello64@plt+0xba84>
   1d388:	add	r0, r4, #20
   1d38c:	bl	1ab64 <ftello64@plt+0x927c>
   1d390:	ldr	r0, [r4]
   1d394:	cmp	r0, #0
   1d398:	beq	1d3bc <ftello64@plt+0xbad4>
   1d39c:	ldr	r5, [r0, #8]
   1d3a0:	cmp	r5, r4
   1d3a4:	mov	r4, r0
   1d3a8:	beq	1d388 <ftello64@plt+0xbaa0>
   1d3ac:	cmp	r5, #0
   1d3b0:	mov	r4, r0
   1d3b4:	beq	1d388 <ftello64@plt+0xbaa0>
   1d3b8:	b	1d36c <ftello64@plt+0xba84>
   1d3bc:	ldr	r1, [sp, #24]
   1d3c0:	mov	r0, #13
   1d3c4:	str	r0, [r1]
   1d3c8:	mov	sl, #0
   1d3cc:	mov	r0, sl
   1d3d0:	sub	sp, fp, #28
   1d3d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d3d8:	mov	sl, #0
   1d3dc:	cmp	r4, #0
   1d3e0:	beq	1d3cc <ftello64@plt+0xbae4>
   1d3e4:	mov	r5, r4
   1d3e8:	ldr	r4, [r4, #4]
   1d3ec:	cmp	r4, #0
   1d3f0:	bne	1d3e4 <ftello64@plt+0xbafc>
   1d3f4:	ldr	r4, [r5, #8]
   1d3f8:	cmp	r4, #0
   1d3fc:	bne	1d3e4 <ftello64@plt+0xbafc>
   1d400:	add	r0, r5, #20
   1d404:	bl	1ab64 <ftello64@plt+0x927c>
   1d408:	ldr	r0, [r5]
   1d40c:	cmp	r0, #0
   1d410:	beq	1d3cc <ftello64@plt+0xbae4>
   1d414:	ldr	r4, [r0, #8]
   1d418:	cmp	r4, r5
   1d41c:	mov	r5, r0
   1d420:	beq	1d400 <ftello64@plt+0xbb18>
   1d424:	cmp	r4, #0
   1d428:	mov	r5, r0
   1d42c:	beq	1d400 <ftello64@plt+0xbb18>
   1d430:	b	1d3e4 <ftello64@plt+0xbafc>
   1d434:	mov	r4, #0
   1d438:	mov	r8, #0
   1d43c:	b	1d448 <ftello64@plt+0xbb60>
   1d440:	mov	r8, #4
   1d444:	mov	r4, #128	; 0x80
   1d448:	bl	1172c <__ctype_b_loc@plt>
   1d44c:	ldr	r0, [r0]
   1d450:	ldr	r7, [sp, #28]
   1d454:	mov	r1, #1
   1d458:	add	r5, r0, r4, lsl #1
   1d45c:	ldr	r0, [sp, #52]	; 0x34
   1d460:	mov	r3, #0
   1d464:	add	r0, r0, r8, lsl #2
   1d468:	add	r2, r0, #96	; 0x60
   1d46c:	mov	r0, r5
   1d470:	add	r6, r4, r3
   1d474:	cmp	r6, #95	; 0x5f
   1d478:	beq	1d488 <ftello64@plt+0xbba0>
   1d47c:	ldrh	r6, [r0]
   1d480:	ands	r6, r6, #8
   1d484:	beq	1d494 <ftello64@plt+0xbbac>
   1d488:	ldr	r6, [r2]
   1d48c:	orr	r6, r6, r1, lsl r3
   1d490:	str	r6, [r2]
   1d494:	add	r3, r3, #1
   1d498:	add	r0, r0, #2
   1d49c:	cmp	r3, #32
   1d4a0:	bne	1d470 <ftello64@plt+0xbb88>
   1d4a4:	add	r8, r8, #1
   1d4a8:	add	r5, r5, #64	; 0x40
   1d4ac:	add	r4, r4, #32
   1d4b0:	cmp	r8, #8
   1d4b4:	bne	1d45c <ftello64@plt+0xbb74>
   1d4b8:	b	1c3c8 <ftello64@plt+0xaae0>
   1d4bc:	cmp	r1, #0
   1d4c0:	beq	1d514 <ftello64@plt+0xbc2c>
   1d4c4:	mov	r5, r1
   1d4c8:	ldr	r1, [r1, #4]
   1d4cc:	cmp	r1, #0
   1d4d0:	bne	1d4c4 <ftello64@plt+0xbbdc>
   1d4d4:	ldr	r1, [r5, #8]
   1d4d8:	cmp	r1, #0
   1d4dc:	bne	1d4c4 <ftello64@plt+0xbbdc>
   1d4e0:	add	r0, r5, #20
   1d4e4:	bl	1ab64 <ftello64@plt+0x927c>
   1d4e8:	ldr	r0, [r5]
   1d4ec:	cmp	r0, #0
   1d4f0:	beq	1d514 <ftello64@plt+0xbc2c>
   1d4f4:	ldr	r1, [r0, #8]
   1d4f8:	cmp	r1, r5
   1d4fc:	mov	r5, r0
   1d500:	beq	1d4e0 <ftello64@plt+0xbbf8>
   1d504:	cmp	r1, #0
   1d508:	mov	r5, r0
   1d50c:	beq	1d4e0 <ftello64@plt+0xbbf8>
   1d510:	b	1d4c4 <ftello64@plt+0xbbdc>
   1d514:	mov	r0, #8
   1d518:	b	1cd00 <ftello64@plt+0xb418>
   1d51c:	mov	sl, r0
   1d520:	b	1cdf8 <ftello64@plt+0xb510>
   1d524:	ldr	r9, [sp, #24]
   1d528:	ldr	r6, [sp, #48]	; 0x30
   1d52c:	ldr	r8, [sp, #40]	; 0x28
   1d530:	b	1cc80 <ftello64@plt+0xb398>
   1d534:	mov	r0, r5
   1d538:	bl	150fc <ftello64@plt+0x3814>
   1d53c:	mov	r0, sl
   1d540:	bl	150fc <ftello64@plt+0x3814>
   1d544:	mov	sl, #12
   1d548:	b	1cdf8 <ftello64@plt+0xb510>
   1d54c:	push	{r4, r5, r6, r7, fp, lr}
   1d550:	add	fp, sp, #16
   1d554:	mov	r5, r1
   1d558:	ldr	r1, [r0, #64]	; 0x40
   1d55c:	mov	r6, r3
   1d560:	mov	r4, r2
   1d564:	mov	r7, r0
   1d568:	cmp	r1, #31
   1d56c:	beq	1d5c4 <ftello64@plt+0xbcdc>
   1d570:	ldr	r0, [r7, #56]	; 0x38
   1d574:	add	r2, r1, #1
   1d578:	add	r0, r0, r1, lsl #5
   1d57c:	mov	r1, #0
   1d580:	cmp	r5, #0
   1d584:	str	r2, [r7, #64]	; 0x40
   1d588:	str	r1, [r0, #4]!
   1d58c:	str	r5, [r0, #4]
   1d590:	str	r4, [r0, #8]
   1d594:	ldm	r6, {r2, r3}
   1d598:	str	r1, [r0, #12]
   1d59c:	str	r1, [r0, #16]
   1d5a0:	mvn	r1, #0
   1d5a4:	str	r1, [r0, #28]
   1d5a8:	bic	r1, r3, #786432	; 0xc0000
   1d5ac:	str	r2, [r0, #20]
   1d5b0:	str	r1, [r0, #24]
   1d5b4:	strne	r0, [r5]
   1d5b8:	cmp	r4, #0
   1d5bc:	strne	r0, [r4]
   1d5c0:	pop	{r4, r5, r6, r7, fp, pc}
   1d5c4:	mov	r0, #996	; 0x3e4
   1d5c8:	bl	255b8 <ftello64@plt+0x13cd0>
   1d5cc:	cmp	r0, #0
   1d5d0:	moveq	r0, #0
   1d5d4:	popeq	{r4, r5, r6, r7, fp, pc}
   1d5d8:	ldr	r1, [r7, #56]	; 0x38
   1d5dc:	str	r1, [r0]
   1d5e0:	mov	r1, #0
   1d5e4:	str	r1, [r7, #64]	; 0x40
   1d5e8:	str	r0, [r7, #56]	; 0x38
   1d5ec:	b	1d574 <ftello64@plt+0xbc8c>
   1d5f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d5f4:	add	fp, sp, #28
   1d5f8:	sub	sp, sp, #28
   1d5fc:	mov	sl, r1
   1d600:	mov	r9, r0
   1d604:	mov	r7, #0
   1d608:	mov	r0, #32
   1d60c:	mov	r1, #1
   1d610:	mov	r8, r3
   1d614:	mov	r4, r2
   1d618:	str	r7, [sp, #16]
   1d61c:	bl	25564 <ftello64@plt+0x13c7c>
   1d620:	ldr	r1, [fp, #12]
   1d624:	cmp	r0, #0
   1d628:	beq	1d7d8 <ftello64@plt+0xbef0>
   1d62c:	mov	r5, r0
   1d630:	mov	r0, #40	; 0x28
   1d634:	mov	r1, #1
   1d638:	bl	25564 <ftello64@plt+0x13c7c>
   1d63c:	cmp	r0, #0
   1d640:	beq	1d7e0 <ftello64@plt+0xbef8>
   1d644:	mov	r6, r0
   1d648:	ldrb	r0, [r0, #16]
   1d64c:	ldr	r1, [fp, #8]
   1d650:	mov	r7, #0
   1d654:	add	r3, sp, #16
   1d658:	mov	r2, r6
   1d65c:	and	r0, r0, #254	; 0xfe
   1d660:	orr	r0, r0, r1
   1d664:	mov	r1, r5
   1d668:	strb	r0, [r6, #16]
   1d66c:	mov	r0, sl
   1d670:	stm	sp, {r4, r7}
   1d674:	bl	1dc3c <ftello64@plt+0xc354>
   1d678:	cmp	r0, #0
   1d67c:	bne	1d7fc <ftello64@plt+0xbf14>
   1d680:	ldrb	r0, [r8]
   1d684:	cmp	r0, #0
   1d688:	beq	1d6b4 <ftello64@plt+0xbdcc>
   1d68c:	add	r1, r8, #1
   1d690:	mov	r2, #1
   1d694:	ubfx	r3, r0, #5, #3
   1d698:	and	r0, r0, #31
   1d69c:	ldr	r7, [r5, r3, lsl #2]
   1d6a0:	orr	r0, r7, r2, lsl r0
   1d6a4:	str	r0, [r5, r3, lsl #2]
   1d6a8:	ldrb	r0, [r1], #1
   1d6ac:	cmp	r0, #0
   1d6b0:	bne	1d694 <ftello64@plt+0xbdac>
   1d6b4:	ldr	r0, [fp, #8]
   1d6b8:	cmp	r0, #0
   1d6bc:	beq	1d6e0 <ftello64@plt+0xbdf8>
   1d6c0:	mov	r0, #0
   1d6c4:	add	r1, r5, r0
   1d6c8:	add	r0, r0, #16
   1d6cc:	vld1.32	{d16-d17}, [r1]
   1d6d0:	cmp	r0, #32
   1d6d4:	vmvn	q8, q8
   1d6d8:	vst1.32	{d16-d17}, [r1]
   1d6dc:	bne	1d6c4 <ftello64@plt+0xbddc>
   1d6e0:	ldr	r0, [r9, #92]	; 0x5c
   1d6e4:	cmp	r0, #2
   1d6e8:	blt	1d710 <ftello64@plt+0xbe28>
   1d6ec:	ldr	r0, [r9, #60]	; 0x3c
   1d6f0:	mov	r1, #0
   1d6f4:	ldr	r2, [r0, r1, lsl #2]
   1d6f8:	ldr	r3, [r5, r1, lsl #2]
   1d6fc:	and	r2, r3, r2
   1d700:	str	r2, [r5, r1, lsl #2]
   1d704:	add	r1, r1, #1
   1d708:	cmp	r1, #8
   1d70c:	bne	1d6f4 <ftello64@plt+0xbe0c>
   1d710:	mov	r0, #3
   1d714:	add	r3, sp, #8
   1d718:	mov	r1, #0
   1d71c:	mov	r2, #0
   1d720:	mov	r7, #0
   1d724:	str	r0, [sp, #12]
   1d728:	mov	r0, r9
   1d72c:	str	r5, [sp, #8]
   1d730:	bl	1d54c <ftello64@plt+0xbc64>
   1d734:	cmp	r0, #0
   1d738:	beq	1d7c4 <ftello64@plt+0xbedc>
   1d73c:	mov	r4, r0
   1d740:	ldr	r0, [r9, #92]	; 0x5c
   1d744:	cmp	r0, #2
   1d748:	blt	1d7ac <ftello64@plt+0xbec4>
   1d74c:	mov	r0, #6
   1d750:	str	r6, [sp, #8]
   1d754:	add	r3, sp, #8
   1d758:	mov	r1, #0
   1d75c:	mov	r2, #0
   1d760:	mov	r8, #0
   1d764:	str	r0, [sp, #12]
   1d768:	ldrb	r0, [r9, #88]	; 0x58
   1d76c:	orr	r0, r0, #2
   1d770:	strb	r0, [r9, #88]	; 0x58
   1d774:	mov	r0, r9
   1d778:	bl	1d54c <ftello64@plt+0xbc64>
   1d77c:	cmp	r0, #0
   1d780:	beq	1d7c4 <ftello64@plt+0xbedc>
   1d784:	mov	r2, r0
   1d788:	mov	r0, #10
   1d78c:	add	r3, sp, #20
   1d790:	mov	r1, r4
   1d794:	str	r0, [sp, #24]
   1d798:	mov	r0, r9
   1d79c:	str	r8, [sp, #20]
   1d7a0:	bl	1d54c <ftello64@plt+0xbc64>
   1d7a4:	mov	r7, r0
   1d7a8:	b	1d7b8 <ftello64@plt+0xbed0>
   1d7ac:	mov	r0, r6
   1d7b0:	bl	1abf4 <ftello64@plt+0x930c>
   1d7b4:	mov	r7, r4
   1d7b8:	mov	r0, r7
   1d7bc:	sub	sp, fp, #28
   1d7c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d7c4:	mov	r0, r5
   1d7c8:	bl	150fc <ftello64@plt+0x3814>
   1d7cc:	mov	r0, r6
   1d7d0:	bl	1abf4 <ftello64@plt+0x930c>
   1d7d4:	ldr	r1, [fp, #12]
   1d7d8:	mov	r0, #12
   1d7dc:	b	1d7f4 <ftello64@plt+0xbf0c>
   1d7e0:	mov	r0, r5
   1d7e4:	bl	150fc <ftello64@plt+0x3814>
   1d7e8:	ldr	r1, [fp, #12]
   1d7ec:	mov	r0, #12
   1d7f0:	mov	r7, #0
   1d7f4:	str	r0, [r1]
   1d7f8:	b	1d7b8 <ftello64@plt+0xbed0>
   1d7fc:	mov	r4, r0
   1d800:	mov	r0, r5
   1d804:	bl	150fc <ftello64@plt+0x3814>
   1d808:	mov	r0, r6
   1d80c:	bl	1abf4 <ftello64@plt+0x930c>
   1d810:	ldr	r0, [fp, #12]
   1d814:	str	r4, [r0]
   1d818:	b	1d7b8 <ftello64@plt+0xbed0>
   1d81c:	push	{fp, lr}
   1d820:	mov	fp, sp
   1d824:	ldr	ip, [r1, #40]	; 0x28
   1d828:	ldr	r3, [r1, #56]	; 0x38
   1d82c:	cmp	r3, ip
   1d830:	ble	1d8ac <ftello64@plt+0xbfc4>
   1d834:	ldr	r3, [r1, #4]
   1d838:	ldrb	lr, [r3, ip]
   1d83c:	strb	lr, [r0]
   1d840:	ldr	r3, [r1, #80]	; 0x50
   1d844:	cmp	r3, #2
   1d848:	blt	1d86c <ftello64@plt+0xbf84>
   1d84c:	ldr	r3, [r1, #28]
   1d850:	ldr	ip, [r1, #40]	; 0x28
   1d854:	cmp	ip, r3
   1d858:	beq	1d86c <ftello64@plt+0xbf84>
   1d85c:	ldr	r3, [r1, #8]
   1d860:	ldr	r3, [r3, ip, lsl #2]
   1d864:	cmn	r3, #1
   1d868:	beq	1d954 <ftello64@plt+0xc06c>
   1d86c:	tst	r2, #1
   1d870:	beq	1d8bc <ftello64@plt+0xbfd4>
   1d874:	cmp	lr, #92	; 0x5c
   1d878:	bne	1d8bc <ftello64@plt+0xbfd4>
   1d87c:	ldr	r2, [r1, #40]	; 0x28
   1d880:	ldr	r3, [r1, #48]	; 0x30
   1d884:	add	r2, r2, #1
   1d888:	cmp	r2, r3
   1d88c:	bge	1d954 <ftello64@plt+0xc06c>
   1d890:	str	r2, [r1, #40]	; 0x28
   1d894:	ldr	r1, [r1, #4]
   1d898:	ldrb	r2, [r1, r2]
   1d89c:	mov	r1, #1
   1d8a0:	strb	r1, [r0, #4]
   1d8a4:	strb	r2, [r0]
   1d8a8:	b	1d95c <ftello64@plt+0xc074>
   1d8ac:	mov	r1, #2
   1d8b0:	strb	r1, [r0, #4]
   1d8b4:	mov	r1, #0
   1d8b8:	b	1d95c <ftello64@plt+0xc074>
   1d8bc:	cmp	lr, #92	; 0x5c
   1d8c0:	bgt	1d914 <ftello64@plt+0xc02c>
   1d8c4:	cmp	lr, #45	; 0x2d
   1d8c8:	beq	1d92c <ftello64@plt+0xc044>
   1d8cc:	cmp	lr, #91	; 0x5b
   1d8d0:	bne	1d954 <ftello64@plt+0xc06c>
   1d8d4:	ldr	r3, [r1, #40]	; 0x28
   1d8d8:	ldr	ip, [r1, #48]	; 0x30
   1d8dc:	add	r3, r3, #1
   1d8e0:	cmp	r3, ip
   1d8e4:	bge	1d944 <ftello64@plt+0xc05c>
   1d8e8:	ldr	r1, [r1, #4]
   1d8ec:	ldrb	r1, [r1, r3]
   1d8f0:	cmp	r1, #61	; 0x3d
   1d8f4:	strb	r1, [r0]
   1d8f8:	beq	1d964 <ftello64@plt+0xc07c>
   1d8fc:	cmp	r1, #58	; 0x3a
   1d900:	beq	1d96c <ftello64@plt+0xc084>
   1d904:	cmp	r1, #46	; 0x2e
   1d908:	bne	1d94c <ftello64@plt+0xc064>
   1d90c:	mov	r1, #26
   1d910:	b	1d978 <ftello64@plt+0xc090>
   1d914:	cmp	lr, #93	; 0x5d
   1d918:	beq	1d934 <ftello64@plt+0xc04c>
   1d91c:	cmp	lr, #94	; 0x5e
   1d920:	bne	1d954 <ftello64@plt+0xc06c>
   1d924:	mov	r1, #25
   1d928:	b	1d938 <ftello64@plt+0xc050>
   1d92c:	mov	r1, #22
   1d930:	b	1d938 <ftello64@plt+0xc050>
   1d934:	mov	r1, #21
   1d938:	strb	r1, [r0, #4]
   1d93c:	mov	r1, #1
   1d940:	b	1d95c <ftello64@plt+0xc074>
   1d944:	mov	r1, #0
   1d948:	strb	r1, [r0]
   1d94c:	mov	r1, #91	; 0x5b
   1d950:	strb	r1, [r0]
   1d954:	mov	r1, #1
   1d958:	strb	r1, [r0, #4]
   1d95c:	mov	r0, r1
   1d960:	pop	{fp, pc}
   1d964:	mov	r1, #28
   1d968:	b	1d978 <ftello64@plt+0xc090>
   1d96c:	tst	r2, #4
   1d970:	beq	1d94c <ftello64@plt+0xc064>
   1d974:	mov	r1, #30
   1d978:	strb	r1, [r0, #4]
   1d97c:	mov	r1, #2
   1d980:	b	1d95c <ftello64@plt+0xc074>
   1d984:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1d988:	add	fp, sp, #24
   1d98c:	sub	sp, sp, #8
   1d990:	mov	r5, r2
   1d994:	ldr	r2, [r1, #80]	; 0x50
   1d998:	mov	r9, r0
   1d99c:	ldr	r0, [r1, #40]	; 0x28
   1d9a0:	cmp	r2, #1
   1d9a4:	beq	1da10 <ftello64@plt+0xc128>
   1d9a8:	ldr	r4, [r1, #28]
   1d9ac:	add	r2, r0, #1
   1d9b0:	cmp	r2, r4
   1d9b4:	bge	1da10 <ftello64@plt+0xc128>
   1d9b8:	ldr	ip, [r1, #8]
   1d9bc:	mov	r2, #1
   1d9c0:	add	r6, ip, r0, lsl #2
   1d9c4:	ldr	r7, [r6, r2, lsl #2]
   1d9c8:	cmn	r7, #1
   1d9cc:	bne	1d9e4 <ftello64@plt+0xc0fc>
   1d9d0:	add	r2, r2, #1
   1d9d4:	add	r7, r0, r2
   1d9d8:	cmp	r7, r4
   1d9dc:	blt	1d9c4 <ftello64@plt+0xc0dc>
   1d9e0:	b	1d9ec <ftello64@plt+0xc104>
   1d9e4:	cmp	r2, #2
   1d9e8:	bcc	1da10 <ftello64@plt+0xc128>
   1d9ec:	mov	r3, #1
   1d9f0:	str	r3, [r9]
   1d9f4:	ldr	r0, [ip, r0, lsl #2]
   1d9f8:	str	r0, [r9, #4]
   1d9fc:	ldr	r0, [r1, #40]	; 0x28
   1da00:	add	r0, r0, r2
   1da04:	str	r0, [r1, #40]	; 0x28
   1da08:	mov	r0, #0
   1da0c:	b	1dc34 <ftello64@plt+0xc34c>
   1da10:	add	r2, r0, r3
   1da14:	str	r2, [r1, #40]	; 0x28
   1da18:	ldrb	r6, [r5, #4]
   1da1c:	sub	r0, r6, #22
   1da20:	cmp	r0, #8
   1da24:	bhi	1dc24 <ftello64@plt+0xc33c>
   1da28:	add	r3, pc, #0
   1da2c:	ldr	pc, [r3, r0, lsl #2]
   1da30:	strdeq	sp, [r1], -ip
   1da34:	andeq	sp, r1, r4, lsr #24
   1da38:	andeq	sp, r1, r4, lsr #24
   1da3c:	andeq	sp, r1, r4, lsr #24
   1da40:	andeq	sp, r1, r4, asr sl
   1da44:	andeq	sp, r1, r4, lsr #24
   1da48:	andeq	sp, r1, r4, asr sl
   1da4c:	andeq	sp, r1, r4, lsr #24
   1da50:	andeq	sp, r1, r4, asr sl
   1da54:	ldr	r3, [r1, #56]	; 0x38
   1da58:	mov	r0, #7
   1da5c:	cmp	r3, r2
   1da60:	ble	1dc34 <ftello64@plt+0xc34c>
   1da64:	ldrb	r3, [r5]
   1da68:	mov	r2, #0
   1da6c:	uxtb	r7, r6
   1da70:	cmp	r7, #30
   1da74:	bne	1da84 <ftello64@plt+0xc19c>
   1da78:	ldrb	r7, [r1, #75]	; 0x4b
   1da7c:	cmp	r7, #0
   1da80:	bne	1dadc <ftello64@plt+0xc1f4>
   1da84:	ldr	r4, [r1, #40]	; 0x28
   1da88:	ldr	r7, [r1, #4]
   1da8c:	add	r6, r4, #1
   1da90:	str	r6, [r1, #40]	; 0x28
   1da94:	ldrb	r4, [r7, r4]
   1da98:	ldr	r7, [r1, #56]	; 0x38
   1da9c:	cmp	r7, r6
   1daa0:	ble	1dc34 <ftello64@plt+0xc34c>
   1daa4:	uxtb	r7, r4
   1daa8:	cmp	r7, r3
   1daac:	bne	1dac0 <ftello64@plt+0xc1d8>
   1dab0:	ldr	r7, [r1, #4]
   1dab4:	ldrb	r7, [r7, r6]
   1dab8:	cmp	r7, #93	; 0x5d
   1dabc:	beq	1dbb0 <ftello64@plt+0xc2c8>
   1dac0:	ldr	r7, [r9, #4]
   1dac4:	cmp	r2, #30
   1dac8:	strb	r4, [r7, r2]
   1dacc:	bhi	1dc34 <ftello64@plt+0xc34c>
   1dad0:	ldrb	r6, [r5, #4]
   1dad4:	add	r2, r2, #1
   1dad8:	b	1da6c <ftello64@plt+0xc184>
   1dadc:	ldrb	r7, [r1, #76]	; 0x4c
   1dae0:	cmp	r7, #0
   1dae4:	beq	1db7c <ftello64@plt+0xc294>
   1dae8:	ldr	lr, [r1, #28]
   1daec:	ldr	ip, [r1, #40]	; 0x28
   1daf0:	cmp	ip, lr
   1daf4:	beq	1db08 <ftello64@plt+0xc220>
   1daf8:	ldr	r4, [r1, #8]
   1dafc:	ldr	r4, [r4, ip, lsl #2]
   1db00:	cmn	r4, #1
   1db04:	beq	1db9c <ftello64@plt+0xc2b4>
   1db08:	ldr	r6, [r1, #12]
   1db0c:	ldr	r7, [r1, #24]
   1db10:	ldr	r4, [r1]
   1db14:	ldr	r6, [r6, ip, lsl #2]
   1db18:	add	r6, r7, r6
   1db1c:	add	r4, r4, r6
   1db20:	ldrsb	r4, [r4]
   1db24:	cmn	r4, #1
   1db28:	ble	1db9c <ftello64@plt+0xc2b4>
   1db2c:	ldr	r7, [r1, #80]	; 0x50
   1db30:	mov	r6, #1
   1db34:	cmp	r7, #1
   1db38:	beq	1db70 <ftello64@plt+0xc288>
   1db3c:	add	r7, ip, #1
   1db40:	cmp	r7, lr
   1db44:	bge	1db70 <ftello64@plt+0xc288>
   1db48:	ldr	r6, [r1, #8]
   1db4c:	add	r8, r6, ip, lsl #2
   1db50:	mov	r6, #1
   1db54:	ldr	r7, [r8, r6, lsl #2]
   1db58:	cmn	r7, #1
   1db5c:	bne	1db70 <ftello64@plt+0xc288>
   1db60:	add	r6, r6, #1
   1db64:	add	r7, ip, r6
   1db68:	cmp	r7, lr
   1db6c:	blt	1db54 <ftello64@plt+0xc26c>
   1db70:	add	r6, r6, ip
   1db74:	str	r6, [r1, #40]	; 0x28
   1db78:	b	1da98 <ftello64@plt+0xc1b0>
   1db7c:	ldr	r7, [r1, #40]	; 0x28
   1db80:	ldr	r4, [r1, #24]
   1db84:	ldr	ip, [r1]
   1db88:	add	r6, r7, #1
   1db8c:	add	r7, r7, r4
   1db90:	str	r6, [r1, #40]	; 0x28
   1db94:	ldrb	r4, [ip, r7]
   1db98:	b	1da98 <ftello64@plt+0xc1b0>
   1db9c:	add	r6, ip, #1
   1dba0:	str	r6, [r1, #40]	; 0x28
   1dba4:	ldr	r7, [r1, #4]
   1dba8:	ldrb	r4, [r7, ip]
   1dbac:	b	1da98 <ftello64@plt+0xc1b0>
   1dbb0:	add	r0, r6, #1
   1dbb4:	str	r0, [r1, #40]	; 0x28
   1dbb8:	mov	r0, #0
   1dbbc:	ldr	r1, [r9, #4]
   1dbc0:	strb	r0, [r1, r2]
   1dbc4:	ldrb	r1, [r5, #4]
   1dbc8:	cmp	r1, #30
   1dbcc:	beq	1dbe8 <ftello64@plt+0xc300>
   1dbd0:	cmp	r1, #28
   1dbd4:	beq	1dbf0 <ftello64@plt+0xc308>
   1dbd8:	cmp	r1, #26
   1dbdc:	moveq	r1, #3
   1dbe0:	streq	r1, [r9]
   1dbe4:	b	1dc34 <ftello64@plt+0xc34c>
   1dbe8:	mov	r1, #4
   1dbec:	b	1dbf4 <ftello64@plt+0xc30c>
   1dbf0:	mov	r1, #2
   1dbf4:	str	r1, [r9]
   1dbf8:	b	1dc34 <ftello64@plt+0xc34c>
   1dbfc:	ldr	r0, [fp, #12]
   1dc00:	cmp	r0, #0
   1dc04:	bne	1dc24 <ftello64@plt+0xc33c>
   1dc08:	ldr	r2, [fp, #8]
   1dc0c:	mov	r0, sp
   1dc10:	bl	1d81c <ftello64@plt+0xbf34>
   1dc14:	ldrb	r1, [sp, #4]
   1dc18:	mov	r0, #11
   1dc1c:	cmp	r1, #21
   1dc20:	bne	1dc34 <ftello64@plt+0xc34c>
   1dc24:	mov	r0, #0
   1dc28:	str	r0, [r9]
   1dc2c:	ldrb	r1, [r5]
   1dc30:	strb	r1, [r9, #4]
   1dc34:	sub	sp, fp, #24
   1dc38:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1dc3c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1dc40:	add	fp, sp, #24
   1dc44:	mov	r8, r0
   1dc48:	ldrb	r0, [fp, #14]
   1dc4c:	ldr	r6, [fp, #8]
   1dc50:	mov	r5, r3
   1dc54:	mov	r7, r2
   1dc58:	mov	r4, r1
   1dc5c:	tst	r0, #64	; 0x40
   1dc60:	beq	1dc9c <ftello64@plt+0xc3b4>
   1dc64:	movw	r1, #33656	; 0x8378
   1dc68:	mov	r0, r6
   1dc6c:	movt	r1, #2
   1dc70:	bl	11558 <strcmp@plt>
   1dc74:	cmp	r0, #0
   1dc78:	beq	1dc94 <ftello64@plt+0xc3ac>
   1dc7c:	movw	r1, #33662	; 0x837e
   1dc80:	mov	r0, r6
   1dc84:	movt	r1, #2
   1dc88:	bl	11558 <strcmp@plt>
   1dc8c:	cmp	r0, #0
   1dc90:	bne	1dc9c <ftello64@plt+0xc3b4>
   1dc94:	movw	r6, #33668	; 0x8384
   1dc98:	movt	r6, #2
   1dc9c:	ldr	r0, [r5]
   1dca0:	ldr	r1, [r7, #36]	; 0x24
   1dca4:	cmp	r0, r1
   1dca8:	beq	1e19c <ftello64@plt+0xc8b4>
   1dcac:	mov	r0, r6
   1dcb0:	bl	11510 <wctype@plt>
   1dcb4:	ldr	r2, [r7, #36]	; 0x24
   1dcb8:	ldr	r1, [r7, #12]
   1dcbc:	add	r3, r2, #1
   1dcc0:	str	r3, [r7, #36]	; 0x24
   1dcc4:	str	r0, [r1, r2, lsl #2]
   1dcc8:	movw	r1, #33644	; 0x836c
   1dccc:	mov	r0, r6
   1dcd0:	movt	r1, #2
   1dcd4:	bl	11558 <strcmp@plt>
   1dcd8:	cmp	r0, #0
   1dcdc:	beq	1de40 <ftello64@plt+0xc558>
   1dce0:	movw	r1, #33674	; 0x838a
   1dce4:	mov	r0, r6
   1dce8:	movt	r1, #2
   1dcec:	bl	11558 <strcmp@plt>
   1dcf0:	cmp	r0, #0
   1dcf4:	beq	1de8c <ftello64@plt+0xc5a4>
   1dcf8:	movw	r1, #33662	; 0x837e
   1dcfc:	mov	r0, r6
   1dd00:	movt	r1, #2
   1dd04:	bl	11558 <strcmp@plt>
   1dd08:	cmp	r0, #0
   1dd0c:	beq	1ded8 <ftello64@plt+0xc5f0>
   1dd10:	movw	r1, #33650	; 0x8372
   1dd14:	mov	r0, r6
   1dd18:	movt	r1, #2
   1dd1c:	bl	11558 <strcmp@plt>
   1dd20:	cmp	r0, #0
   1dd24:	beq	1df24 <ftello64@plt+0xc63c>
   1dd28:	movw	r1, #33668	; 0x8384
   1dd2c:	mov	r0, r6
   1dd30:	movt	r1, #2
   1dd34:	bl	11558 <strcmp@plt>
   1dd38:	cmp	r0, #0
   1dd3c:	beq	1df70 <ftello64@plt+0xc688>
   1dd40:	movw	r1, #33705	; 0x83a9
   1dd44:	mov	r0, r6
   1dd48:	movt	r1, #2
   1dd4c:	bl	11558 <strcmp@plt>
   1dd50:	cmp	r0, #0
   1dd54:	beq	1dfbc <ftello64@plt+0xc6d4>
   1dd58:	movw	r1, #33680	; 0x8390
   1dd5c:	mov	r0, r6
   1dd60:	movt	r1, #2
   1dd64:	bl	11558 <strcmp@plt>
   1dd68:	cmp	r0, #0
   1dd6c:	beq	1e00c <ftello64@plt+0xc724>
   1dd70:	movw	r1, #33656	; 0x8378
   1dd74:	mov	r0, r6
   1dd78:	movt	r1, #2
   1dd7c:	bl	11558 <strcmp@plt>
   1dd80:	cmp	r0, #0
   1dd84:	beq	1e05c <ftello64@plt+0xc774>
   1dd88:	movw	r1, #33686	; 0x8396
   1dd8c:	mov	r0, r6
   1dd90:	movt	r1, #2
   1dd94:	bl	11558 <strcmp@plt>
   1dd98:	cmp	r0, #0
   1dd9c:	beq	1e0ac <ftello64@plt+0xc7c4>
   1dda0:	movw	r1, #33692	; 0x839c
   1dda4:	mov	r0, r6
   1dda8:	movt	r1, #2
   1ddac:	bl	11558 <strcmp@plt>
   1ddb0:	cmp	r0, #0
   1ddb4:	beq	1e0fc <ftello64@plt+0xc814>
   1ddb8:	movw	r1, #33698	; 0x83a2
   1ddbc:	mov	r0, r6
   1ddc0:	movt	r1, #2
   1ddc4:	bl	11558 <strcmp@plt>
   1ddc8:	cmp	r0, #0
   1ddcc:	beq	1e14c <ftello64@plt+0xc864>
   1ddd0:	movw	r1, #33704	; 0x83a8
   1ddd4:	mov	r0, r6
   1ddd8:	movt	r1, #2
   1dddc:	bl	11558 <strcmp@plt>
   1dde0:	mov	r1, r0
   1dde4:	mov	r0, #4
   1dde8:	cmp	r1, #0
   1ddec:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ddf0:	bl	1172c <__ctype_b_loc@plt>
   1ddf4:	ldr	r1, [r0]
   1ddf8:	mov	r2, #0
   1ddfc:	mov	r3, #1
   1de00:	cmp	r8, #0
   1de04:	bne	1e304 <ftello64@plt+0xca1c>
   1de08:	ldrb	r0, [r1, #1]
   1de0c:	tst	r0, #16
   1de10:	beq	1de28 <ftello64@plt+0xc540>
   1de14:	ubfx	r0, r2, #5, #3
   1de18:	and	r6, r2, #31
   1de1c:	ldr	r7, [r4, r0, lsl #2]
   1de20:	orr	r7, r7, r3, lsl r6
   1de24:	str	r7, [r4, r0, lsl #2]
   1de28:	add	r2, r2, #1
   1de2c:	add	r1, r1, #2
   1de30:	mov	r0, #0
   1de34:	cmp	r2, #256	; 0x100
   1de38:	bne	1de08 <ftello64@plt+0xc520>
   1de3c:	b	1e198 <ftello64@plt+0xc8b0>
   1de40:	bl	1172c <__ctype_b_loc@plt>
   1de44:	ldr	r1, [r0]
   1de48:	cmp	r8, #0
   1de4c:	bne	1e240 <ftello64@plt+0xc958>
   1de50:	mov	r0, #0
   1de54:	mov	r2, #1
   1de58:	ldrb	r3, [r1]
   1de5c:	tst	r3, #8
   1de60:	beq	1de78 <ftello64@plt+0xc590>
   1de64:	ubfx	r3, r0, #5, #3
   1de68:	and	r6, r0, #31
   1de6c:	ldr	r7, [r4, r3, lsl #2]
   1de70:	orr	r7, r7, r2, lsl r6
   1de74:	str	r7, [r4, r3, lsl #2]
   1de78:	add	r0, r0, #1
   1de7c:	add	r1, r1, #2
   1de80:	cmp	r0, #256	; 0x100
   1de84:	bne	1de58 <ftello64@plt+0xc570>
   1de88:	b	1e004 <ftello64@plt+0xc71c>
   1de8c:	bl	1172c <__ctype_b_loc@plt>
   1de90:	ldr	r1, [r0]
   1de94:	cmp	r8, #0
   1de98:	bne	1e2c0 <ftello64@plt+0xc9d8>
   1de9c:	mov	r0, #0
   1dea0:	mov	r2, #1
   1dea4:	ldrb	r3, [r1]
   1dea8:	tst	r3, #2
   1deac:	beq	1dec4 <ftello64@plt+0xc5dc>
   1deb0:	ubfx	r3, r0, #5, #3
   1deb4:	and	r6, r0, #31
   1deb8:	ldr	r7, [r4, r3, lsl #2]
   1debc:	orr	r7, r7, r2, lsl r6
   1dec0:	str	r7, [r4, r3, lsl #2]
   1dec4:	add	r0, r0, #1
   1dec8:	add	r1, r1, #2
   1decc:	cmp	r0, #256	; 0x100
   1ded0:	bne	1dea4 <ftello64@plt+0xc5bc>
   1ded4:	b	1e004 <ftello64@plt+0xc71c>
   1ded8:	bl	1172c <__ctype_b_loc@plt>
   1dedc:	ldr	r1, [r0]
   1dee0:	cmp	r8, #0
   1dee4:	bne	1e37c <ftello64@plt+0xca94>
   1dee8:	mov	r0, #0
   1deec:	mov	r2, #1
   1def0:	ldrb	r3, [r1, #1]
   1def4:	tst	r3, #2
   1def8:	beq	1df10 <ftello64@plt+0xc628>
   1defc:	ubfx	r3, r0, #5, #3
   1df00:	and	r6, r0, #31
   1df04:	ldr	r7, [r4, r3, lsl #2]
   1df08:	orr	r7, r7, r2, lsl r6
   1df0c:	str	r7, [r4, r3, lsl #2]
   1df10:	add	r0, r0, #1
   1df14:	add	r1, r1, #2
   1df18:	cmp	r0, #256	; 0x100
   1df1c:	bne	1def0 <ftello64@plt+0xc608>
   1df20:	b	1e004 <ftello64@plt+0xc71c>
   1df24:	bl	1172c <__ctype_b_loc@plt>
   1df28:	ldr	r1, [r0]
   1df2c:	cmp	r8, #0
   1df30:	bne	1e3fc <ftello64@plt+0xcb14>
   1df34:	mov	r0, #0
   1df38:	mov	r2, #1
   1df3c:	ldrb	r3, [r1, #1]
   1df40:	tst	r3, #32
   1df44:	beq	1df5c <ftello64@plt+0xc674>
   1df48:	ubfx	r3, r0, #5, #3
   1df4c:	and	r6, r0, #31
   1df50:	ldr	r7, [r4, r3, lsl #2]
   1df54:	orr	r7, r7, r2, lsl r6
   1df58:	str	r7, [r4, r3, lsl #2]
   1df5c:	add	r0, r0, #1
   1df60:	add	r1, r1, #2
   1df64:	cmp	r0, #256	; 0x100
   1df68:	bne	1df3c <ftello64@plt+0xc654>
   1df6c:	b	1e004 <ftello64@plt+0xc71c>
   1df70:	bl	1172c <__ctype_b_loc@plt>
   1df74:	ldr	r1, [r0]
   1df78:	cmp	r8, #0
   1df7c:	bne	1e440 <ftello64@plt+0xcb58>
   1df80:	mov	r0, #0
   1df84:	mov	r2, #1
   1df88:	ldrb	r3, [r1, #1]
   1df8c:	tst	r3, #4
   1df90:	beq	1dfa8 <ftello64@plt+0xc6c0>
   1df94:	ubfx	r3, r0, #5, #3
   1df98:	and	r6, r0, #31
   1df9c:	ldr	r7, [r4, r3, lsl #2]
   1dfa0:	orr	r7, r7, r2, lsl r6
   1dfa4:	str	r7, [r4, r3, lsl #2]
   1dfa8:	add	r0, r0, #1
   1dfac:	add	r1, r1, #2
   1dfb0:	cmp	r0, #256	; 0x100
   1dfb4:	bne	1df88 <ftello64@plt+0xc6a0>
   1dfb8:	b	1e004 <ftello64@plt+0xc71c>
   1dfbc:	bl	1172c <__ctype_b_loc@plt>
   1dfc0:	ldr	r1, [r0]
   1dfc4:	cmp	r8, #0
   1dfc8:	bne	1e484 <ftello64@plt+0xcb9c>
   1dfcc:	mov	r0, #0
   1dfd0:	mov	r2, #1
   1dfd4:	ldrb	r3, [r1, #1]
   1dfd8:	tst	r3, #8
   1dfdc:	beq	1dff4 <ftello64@plt+0xc70c>
   1dfe0:	ubfx	r3, r0, #5, #3
   1dfe4:	and	r6, r0, #31
   1dfe8:	ldr	r7, [r4, r3, lsl #2]
   1dfec:	orr	r7, r7, r2, lsl r6
   1dff0:	str	r7, [r4, r3, lsl #2]
   1dff4:	add	r0, r0, #1
   1dff8:	add	r1, r1, #2
   1dffc:	cmp	r0, #256	; 0x100
   1e000:	bne	1dfd4 <ftello64@plt+0xc6ec>
   1e004:	mov	r0, #0
   1e008:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e00c:	bl	1172c <__ctype_b_loc@plt>
   1e010:	ldr	r1, [r0]
   1e014:	mov	r2, #0
   1e018:	mov	r3, #1
   1e01c:	cmp	r8, #0
   1e020:	bne	1e1c8 <ftello64@plt+0xc8e0>
   1e024:	ldrb	r0, [r1, #1]
   1e028:	tst	r0, #64	; 0x40
   1e02c:	beq	1e044 <ftello64@plt+0xc75c>
   1e030:	ubfx	r0, r2, #5, #3
   1e034:	and	r6, r2, #31
   1e038:	ldr	r7, [r4, r0, lsl #2]
   1e03c:	orr	r7, r7, r3, lsl r6
   1e040:	str	r7, [r4, r0, lsl #2]
   1e044:	add	r2, r2, #1
   1e048:	add	r1, r1, #2
   1e04c:	mov	r0, #0
   1e050:	cmp	r2, #256	; 0x100
   1e054:	bne	1e024 <ftello64@plt+0xc73c>
   1e058:	b	1e198 <ftello64@plt+0xc8b0>
   1e05c:	bl	1172c <__ctype_b_loc@plt>
   1e060:	ldr	r1, [r0]
   1e064:	mov	r2, #0
   1e068:	mov	r3, #1
   1e06c:	cmp	r8, #0
   1e070:	bne	1e204 <ftello64@plt+0xc91c>
   1e074:	ldrb	r0, [r1, #1]
   1e078:	tst	r0, #1
   1e07c:	beq	1e094 <ftello64@plt+0xc7ac>
   1e080:	ubfx	r0, r2, #5, #3
   1e084:	and	r6, r2, #31
   1e088:	ldr	r7, [r4, r0, lsl #2]
   1e08c:	orr	r7, r7, r3, lsl r6
   1e090:	str	r7, [r4, r0, lsl #2]
   1e094:	add	r2, r2, #1
   1e098:	add	r1, r1, #2
   1e09c:	mov	r0, #0
   1e0a0:	cmp	r2, #256	; 0x100
   1e0a4:	bne	1e074 <ftello64@plt+0xc78c>
   1e0a8:	b	1e198 <ftello64@plt+0xc8b0>
   1e0ac:	bl	1172c <__ctype_b_loc@plt>
   1e0b0:	ldr	r1, [r0]
   1e0b4:	mov	r2, #0
   1e0b8:	mov	r3, #1
   1e0bc:	cmp	r8, #0
   1e0c0:	bne	1e284 <ftello64@plt+0xc99c>
   1e0c4:	ldrb	r0, [r1]
   1e0c8:	tst	r0, #1
   1e0cc:	beq	1e0e4 <ftello64@plt+0xc7fc>
   1e0d0:	ubfx	r0, r2, #5, #3
   1e0d4:	and	r6, r2, #31
   1e0d8:	ldr	r7, [r4, r0, lsl #2]
   1e0dc:	orr	r7, r7, r3, lsl r6
   1e0e0:	str	r7, [r4, r0, lsl #2]
   1e0e4:	add	r2, r2, #1
   1e0e8:	add	r1, r1, #2
   1e0ec:	mov	r0, #0
   1e0f0:	cmp	r2, #256	; 0x100
   1e0f4:	bne	1e0c4 <ftello64@plt+0xc7dc>
   1e0f8:	b	1e198 <ftello64@plt+0xc8b0>
   1e0fc:	bl	1172c <__ctype_b_loc@plt>
   1e100:	ldr	r1, [r0]
   1e104:	mov	r2, #0
   1e108:	mov	r3, #1
   1e10c:	cmp	r8, #0
   1e110:	bne	1e340 <ftello64@plt+0xca58>
   1e114:	ldrsh	r0, [r1]
   1e118:	cmn	r0, #1
   1e11c:	bgt	1e134 <ftello64@plt+0xc84c>
   1e120:	ubfx	r0, r2, #5, #3
   1e124:	and	r6, r2, #31
   1e128:	ldr	r7, [r4, r0, lsl #2]
   1e12c:	orr	r7, r7, r3, lsl r6
   1e130:	str	r7, [r4, r0, lsl #2]
   1e134:	add	r2, r2, #1
   1e138:	add	r1, r1, #2
   1e13c:	mov	r0, #0
   1e140:	cmp	r2, #256	; 0x100
   1e144:	bne	1e114 <ftello64@plt+0xc82c>
   1e148:	b	1e198 <ftello64@plt+0xc8b0>
   1e14c:	bl	1172c <__ctype_b_loc@plt>
   1e150:	ldr	r1, [r0]
   1e154:	mov	r2, #0
   1e158:	mov	r3, #1
   1e15c:	cmp	r8, #0
   1e160:	bne	1e3c0 <ftello64@plt+0xcad8>
   1e164:	ldrb	r0, [r1]
   1e168:	tst	r0, #4
   1e16c:	beq	1e184 <ftello64@plt+0xc89c>
   1e170:	ubfx	r0, r2, #5, #3
   1e174:	and	r6, r2, #31
   1e178:	ldr	r7, [r4, r0, lsl #2]
   1e17c:	orr	r7, r7, r3, lsl r6
   1e180:	str	r7, [r4, r0, lsl #2]
   1e184:	add	r2, r2, #1
   1e188:	add	r1, r1, #2
   1e18c:	mov	r0, #0
   1e190:	cmp	r2, #256	; 0x100
   1e194:	bne	1e164 <ftello64@plt+0xc87c>
   1e198:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e19c:	mov	r1, #1
   1e1a0:	orr	r9, r1, r0, lsl #1
   1e1a4:	ldr	r0, [r7, #12]
   1e1a8:	lsl	r1, r9, #2
   1e1ac:	bl	255e8 <ftello64@plt+0x13d00>
   1e1b0:	cmp	r0, #0
   1e1b4:	moveq	r0, #12
   1e1b8:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e1bc:	str	r0, [r7, #12]
   1e1c0:	str	r9, [r5]
   1e1c4:	b	1dcac <ftello64@plt+0xc3c4>
   1e1c8:	ldrb	r0, [r1, #1]
   1e1cc:	tst	r0, #64	; 0x40
   1e1d0:	beq	1e1ec <ftello64@plt+0xc904>
   1e1d4:	ldrb	r0, [r8, r2]
   1e1d8:	ubfx	r7, r0, #5, #3
   1e1dc:	and	r0, r0, #31
   1e1e0:	ldr	r6, [r4, r7, lsl #2]
   1e1e4:	orr	r0, r6, r3, lsl r0
   1e1e8:	str	r0, [r4, r7, lsl #2]
   1e1ec:	add	r2, r2, #1
   1e1f0:	add	r1, r1, #2
   1e1f4:	mov	r0, #0
   1e1f8:	cmp	r2, #256	; 0x100
   1e1fc:	bne	1e1c8 <ftello64@plt+0xc8e0>
   1e200:	b	1e198 <ftello64@plt+0xc8b0>
   1e204:	ldrb	r0, [r1, #1]
   1e208:	tst	r0, #1
   1e20c:	beq	1e228 <ftello64@plt+0xc940>
   1e210:	ldrb	r0, [r8, r2]
   1e214:	ubfx	r7, r0, #5, #3
   1e218:	and	r0, r0, #31
   1e21c:	ldr	r6, [r4, r7, lsl #2]
   1e220:	orr	r0, r6, r3, lsl r0
   1e224:	str	r0, [r4, r7, lsl #2]
   1e228:	add	r2, r2, #1
   1e22c:	add	r1, r1, #2
   1e230:	mov	r0, #0
   1e234:	cmp	r2, #256	; 0x100
   1e238:	bne	1e204 <ftello64@plt+0xc91c>
   1e23c:	b	1e198 <ftello64@plt+0xc8b0>
   1e240:	mov	r2, #0
   1e244:	mov	r3, #1
   1e248:	ldrb	r0, [r1]
   1e24c:	tst	r0, #8
   1e250:	beq	1e26c <ftello64@plt+0xc984>
   1e254:	ldrb	r0, [r8, r2]
   1e258:	ubfx	r7, r0, #5, #3
   1e25c:	and	r0, r0, #31
   1e260:	ldr	r6, [r4, r7, lsl #2]
   1e264:	orr	r0, r6, r3, lsl r0
   1e268:	str	r0, [r4, r7, lsl #2]
   1e26c:	add	r2, r2, #1
   1e270:	add	r1, r1, #2
   1e274:	mov	r0, #0
   1e278:	cmp	r2, #256	; 0x100
   1e27c:	bne	1e248 <ftello64@plt+0xc960>
   1e280:	b	1e198 <ftello64@plt+0xc8b0>
   1e284:	ldrb	r0, [r1]
   1e288:	tst	r0, #1
   1e28c:	beq	1e2a8 <ftello64@plt+0xc9c0>
   1e290:	ldrb	r0, [r8, r2]
   1e294:	ubfx	r7, r0, #5, #3
   1e298:	and	r0, r0, #31
   1e29c:	ldr	r6, [r4, r7, lsl #2]
   1e2a0:	orr	r0, r6, r3, lsl r0
   1e2a4:	str	r0, [r4, r7, lsl #2]
   1e2a8:	add	r2, r2, #1
   1e2ac:	add	r1, r1, #2
   1e2b0:	mov	r0, #0
   1e2b4:	cmp	r2, #256	; 0x100
   1e2b8:	bne	1e284 <ftello64@plt+0xc99c>
   1e2bc:	b	1e198 <ftello64@plt+0xc8b0>
   1e2c0:	mov	r2, #0
   1e2c4:	mov	r3, #1
   1e2c8:	ldrb	r0, [r1]
   1e2cc:	tst	r0, #2
   1e2d0:	beq	1e2ec <ftello64@plt+0xca04>
   1e2d4:	ldrb	r0, [r8, r2]
   1e2d8:	ubfx	r7, r0, #5, #3
   1e2dc:	and	r0, r0, #31
   1e2e0:	ldr	r6, [r4, r7, lsl #2]
   1e2e4:	orr	r0, r6, r3, lsl r0
   1e2e8:	str	r0, [r4, r7, lsl #2]
   1e2ec:	add	r2, r2, #1
   1e2f0:	add	r1, r1, #2
   1e2f4:	mov	r0, #0
   1e2f8:	cmp	r2, #256	; 0x100
   1e2fc:	bne	1e2c8 <ftello64@plt+0xc9e0>
   1e300:	b	1e198 <ftello64@plt+0xc8b0>
   1e304:	ldrb	r0, [r1, #1]
   1e308:	tst	r0, #16
   1e30c:	beq	1e328 <ftello64@plt+0xca40>
   1e310:	ldrb	r0, [r8, r2]
   1e314:	ubfx	r7, r0, #5, #3
   1e318:	and	r0, r0, #31
   1e31c:	ldr	r6, [r4, r7, lsl #2]
   1e320:	orr	r0, r6, r3, lsl r0
   1e324:	str	r0, [r4, r7, lsl #2]
   1e328:	add	r2, r2, #1
   1e32c:	add	r1, r1, #2
   1e330:	mov	r0, #0
   1e334:	cmp	r2, #256	; 0x100
   1e338:	bne	1e304 <ftello64@plt+0xca1c>
   1e33c:	b	1e198 <ftello64@plt+0xc8b0>
   1e340:	ldrsh	r0, [r1]
   1e344:	cmn	r0, #1
   1e348:	bgt	1e364 <ftello64@plt+0xca7c>
   1e34c:	ldrb	r0, [r8, r2]
   1e350:	ubfx	r7, r0, #5, #3
   1e354:	and	r0, r0, #31
   1e358:	ldr	r6, [r4, r7, lsl #2]
   1e35c:	orr	r0, r6, r3, lsl r0
   1e360:	str	r0, [r4, r7, lsl #2]
   1e364:	add	r2, r2, #1
   1e368:	add	r1, r1, #2
   1e36c:	mov	r0, #0
   1e370:	cmp	r2, #256	; 0x100
   1e374:	bne	1e340 <ftello64@plt+0xca58>
   1e378:	b	1e198 <ftello64@plt+0xc8b0>
   1e37c:	mov	r2, #0
   1e380:	mov	r3, #1
   1e384:	ldrb	r0, [r1, #1]
   1e388:	tst	r0, #2
   1e38c:	beq	1e3a8 <ftello64@plt+0xcac0>
   1e390:	ldrb	r0, [r8, r2]
   1e394:	ubfx	r7, r0, #5, #3
   1e398:	and	r0, r0, #31
   1e39c:	ldr	r6, [r4, r7, lsl #2]
   1e3a0:	orr	r0, r6, r3, lsl r0
   1e3a4:	str	r0, [r4, r7, lsl #2]
   1e3a8:	add	r2, r2, #1
   1e3ac:	add	r1, r1, #2
   1e3b0:	mov	r0, #0
   1e3b4:	cmp	r2, #256	; 0x100
   1e3b8:	bne	1e384 <ftello64@plt+0xca9c>
   1e3bc:	b	1e198 <ftello64@plt+0xc8b0>
   1e3c0:	ldrb	r0, [r1]
   1e3c4:	tst	r0, #4
   1e3c8:	beq	1e3e4 <ftello64@plt+0xcafc>
   1e3cc:	ldrb	r0, [r8, r2]
   1e3d0:	ubfx	r7, r0, #5, #3
   1e3d4:	and	r0, r0, #31
   1e3d8:	ldr	r6, [r4, r7, lsl #2]
   1e3dc:	orr	r0, r6, r3, lsl r0
   1e3e0:	str	r0, [r4, r7, lsl #2]
   1e3e4:	add	r2, r2, #1
   1e3e8:	add	r1, r1, #2
   1e3ec:	mov	r0, #0
   1e3f0:	cmp	r2, #256	; 0x100
   1e3f4:	bne	1e3c0 <ftello64@plt+0xcad8>
   1e3f8:	b	1e198 <ftello64@plt+0xc8b0>
   1e3fc:	mov	r2, #0
   1e400:	mov	r3, #1
   1e404:	ldrb	r0, [r1, #1]
   1e408:	tst	r0, #32
   1e40c:	beq	1e428 <ftello64@plt+0xcb40>
   1e410:	ldrb	r0, [r8, r2]
   1e414:	ubfx	r7, r0, #5, #3
   1e418:	and	r0, r0, #31
   1e41c:	ldr	r6, [r4, r7, lsl #2]
   1e420:	orr	r0, r6, r3, lsl r0
   1e424:	str	r0, [r4, r7, lsl #2]
   1e428:	add	r2, r2, #1
   1e42c:	add	r1, r1, #2
   1e430:	mov	r0, #0
   1e434:	cmp	r2, #256	; 0x100
   1e438:	bne	1e404 <ftello64@plt+0xcb1c>
   1e43c:	b	1e198 <ftello64@plt+0xc8b0>
   1e440:	mov	r2, #0
   1e444:	mov	r3, #1
   1e448:	ldrb	r0, [r1, #1]
   1e44c:	tst	r0, #4
   1e450:	beq	1e46c <ftello64@plt+0xcb84>
   1e454:	ldrb	r0, [r8, r2]
   1e458:	ubfx	r7, r0, #5, #3
   1e45c:	and	r0, r0, #31
   1e460:	ldr	r6, [r4, r7, lsl #2]
   1e464:	orr	r0, r6, r3, lsl r0
   1e468:	str	r0, [r4, r7, lsl #2]
   1e46c:	add	r2, r2, #1
   1e470:	add	r1, r1, #2
   1e474:	mov	r0, #0
   1e478:	cmp	r2, #256	; 0x100
   1e47c:	bne	1e448 <ftello64@plt+0xcb60>
   1e480:	b	1e198 <ftello64@plt+0xc8b0>
   1e484:	mov	r2, #0
   1e488:	mov	r3, #1
   1e48c:	ldrb	r0, [r1, #1]
   1e490:	tst	r0, #8
   1e494:	beq	1e4b0 <ftello64@plt+0xcbc8>
   1e498:	ldrb	r0, [r8, r2]
   1e49c:	ubfx	r7, r0, #5, #3
   1e4a0:	and	r0, r0, #31
   1e4a4:	ldr	r6, [r4, r7, lsl #2]
   1e4a8:	orr	r0, r6, r3, lsl r0
   1e4ac:	str	r0, [r4, r7, lsl #2]
   1e4b0:	add	r2, r2, #1
   1e4b4:	add	r1, r1, #2
   1e4b8:	mov	r0, #0
   1e4bc:	cmp	r2, #256	; 0x100
   1e4c0:	bne	1e48c <ftello64@plt+0xcba4>
   1e4c4:	b	1e198 <ftello64@plt+0xc8b0>
   1e4c8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1e4cc:	add	fp, sp, #24
   1e4d0:	mov	r6, r0
   1e4d4:	mov	r4, r2
   1e4d8:	mov	r5, r1
   1e4dc:	mvn	r0, #0
   1e4e0:	movw	r8, #32816	; 0x8030
   1e4e4:	b	1e544 <ftello64@plt+0xcc5c>
   1e4e8:	cmp	r2, #2
   1e4ec:	beq	1e578 <ftello64@plt+0xcc90>
   1e4f0:	ldrb	r1, [r5]
   1e4f4:	cmp	r1, #44	; 0x2c
   1e4f8:	beq	1e570 <ftello64@plt+0xcc88>
   1e4fc:	mvn	r0, #1
   1e500:	cmp	r1, #48	; 0x30
   1e504:	bcc	1e544 <ftello64@plt+0xcc5c>
   1e508:	cmp	r2, #1
   1e50c:	bne	1e544 <ftello64@plt+0xcc5c>
   1e510:	cmn	r7, #2
   1e514:	beq	1e544 <ftello64@plt+0xcc5c>
   1e518:	cmp	r1, #57	; 0x39
   1e51c:	bhi	1e544 <ftello64@plt+0xcc5c>
   1e520:	cmn	r7, #1
   1e524:	beq	1e540 <ftello64@plt+0xcc58>
   1e528:	add	r0, r7, r7, lsl #2
   1e52c:	add	r1, r1, r0, lsl #1
   1e530:	sub	r0, r1, #48	; 0x30
   1e534:	cmp	r1, r8
   1e538:	movwgt	r0, #32768	; 0x8000
   1e53c:	b	1e544 <ftello64@plt+0xcc5c>
   1e540:	sub	r0, r1, #48	; 0x30
   1e544:	mov	r7, r0
   1e548:	mov	r0, r5
   1e54c:	mov	r1, r6
   1e550:	mov	r2, r4
   1e554:	bl	1b718 <ftello64@plt+0x9e30>
   1e558:	ldr	r1, [r6, #40]	; 0x28
   1e55c:	add	r0, r1, r0
   1e560:	str	r0, [r6, #40]	; 0x28
   1e564:	ldrb	r2, [r5, #4]
   1e568:	cmp	r2, #24
   1e56c:	bne	1e4e8 <ftello64@plt+0xcc00>
   1e570:	mov	r0, r7
   1e574:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1e578:	mvn	r7, #1
   1e57c:	b	1e570 <ftello64@plt+0xcc88>
   1e580:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1e584:	add	fp, sp, #24
   1e588:	sub	sp, sp, #8
   1e58c:	mov	r3, r0
   1e590:	mov	r5, r0
   1e594:	mov	r8, r1
   1e598:	mov	r0, r1
   1e59c:	mov	r1, #0
   1e5a0:	mov	r2, #0
   1e5a4:	mov	r7, #0
   1e5a8:	ldr	r4, [r3], #20
   1e5ac:	bl	1d54c <ftello64@plt+0xbc64>
   1e5b0:	cmp	r0, #0
   1e5b4:	str	r0, [sp, #4]
   1e5b8:	beq	1e654 <ftello64@plt+0xcd6c>
   1e5bc:	mov	r9, r0
   1e5c0:	add	r6, sp, #4
   1e5c4:	mov	r7, #0
   1e5c8:	str	r4, [r0]
   1e5cc:	ldr	r0, [r6]
   1e5d0:	ldr	r1, [r0, #24]
   1e5d4:	orr	r1, r1, #262144	; 0x40000
   1e5d8:	str	r1, [r0, #24]
   1e5dc:	ldr	r0, [r5, #4]
   1e5e0:	ldr	r4, [r6]
   1e5e4:	cmp	r0, #0
   1e5e8:	beq	1e5f8 <ftello64@plt+0xcd10>
   1e5ec:	add	r6, r4, #4
   1e5f0:	mov	r5, r0
   1e5f4:	b	1e62c <ftello64@plt+0xcd44>
   1e5f8:	mov	r1, #0
   1e5fc:	mov	r0, r5
   1e600:	ldr	r5, [r5, #8]
   1e604:	cmp	r5, r1
   1e608:	cmpne	r5, #0
   1e60c:	bne	1e628 <ftello64@plt+0xcd40>
   1e610:	ldr	r5, [r0]
   1e614:	ldr	r4, [r4]
   1e618:	mov	r1, r0
   1e61c:	cmp	r5, #0
   1e620:	bne	1e5fc <ftello64@plt+0xcd14>
   1e624:	b	1e650 <ftello64@plt+0xcd68>
   1e628:	add	r6, r4, #8
   1e62c:	add	r3, r5, #20
   1e630:	mov	r0, r8
   1e634:	mov	r1, #0
   1e638:	mov	r2, #0
   1e63c:	bl	1d54c <ftello64@plt+0xbc64>
   1e640:	cmp	r0, #0
   1e644:	str	r0, [r6]
   1e648:	bne	1e5c8 <ftello64@plt+0xcce0>
   1e64c:	b	1e654 <ftello64@plt+0xcd6c>
   1e650:	mov	r7, r9
   1e654:	mov	r0, r7
   1e658:	sub	sp, fp, #24
   1e65c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e660:	push	{r4, r5, r6, r7, fp, lr}
   1e664:	add	fp, sp, #16
   1e668:	mov	r6, r0
   1e66c:	mov	r5, r1
   1e670:	mov	r0, r2
   1e674:	mov	r4, r2
   1e678:	mov	r1, r6
   1e67c:	blx	r5
   1e680:	cmp	r0, #0
   1e684:	popne	{r4, r5, r6, r7, fp, pc}
   1e688:	ldr	r7, [r6, #4]
   1e68c:	cmp	r7, #0
   1e690:	bne	1e6c4 <ftello64@plt+0xcddc>
   1e694:	mov	r1, #0
   1e698:	b	1e6b0 <ftello64@plt+0xcdc8>
   1e69c:	ldr	r6, [r0]
   1e6a0:	mov	r1, r0
   1e6a4:	cmp	r6, #0
   1e6a8:	moveq	r0, #0
   1e6ac:	popeq	{r4, r5, r6, r7, fp, pc}
   1e6b0:	ldr	r7, [r6, #8]
   1e6b4:	mov	r0, r6
   1e6b8:	cmp	r7, r1
   1e6bc:	cmpne	r7, #0
   1e6c0:	beq	1e69c <ftello64@plt+0xcdb4>
   1e6c4:	mov	r0, r4
   1e6c8:	mov	r1, r7
   1e6cc:	blx	r5
   1e6d0:	cmp	r0, #0
   1e6d4:	mov	r6, r7
   1e6d8:	beq	1e688 <ftello64@plt+0xcda0>
   1e6dc:	pop	{r4, r5, r6, r7, fp, pc}
   1e6e0:	ldrb	r2, [r1, #24]
   1e6e4:	cmp	r2, #17
   1e6e8:	beq	1e71c <ftello64@plt+0xce34>
   1e6ec:	cmp	r2, #4
   1e6f0:	bne	1e770 <ftello64@plt+0xce88>
   1e6f4:	ldr	r2, [r0, #132]	; 0x84
   1e6f8:	cmp	r2, #0
   1e6fc:	beq	1e770 <ftello64@plt+0xce88>
   1e700:	ldr	r3, [r1, #20]
   1e704:	ldr	r2, [r2, r3, lsl #2]
   1e708:	mov	r3, #1
   1e70c:	str	r2, [r1, #20]
   1e710:	ldr	r1, [r0, #80]	; 0x50
   1e714:	orr	r1, r1, r3, lsl r2
   1e718:	b	1e76c <ftello64@plt+0xce84>
   1e71c:	ldr	r2, [r1, #4]
   1e720:	cmp	r2, #0
   1e724:	beq	1e770 <ftello64@plt+0xce88>
   1e728:	ldrb	r3, [r2, #24]
   1e72c:	cmp	r3, #17
   1e730:	bne	1e770 <ftello64@plt+0xce88>
   1e734:	ldr	r3, [r2, #4]
   1e738:	ldr	r2, [r2, #20]
   1e73c:	cmp	r3, #0
   1e740:	str	r3, [r1, #4]
   1e744:	strne	r1, [r3]
   1e748:	cmp	r2, #31
   1e74c:	ldr	r1, [r1, #20]
   1e750:	ldr	r3, [r0, #132]	; 0x84
   1e754:	ldr	r1, [r3, r1, lsl #2]
   1e758:	str	r1, [r3, r2, lsl #2]
   1e75c:	bgt	1e770 <ftello64@plt+0xce88>
   1e760:	ldr	r1, [r0, #80]	; 0x50
   1e764:	mov	r3, #1
   1e768:	bic	r1, r1, r3, lsl r2
   1e76c:	str	r1, [r0, #80]	; 0x50
   1e770:	mov	r0, #0
   1e774:	bx	lr
   1e778:	push	{r4, r5, fp, lr}
   1e77c:	add	fp, sp, #8
   1e780:	sub	sp, sp, #8
   1e784:	mov	r5, r0
   1e788:	mov	r0, #0
   1e78c:	mov	r4, r1
   1e790:	str	r0, [sp, #4]
   1e794:	ldr	r2, [r1, #4]
   1e798:	cmp	r2, #0
   1e79c:	beq	1e7c4 <ftello64@plt+0xcedc>
   1e7a0:	ldrb	r0, [r2, #24]
   1e7a4:	cmp	r0, #17
   1e7a8:	bne	1e7c4 <ftello64@plt+0xcedc>
   1e7ac:	add	r0, sp, #4
   1e7b0:	mov	r1, r5
   1e7b4:	bl	1ea7c <ftello64@plt+0xd194>
   1e7b8:	cmp	r0, #0
   1e7bc:	str	r0, [r4, #4]
   1e7c0:	strne	r4, [r0]
   1e7c4:	ldr	r2, [r4, #8]
   1e7c8:	cmp	r2, #0
   1e7cc:	beq	1e7f4 <ftello64@plt+0xcf0c>
   1e7d0:	ldrb	r0, [r2, #24]
   1e7d4:	cmp	r0, #17
   1e7d8:	bne	1e7f4 <ftello64@plt+0xcf0c>
   1e7dc:	add	r0, sp, #4
   1e7e0:	mov	r1, r5
   1e7e4:	bl	1ea7c <ftello64@plt+0xd194>
   1e7e8:	cmp	r0, #0
   1e7ec:	str	r0, [r4, #8]
   1e7f0:	strne	r4, [r0]
   1e7f4:	ldr	r0, [sp, #4]
   1e7f8:	sub	sp, fp, #8
   1e7fc:	pop	{r4, r5, fp, pc}
   1e800:	push	{r4, r5, fp, lr}
   1e804:	add	fp, sp, #8
   1e808:	ldr	r2, [r1, #24]
   1e80c:	mov	r5, r0
   1e810:	mov	r4, r1
   1e814:	uxtb	r0, r2
   1e818:	cmp	r0, #16
   1e81c:	bne	1e83c <ftello64@plt+0xcf54>
   1e820:	ldr	r0, [r4, #4]
   1e824:	ldr	r1, [r0, #12]
   1e828:	str	r1, [r4, #12]
   1e82c:	ldr	r0, [r0, #28]
   1e830:	str	r0, [r4, #28]
   1e834:	mov	r0, #0
   1e838:	pop	{r4, r5, fp, pc}
   1e83c:	str	r4, [r4, #12]
   1e840:	mov	r0, r5
   1e844:	ldr	r1, [r4, #20]
   1e848:	bl	1ebd0 <ftello64@plt+0xd2e8>
   1e84c:	cmn	r0, #1
   1e850:	str	r0, [r4, #28]
   1e854:	moveq	r0, #12
   1e858:	popeq	{r4, r5, fp, pc}
   1e85c:	ldrb	r2, [r4, #24]
   1e860:	mov	r1, r0
   1e864:	mov	r0, #0
   1e868:	cmp	r2, #12
   1e86c:	popne	{r4, r5, fp, pc}
   1e870:	ldr	r2, [r5]
   1e874:	ldr	r3, [r4, #20]
   1e878:	add	r1, r2, r1, lsl #3
   1e87c:	ldr	r2, [r1, #4]
   1e880:	bfi	r2, r3, #8, #10
   1e884:	str	r2, [r1, #4]
   1e888:	pop	{r4, r5, fp, pc}
   1e88c:	ldrb	r0, [r1, #24]
   1e890:	cmp	r0, #16
   1e894:	beq	1e8a8 <ftello64@plt+0xcfc0>
   1e898:	cmp	r0, #11
   1e89c:	bne	1e8c0 <ftello64@plt+0xcfd8>
   1e8a0:	ldr	r0, [r1, #4]
   1e8a4:	b	1e8e0 <ftello64@plt+0xcff8>
   1e8a8:	ldmib	r1, {r0, r2}
   1e8ac:	ldr	r3, [r2, #12]
   1e8b0:	str	r3, [r0, #16]
   1e8b4:	ldr	r0, [r1, #16]
   1e8b8:	str	r0, [r2, #16]
   1e8bc:	b	1e8e4 <ftello64@plt+0xcffc>
   1e8c0:	ldr	r0, [r1, #4]
   1e8c4:	cmp	r0, #0
   1e8c8:	ldrne	r2, [r1, #16]
   1e8cc:	strne	r2, [r0, #16]
   1e8d0:	ldr	r0, [r1, #8]
   1e8d4:	cmp	r0, #0
   1e8d8:	beq	1e8e4 <ftello64@plt+0xcffc>
   1e8dc:	ldr	r1, [r1, #16]
   1e8e0:	str	r1, [r0, #16]
   1e8e4:	mov	r0, #0
   1e8e8:	bx	lr
   1e8ec:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1e8f0:	add	fp, sp, #24
   1e8f4:	ldrb	r3, [r1, #24]
   1e8f8:	ldr	r2, [r1, #28]
   1e8fc:	mov	r4, #0
   1e900:	sub	r3, r3, #2
   1e904:	cmp	r3, #14
   1e908:	bhi	1ea10 <ftello64@plt+0xd128>
   1e90c:	add	r7, pc, #0
   1e910:	ldr	pc, [r7, r3, lsl #2]
   1e914:	andeq	lr, r1, r0, ror #20
   1e918:	andeq	lr, r1, r0, lsl sl
   1e91c:	andeq	lr, r1, r4, lsr #20
   1e920:	andeq	lr, r1, r0, lsl sl
   1e924:	andeq	lr, r1, r0, lsl sl
   1e928:	andeq	lr, r1, r0, lsl sl
   1e92c:	andeq	lr, r1, r0, asr r9
   1e930:	andeq	lr, r1, r0, asr r9
   1e934:	andeq	lr, r1, ip, lsl #19
   1e938:	andeq	lr, r1, ip, lsl #19
   1e93c:	andeq	lr, r1, r0, asr r9
   1e940:	andeq	lr, r1, r0, lsl sl
   1e944:	andeq	lr, r1, r0, lsl sl
   1e948:	andeq	lr, r1, r0, lsl sl
   1e94c:	andeq	lr, r1, r0, ror #20
   1e950:	ldr	r1, [r1, #16]
   1e954:	ldr	r5, [r1, #28]
   1e958:	ldr	r6, [r0, #20]
   1e95c:	add	r0, r2, r2, lsl #1
   1e960:	mov	r1, #1
   1e964:	str	r1, [r6, r0, lsl #2]!
   1e968:	mov	r0, #4
   1e96c:	mov	r7, r6
   1e970:	str	r1, [r7, #4]!
   1e974:	bl	255b8 <ftello64@plt+0x13cd0>
   1e978:	cmp	r0, #0
   1e97c:	str	r0, [r6, #8]
   1e980:	beq	1ea68 <ftello64@plt+0xd180>
   1e984:	str	r5, [r0]
   1e988:	b	1ea60 <ftello64@plt+0xd178>
   1e98c:	ldrb	r3, [r0, #88]	; 0x58
   1e990:	add	r6, r1, #16
   1e994:	add	r5, r2, r2, lsl #1
   1e998:	orr	r3, r3, #1
   1e99c:	strb	r3, [r0, #88]	; 0x58
   1e9a0:	mov	r3, r6
   1e9a4:	ldr	r7, [r1, #4]
   1e9a8:	ldr	r1, [r1, #8]
   1e9ac:	cmp	r1, #0
   1e9b0:	addne	r3, r1, #12
   1e9b4:	cmp	r7, #0
   1e9b8:	ldr	r1, [r3]
   1e9bc:	addne	r6, r7, #12
   1e9c0:	ldr	r8, [r1, #28]
   1e9c4:	ldr	r1, [r6]
   1e9c8:	ldr	r6, [r0, #20]
   1e9cc:	mov	r0, #2
   1e9d0:	ldr	r9, [r1, #28]
   1e9d4:	mov	r7, r6
   1e9d8:	str	r0, [r7, r5, lsl #2]!
   1e9dc:	mov	r0, #8
   1e9e0:	bl	255b8 <ftello64@plt+0x13cd0>
   1e9e4:	cmp	r0, #0
   1e9e8:	str	r0, [r7, #8]
   1e9ec:	beq	1ea74 <ftello64@plt+0xd18c>
   1e9f0:	add	r1, r6, r5, lsl #2
   1e9f4:	cmp	r9, r8
   1e9f8:	add	r1, r1, #4
   1e9fc:	bne	1ea44 <ftello64@plt+0xd15c>
   1ea00:	mov	r2, #1
   1ea04:	str	r2, [r1]
   1ea08:	str	r9, [r0]
   1ea0c:	b	1ea60 <ftello64@plt+0xd178>
   1ea10:	ldr	r1, [r1, #16]
   1ea14:	ldr	r0, [r0, #12]
   1ea18:	ldr	r1, [r1, #28]
   1ea1c:	str	r1, [r0, r2, lsl #2]
   1ea20:	b	1ea60 <ftello64@plt+0xd178>
   1ea24:	ldr	r7, [r1, #16]
   1ea28:	ldr	r3, [r0, #12]
   1ea2c:	ldr	r5, [r7, #28]
   1ea30:	str	r5, [r3, r2, lsl #2]
   1ea34:	ldrb	r1, [r1, #24]
   1ea38:	cmp	r1, #4
   1ea3c:	beq	1e958 <ftello64@plt+0xd070>
   1ea40:	b	1ea60 <ftello64@plt+0xd178>
   1ea44:	mov	r2, #2
   1ea48:	str	r2, [r1]
   1ea4c:	bge	1ea5c <ftello64@plt+0xd174>
   1ea50:	str	r9, [r0]
   1ea54:	str	r8, [r0, #4]
   1ea58:	b	1ea60 <ftello64@plt+0xd178>
   1ea5c:	stm	r0, {r8, r9}
   1ea60:	mov	r0, r4
   1ea64:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ea68:	mov	r0, #0
   1ea6c:	str	r0, [r7]
   1ea70:	str	r0, [r6]
   1ea74:	mov	r4, #12
   1ea78:	b	1ea60 <ftello64@plt+0xd178>
   1ea7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ea80:	add	fp, sp, #28
   1ea84:	sub	sp, sp, #12
   1ea88:	ldr	r5, [r2, #4]
   1ea8c:	ldr	sl, [r1]
   1ea90:	mov	r9, r2
   1ea94:	cmp	r5, #0
   1ea98:	ldrbne	r1, [r1, #28]
   1ea9c:	andsne	r1, r1, #16
   1eaa0:	bne	1eba8 <ftello64@plt+0xd2c0>
   1eaa4:	str	r0, [sp]
   1eaa8:	mov	r0, #8
   1eaac:	mov	r8, #0
   1eab0:	add	r3, sp, #4
   1eab4:	mov	r1, #0
   1eab8:	mov	r2, #0
   1eabc:	str	r0, [sp, #8]
   1eac0:	mov	r0, sl
   1eac4:	str	r8, [sp, #4]
   1eac8:	bl	1d54c <ftello64@plt+0xbc64>
   1eacc:	mov	r7, r0
   1ead0:	mov	r0, #9
   1ead4:	add	r3, sp, #4
   1ead8:	mov	r1, #0
   1eadc:	mov	r2, #0
   1eae0:	str	r0, [sp, #8]
   1eae4:	mov	r0, sl
   1eae8:	str	r8, [sp, #4]
   1eaec:	bl	1d54c <ftello64@plt+0xbc64>
   1eaf0:	mov	r4, r0
   1eaf4:	cmp	r5, #0
   1eaf8:	mov	r6, r0
   1eafc:	beq	1eb24 <ftello64@plt+0xd23c>
   1eb00:	mov	r0, #16
   1eb04:	add	r3, sp, #4
   1eb08:	mov	r1, r5
   1eb0c:	mov	r2, r4
   1eb10:	str	r0, [sp, #8]
   1eb14:	mov	r0, sl
   1eb18:	str	r8, [sp, #4]
   1eb1c:	bl	1d54c <ftello64@plt+0xbc64>
   1eb20:	mov	r6, r0
   1eb24:	mov	r0, #16
   1eb28:	add	r3, sp, #4
   1eb2c:	mov	r1, r7
   1eb30:	mov	r2, r6
   1eb34:	str	r0, [sp, #8]
   1eb38:	mov	r0, sl
   1eb3c:	str	r8, [sp, #4]
   1eb40:	bl	1d54c <ftello64@plt+0xbc64>
   1eb44:	cmp	r4, #0
   1eb48:	beq	1eb58 <ftello64@plt+0xd270>
   1eb4c:	cmp	r7, #0
   1eb50:	cmpne	r6, #0
   1eb54:	bne	1eb6c <ftello64@plt+0xd284>
   1eb58:	ldr	r1, [sp]
   1eb5c:	mov	r0, #12
   1eb60:	mov	r5, #0
   1eb64:	str	r0, [r1]
   1eb68:	b	1ebc4 <ftello64@plt+0xd2dc>
   1eb6c:	mov	r5, r0
   1eb70:	cmp	r0, #0
   1eb74:	beq	1eb58 <ftello64@plt+0xd270>
   1eb78:	ldr	r0, [r9, #20]
   1eb7c:	str	r0, [r4, #20]
   1eb80:	str	r0, [r7, #20]
   1eb84:	ldr	r1, [r9, #24]
   1eb88:	ldr	r0, [r4, #24]
   1eb8c:	lsr	r1, r1, #19
   1eb90:	bfi	r0, r1, #19, #1
   1eb94:	str	r0, [r4, #24]
   1eb98:	ldr	r0, [r7, #24]
   1eb9c:	bfi	r0, r1, #19, #1
   1eba0:	str	r0, [r7, #24]
   1eba4:	b	1ebc4 <ftello64@plt+0xd2dc>
   1eba8:	ldr	r3, [r9, #20]
   1ebac:	cmp	r3, #31
   1ebb0:	bgt	1ebc4 <ftello64@plt+0xd2dc>
   1ebb4:	ldr	r1, [sl, #80]	; 0x50
   1ebb8:	mov	r2, #1
   1ebbc:	tst	r1, r2, lsl r3
   1ebc0:	bne	1eaa4 <ftello64@plt+0xd1bc>
   1ebc4:	mov	r0, r5
   1ebc8:	sub	sp, fp, #28
   1ebcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ebd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ebd4:	add	fp, sp, #28
   1ebd8:	sub	sp, sp, #12
   1ebdc:	mov	r4, r0
   1ebe0:	ldr	r7, [r0, #4]
   1ebe4:	ldr	r0, [r0, #8]
   1ebe8:	mov	r5, r2
   1ebec:	mov	r9, r1
   1ebf0:	cmp	r0, r7
   1ebf4:	bcs	1ecc0 <ftello64@plt+0xd3d8>
   1ebf8:	ldr	r1, [r4]
   1ebfc:	str	r9, [r1, r0, lsl #3]!
   1ec00:	str	r5, [r1, #4]
   1ec04:	ldr	r0, [r4]
   1ec08:	ldr	r1, [r4, #8]
   1ec0c:	add	r0, r0, r1, lsl #3
   1ec10:	ldr	r1, [r0, #4]
   1ec14:	bfc	r1, #8, #10
   1ec18:	str	r1, [r0, #4]
   1ec1c:	uxtb	r1, r5
   1ec20:	cmp	r1, #5
   1ec24:	bne	1ec38 <ftello64@plt+0xd350>
   1ec28:	ldr	r2, [r4, #92]	; 0x5c
   1ec2c:	mov	r0, #1048576	; 0x100000
   1ec30:	cmp	r2, #1
   1ec34:	bgt	1ec48 <ftello64@plt+0xd360>
   1ec38:	sub	r0, r1, #6
   1ec3c:	clz	r0, r0
   1ec40:	lsr	r0, r0, #5
   1ec44:	lsl	r0, r0, #20
   1ec48:	ldr	r1, [r4]
   1ec4c:	ldr	r2, [r4, #8]
   1ec50:	add	r1, r1, r2, lsl #3
   1ec54:	ldr	r2, [r1, #4]
   1ec58:	bic	r2, r2, #1048576	; 0x100000
   1ec5c:	orr	r0, r2, r0
   1ec60:	mvn	r2, #0
   1ec64:	str	r0, [r1, #4]
   1ec68:	ldr	r0, [r4, #8]
   1ec6c:	ldr	r1, [r4, #12]
   1ec70:	str	r2, [r1, r0, lsl #2]
   1ec74:	mov	r2, #0
   1ec78:	ldr	r0, [r4, #8]
   1ec7c:	ldr	r1, [r4, #20]
   1ec80:	add	r0, r0, r0, lsl #1
   1ec84:	str	r2, [r1, r0, lsl #2]!
   1ec88:	str	r2, [r1, #4]
   1ec8c:	str	r2, [r1, #8]
   1ec90:	ldr	r0, [r4, #8]
   1ec94:	ldr	r1, [r4, #24]
   1ec98:	add	r0, r0, r0, lsl #1
   1ec9c:	str	r2, [r1, r0, lsl #2]!
   1eca0:	str	r2, [r1, #4]
   1eca4:	str	r2, [r1, #8]
   1eca8:	ldr	r6, [r4, #8]
   1ecac:	add	r0, r6, #1
   1ecb0:	str	r0, [r4, #8]
   1ecb4:	mov	r0, r6
   1ecb8:	sub	sp, fp, #28
   1ecbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ecc0:	movw	r0, #21845	; 0x5555
   1ecc4:	lsl	r1, r7, #1
   1ecc8:	mvn	r6, #0
   1eccc:	movt	r0, #5461	; 0x1555
   1ecd0:	cmp	r1, r0
   1ecd4:	bhi	1ecb4 <ftello64@plt+0xd3cc>
   1ecd8:	ldr	r0, [r4]
   1ecdc:	str	r1, [sp, #8]
   1ece0:	lsl	r1, r7, #4
   1ece4:	bl	255e8 <ftello64@plt+0x13d00>
   1ece8:	cmp	r0, #0
   1ecec:	beq	1ecb4 <ftello64@plt+0xd3cc>
   1ecf0:	str	r0, [r4]
   1ecf4:	lsl	r8, r7, #3
   1ecf8:	ldr	r0, [r4, #12]
   1ecfc:	mov	r1, r8
   1ed00:	bl	255e8 <ftello64@plt+0x13d00>
   1ed04:	str	r0, [sp, #4]
   1ed08:	ldr	r0, [r4, #16]
   1ed0c:	mov	r1, r8
   1ed10:	bl	255e8 <ftello64@plt+0x13d00>
   1ed14:	mov	r2, r0
   1ed18:	ldr	r0, [r4, #20]
   1ed1c:	add	r1, r7, r7, lsl #1
   1ed20:	lsl	r8, r1, #3
   1ed24:	mov	r7, r2
   1ed28:	mov	r1, r8
   1ed2c:	bl	255e8 <ftello64@plt+0x13d00>
   1ed30:	mov	sl, r0
   1ed34:	ldr	r0, [r4, #24]
   1ed38:	mov	r1, r8
   1ed3c:	bl	255e8 <ftello64@plt+0x13d00>
   1ed40:	mov	r8, r0
   1ed44:	ldr	r0, [sp, #4]
   1ed48:	cmp	r0, #0
   1ed4c:	beq	1ed5c <ftello64@plt+0xd474>
   1ed50:	cmp	r7, #0
   1ed54:	cmpne	sl, #0
   1ed58:	bne	1ed7c <ftello64@plt+0xd494>
   1ed5c:	bl	150fc <ftello64@plt+0x3814>
   1ed60:	mov	r0, r7
   1ed64:	bl	150fc <ftello64@plt+0x3814>
   1ed68:	mov	r0, sl
   1ed6c:	bl	150fc <ftello64@plt+0x3814>
   1ed70:	mov	r0, r8
   1ed74:	bl	150fc <ftello64@plt+0x3814>
   1ed78:	b	1ecb4 <ftello64@plt+0xd3cc>
   1ed7c:	cmp	r8, #0
   1ed80:	beq	1ed5c <ftello64@plt+0xd474>
   1ed84:	add	r1, r4, #12
   1ed88:	stm	r1, {r0, r7, sl}
   1ed8c:	str	r8, [r4, #24]
   1ed90:	ldr	r0, [sp, #8]
   1ed94:	str	r0, [r4, #4]
   1ed98:	ldr	r0, [r4, #8]
   1ed9c:	b	1ebf8 <ftello64@plt+0xd310>
   1eda0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1eda4:	add	fp, sp, #28
   1eda8:	sub	sp, sp, #44	; 0x2c
   1edac:	mov	r8, r0
   1edb0:	ldr	r0, [r1, #20]
   1edb4:	add	r4, r2, r2, lsl #1
   1edb8:	mov	r5, r1
   1edbc:	mov	r1, #0
   1edc0:	mov	r9, r3
   1edc4:	mov	r6, r2
   1edc8:	add	r0, r0, r4, lsl #2
   1edcc:	ldr	r0, [r0, #4]
   1edd0:	str	r1, [sp, #36]	; 0x24
   1edd4:	add	r0, r0, #1
   1edd8:	str	r0, [sp, #32]
   1eddc:	lsl	r0, r0, #2
   1ede0:	bl	255b8 <ftello64@plt+0x13cd0>
   1ede4:	cmp	r0, #0
   1ede8:	str	r0, [sp, #40]	; 0x28
   1edec:	beq	1efb4 <ftello64@plt+0xd6cc>
   1edf0:	mov	r1, #1
   1edf4:	str	r6, [r0]
   1edf8:	str	r1, [sp, #36]	; 0x24
   1edfc:	mvn	r1, #0
   1ee00:	ldr	r0, [r5, #24]
   1ee04:	add	r0, r0, r4, lsl #2
   1ee08:	str	r1, [r0, #4]
   1ee0c:	ldr	r2, [r5]
   1ee10:	add	r0, r2, r6, lsl #3
   1ee14:	ldr	r0, [r0, #4]
   1ee18:	ubfx	r1, r0, #8, #10
   1ee1c:	cmp	r1, #0
   1ee20:	beq	1ee7c <ftello64@plt+0xd594>
   1ee24:	ldr	r3, [r5, #20]
   1ee28:	add	r3, r3, r4, lsl #2
   1ee2c:	ldr	r7, [r3, #4]
   1ee30:	cmp	r7, #0
   1ee34:	beq	1ee7c <ftello64@plt+0xd594>
   1ee38:	ldr	r3, [r3, #8]
   1ee3c:	ldr	r3, [r3]
   1ee40:	add	r2, r2, r3, lsl #3
   1ee44:	ldrb	r2, [r2, #6]
   1ee48:	tst	r2, #4
   1ee4c:	bne	1ee7c <ftello64@plt+0xd594>
   1ee50:	str	r1, [sp]
   1ee54:	mov	r0, r5
   1ee58:	mov	r1, r6
   1ee5c:	mov	r2, r6
   1ee60:	mov	r3, r6
   1ee64:	bl	1efbc <ftello64@plt+0xd6d4>
   1ee68:	cmp	r0, #0
   1ee6c:	bne	1efac <ftello64@plt+0xd6c4>
   1ee70:	ldr	r0, [r5]
   1ee74:	add	r0, r0, r6, lsl #3
   1ee78:	ldr	r0, [r0, #4]
   1ee7c:	tst	r0, #8
   1ee80:	beq	1ef80 <ftello64@plt+0xd698>
   1ee84:	ldr	r0, [r5, #20]
   1ee88:	add	r1, r0, r4, lsl #2
   1ee8c:	ldr	r1, [r1, #4]
   1ee90:	cmp	r1, #1
   1ee94:	blt	1ef80 <ftello64@plt+0xd698>
   1ee98:	str	r8, [sp, #12]
   1ee9c:	mov	r8, #0
   1eea0:	add	r7, sp, #16
   1eea4:	add	sl, sp, #32
   1eea8:	mov	r6, #0
   1eeac:	str	r9, [sp, #8]
   1eeb0:	add	r0, r0, r4, lsl #2
   1eeb4:	ldr	r0, [r0, #8]
   1eeb8:	ldr	r2, [r0, r6, lsl #2]
   1eebc:	ldr	r0, [r5, #24]
   1eec0:	add	r9, r2, r2, lsl #1
   1eec4:	add	r0, r0, r9, lsl #2
   1eec8:	ldr	r1, [r0, #4]
   1eecc:	cmn	r1, #1
   1eed0:	beq	1ef38 <ftello64@plt+0xd650>
   1eed4:	cmp	r1, #0
   1eed8:	bne	1eef8 <ftello64@plt+0xd610>
   1eedc:	mov	r0, r7
   1eee0:	mov	r1, r5
   1eee4:	mov	r3, #0
   1eee8:	bl	1eda0 <ftello64@plt+0xd4b8>
   1eeec:	cmp	r0, #0
   1eef0:	beq	1ef08 <ftello64@plt+0xd620>
   1eef4:	b	1efac <ftello64@plt+0xd6c4>
   1eef8:	vldr	d16, [r0]
   1eefc:	ldr	r0, [r0, #8]
   1ef00:	str	r0, [sp, #24]
   1ef04:	vstr	d16, [sp, #16]
   1ef08:	mov	r0, sl
   1ef0c:	mov	r1, r7
   1ef10:	bl	1f298 <ftello64@plt+0xd9b0>
   1ef14:	cmp	r0, #0
   1ef18:	bne	1efac <ftello64@plt+0xd6c4>
   1ef1c:	ldr	r0, [r5, #24]
   1ef20:	add	r0, r0, r9, lsl #2
   1ef24:	ldr	r0, [r0, #4]
   1ef28:	cmp	r0, #0
   1ef2c:	bne	1ef3c <ftello64@plt+0xd654>
   1ef30:	ldr	r0, [sp, #24]
   1ef34:	bl	150fc <ftello64@plt+0x3814>
   1ef38:	mov	r8, #1
   1ef3c:	ldr	r0, [r5, #20]
   1ef40:	add	r6, r6, #1
   1ef44:	add	r1, r0, r4, lsl #2
   1ef48:	ldr	r1, [r1, #4]
   1ef4c:	cmp	r6, r1
   1ef50:	blt	1eeb0 <ftello64@plt+0xd5c8>
   1ef54:	tst	r8, #1
   1ef58:	ldr	r8, [sp, #12]
   1ef5c:	ldr	r0, [sp, #8]
   1ef60:	beq	1ef80 <ftello64@plt+0xd698>
   1ef64:	cmp	r0, #0
   1ef68:	bne	1ef80 <ftello64@plt+0xd698>
   1ef6c:	ldr	r0, [r5, #24]
   1ef70:	mov	r1, #0
   1ef74:	add	r0, r0, r4, lsl #2
   1ef78:	str	r1, [r0, #4]
   1ef7c:	b	1ef98 <ftello64@plt+0xd6b0>
   1ef80:	ldr	r0, [r5, #24]
   1ef84:	vldr	d16, [sp, #32]
   1ef88:	ldr	r1, [sp, #40]	; 0x28
   1ef8c:	add	r0, r0, r4, lsl #2
   1ef90:	str	r1, [r0, #8]
   1ef94:	vstr	d16, [r0]
   1ef98:	ldr	r0, [sp, #40]	; 0x28
   1ef9c:	vldr	d16, [sp, #32]
   1efa0:	str	r0, [r8, #8]
   1efa4:	mov	r0, #0
   1efa8:	vstr	d16, [r8]
   1efac:	sub	sp, fp, #28
   1efb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1efb4:	mov	r0, #12
   1efb8:	b	1efac <ftello64@plt+0xd6c4>
   1efbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1efc0:	add	fp, sp, #28
   1efc4:	sub	sp, sp, #20
   1efc8:	ldr	sl, [fp, #8]
   1efcc:	mov	r8, r2
   1efd0:	mov	r4, r1
   1efd4:	mov	r7, r0
   1efd8:	str	r3, [sp, #8]
   1efdc:	ldr	r2, [r7]
   1efe0:	add	r1, r2, r4, lsl #3
   1efe4:	ldrb	r0, [r1, #4]!
   1efe8:	cmp	r0, #4
   1efec:	bne	1f06c <ftello64@plt+0xd784>
   1eff0:	ldr	r0, [r7, #12]
   1eff4:	ldr	r1, [r7, #20]
   1eff8:	add	r9, r8, r8, lsl #1
   1effc:	mov	r2, sl
   1f000:	mov	r6, r7
   1f004:	ldr	r5, [r0, r4, lsl #2]
   1f008:	add	r0, r1, r9, lsl #2
   1f00c:	mov	r1, #0
   1f010:	str	r1, [r0, #4]
   1f014:	mov	r0, r7
   1f018:	mov	r1, r5
   1f01c:	bl	1f424 <ftello64@plt+0xdb3c>
   1f020:	mov	r7, r0
   1f024:	mov	r0, #12
   1f028:	cmn	r7, #1
   1f02c:	str	r0, [sp, #16]
   1f030:	beq	1f28c <ftello64@plt+0xd9a4>
   1f034:	ldr	r0, [r6, #12]
   1f038:	ldr	r1, [r0, r4, lsl #2]
   1f03c:	str	r1, [r0, r8, lsl #2]
   1f040:	mov	r1, r7
   1f044:	ldr	r0, [r6, #20]
   1f048:	add	r0, r0, r9, lsl #2
   1f04c:	bl	1f4ac <ftello64@plt+0xdbc4>
   1f050:	mov	r8, r7
   1f054:	mov	r1, #0
   1f058:	cmp	r0, #0
   1f05c:	mov	r4, r5
   1f060:	mov	r7, r6
   1f064:	bne	1f23c <ftello64@plt+0xd954>
   1f068:	b	1f28c <ftello64@plt+0xd9a4>
   1f06c:	ldr	r0, [r7, #20]
   1f070:	add	r9, r4, r4, lsl #1
   1f074:	add	r6, r0, r9, lsl #2
   1f078:	ldr	r3, [r6, #4]
   1f07c:	cmp	r3, #0
   1f080:	beq	1f278 <ftello64@plt+0xd990>
   1f084:	ldr	r6, [r6, #8]
   1f088:	cmp	r3, #1
   1f08c:	ldr	r5, [r6]
   1f090:	add	r6, r8, r8, lsl #1
   1f094:	add	r0, r0, r6, lsl #2
   1f098:	str	r6, [sp, #12]
   1f09c:	mov	r6, #0
   1f0a0:	str	r6, [r0, #4]
   1f0a4:	bne	1f0d8 <ftello64@plt+0xd7f0>
   1f0a8:	ldr	r2, [sp, #8]
   1f0ac:	cmp	r4, r2
   1f0b0:	bne	1f1e8 <ftello64@plt+0xd900>
   1f0b4:	cmp	r8, r4
   1f0b8:	beq	1f1e8 <ftello64@plt+0xd900>
   1f0bc:	mov	r1, r5
   1f0c0:	bl	1f4ac <ftello64@plt+0xdbc4>
   1f0c4:	ldr	r4, [sp, #8]
   1f0c8:	cmp	r0, #0
   1f0cc:	mov	r1, #1
   1f0d0:	movwne	r1, #2
   1f0d4:	b	1f23c <ftello64@plt+0xd954>
   1f0d8:	ldr	r1, [r7, #8]
   1f0dc:	sub	r3, r1, #1
   1f0e0:	cmp	r3, #1
   1f0e4:	blt	1f134 <ftello64@plt+0xd84c>
   1f0e8:	add	r3, r2, r3, lsl #3
   1f0ec:	ldr	r6, [r3, #4]
   1f0f0:	ands	r3, r6, #262144	; 0x40000
   1f0f4:	beq	1f134 <ftello64@plt+0xd84c>
   1f0f8:	ldr	r3, [r7, #16]
   1f0fc:	sub	r2, r2, #12
   1f100:	sub	r3, r3, #4
   1f104:	ldr	r4, [r3, r1, lsl #2]
   1f108:	cmp	r4, r5
   1f10c:	ubfxeq	r6, r6, #8, #10
   1f110:	cmpeq	r6, sl
   1f114:	beq	1f248 <ftello64@plt+0xd960>
   1f118:	sub	r6, r1, #2
   1f11c:	cmp	r6, #1
   1f120:	blt	1f134 <ftello64@plt+0xd84c>
   1f124:	ldr	r6, [r2, r1, lsl #3]
   1f128:	sub	r1, r1, #1
   1f12c:	ands	r4, r6, #262144	; 0x40000
   1f130:	bne	1f104 <ftello64@plt+0xd81c>
   1f134:	mov	r0, r7
   1f138:	mov	r1, r5
   1f13c:	mov	r2, sl
   1f140:	bl	1f424 <ftello64@plt+0xdb3c>
   1f144:	mov	r4, r0
   1f148:	mov	r0, #12
   1f14c:	cmn	r4, #1
   1f150:	str	r0, [sp, #16]
   1f154:	beq	1f28c <ftello64@plt+0xd9a4>
   1f158:	ldr	r0, [r7, #20]
   1f15c:	ldr	r6, [sp, #12]
   1f160:	mov	r1, r4
   1f164:	add	r0, r0, r6, lsl #2
   1f168:	bl	1f4ac <ftello64@plt+0xdbc4>
   1f16c:	cmp	r0, #0
   1f170:	beq	1f28c <ftello64@plt+0xd9a4>
   1f174:	ldr	r3, [sp, #8]
   1f178:	mov	r0, r7
   1f17c:	mov	r1, r5
   1f180:	mov	r2, r4
   1f184:	str	sl, [sp]
   1f188:	bl	1efbc <ftello64@plt+0xd6d4>
   1f18c:	cmp	r0, #0
   1f190:	bne	1f288 <ftello64@plt+0xd9a0>
   1f194:	ldr	r0, [r7, #20]
   1f198:	mov	r2, sl
   1f19c:	add	r0, r0, r9, lsl #2
   1f1a0:	ldr	r0, [r0, #8]
   1f1a4:	ldr	r4, [r0, #4]
   1f1a8:	mov	r0, r7
   1f1ac:	mov	r1, r4
   1f1b0:	bl	1f424 <ftello64@plt+0xdb3c>
   1f1b4:	mov	r8, r0
   1f1b8:	mov	r0, #12
   1f1bc:	cmn	r8, #1
   1f1c0:	str	r0, [sp, #16]
   1f1c4:	beq	1f28c <ftello64@plt+0xd9a4>
   1f1c8:	ldr	r0, [r7, #20]
   1f1cc:	mov	r1, r8
   1f1d0:	add	r0, r0, r6, lsl #2
   1f1d4:	bl	1f4ac <ftello64@plt+0xdbc4>
   1f1d8:	mov	r1, #0
   1f1dc:	cmp	r0, #0
   1f1e0:	bne	1f23c <ftello64@plt+0xd954>
   1f1e4:	b	1f28c <ftello64@plt+0xd9a4>
   1f1e8:	ldr	r0, [r1]
   1f1ec:	mov	r1, r5
   1f1f0:	ubfx	r0, r0, #8, #10
   1f1f4:	orr	sl, r0, sl
   1f1f8:	mov	r0, r7
   1f1fc:	mov	r2, sl
   1f200:	bl	1f424 <ftello64@plt+0xdb3c>
   1f204:	mov	r8, r0
   1f208:	mov	r0, #12
   1f20c:	cmn	r8, #1
   1f210:	str	r0, [sp, #16]
   1f214:	beq	1f28c <ftello64@plt+0xd9a4>
   1f218:	ldr	r0, [r7, #20]
   1f21c:	ldr	r1, [sp, #12]
   1f220:	add	r0, r0, r1, lsl #2
   1f224:	mov	r1, r8
   1f228:	bl	1f4ac <ftello64@plt+0xdbc4>
   1f22c:	mov	r1, #0
   1f230:	cmp	r0, #0
   1f234:	mov	r4, r5
   1f238:	beq	1f28c <ftello64@plt+0xd9a4>
   1f23c:	cmp	r1, #0
   1f240:	beq	1efdc <ftello64@plt+0xd6f4>
   1f244:	b	1f264 <ftello64@plt+0xd97c>
   1f248:	sub	r1, r1, #1
   1f24c:	bl	1f4ac <ftello64@plt+0xdbc4>
   1f250:	ldr	r6, [sp, #12]
   1f254:	cmp	r0, #0
   1f258:	bne	1f194 <ftello64@plt+0xd8ac>
   1f25c:	mov	r0, #12
   1f260:	b	1f288 <ftello64@plt+0xd9a0>
   1f264:	mov	r0, #12
   1f268:	cmp	r1, #2
   1f26c:	str	r0, [sp, #16]
   1f270:	beq	1f284 <ftello64@plt+0xd99c>
   1f274:	b	1f28c <ftello64@plt+0xd9a4>
   1f278:	ldr	r0, [r7, #12]
   1f27c:	ldr	r1, [r0, r4, lsl #2]
   1f280:	str	r1, [r0, r8, lsl #2]
   1f284:	mov	r0, #0
   1f288:	str	r0, [sp, #16]
   1f28c:	ldr	r0, [sp, #16]
   1f290:	sub	sp, fp, #28
   1f294:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f298:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1f29c:	add	fp, sp, #24
   1f2a0:	mov	r8, #0
   1f2a4:	cmp	r1, #0
   1f2a8:	beq	1f400 <ftello64@plt+0xdb18>
   1f2ac:	mov	r5, r0
   1f2b0:	ldr	r0, [r1, #4]
   1f2b4:	mov	r9, r1
   1f2b8:	cmp	r0, #0
   1f2bc:	beq	1f400 <ftello64@plt+0xdb18>
   1f2c0:	ldr	r1, [r5, #4]
   1f2c4:	ldr	r2, [r5]
   1f2c8:	add	r3, r1, r0, lsl #1
   1f2cc:	cmp	r2, r3
   1f2d0:	bge	1f300 <ftello64@plt+0xda18>
   1f2d4:	add	r7, r2, r0
   1f2d8:	ldr	r0, [r5, #8]
   1f2dc:	lsl	r1, r7, #3
   1f2e0:	bl	255e8 <ftello64@plt+0x13d00>
   1f2e4:	cmp	r0, #0
   1f2e8:	beq	1f41c <ftello64@plt+0xdb34>
   1f2ec:	str	r0, [r5, #8]
   1f2f0:	lsl	r0, r7, #1
   1f2f4:	str	r0, [r5]
   1f2f8:	ldr	r1, [r5, #4]
   1f2fc:	ldr	r0, [r9, #4]
   1f300:	cmp	r1, #0
   1f304:	beq	1f408 <ftello64@plt+0xdb20>
   1f308:	add	r7, r1, r0, lsl #1
   1f30c:	sub	r1, r1, #1
   1f310:	sub	r0, r0, #1
   1f314:	orr	r2, r0, r1
   1f318:	cmp	r2, #0
   1f31c:	blt	1f368 <ftello64@plt+0xda80>
   1f320:	ldr	r2, [r9, #8]
   1f324:	ldr	r3, [r5, #8]
   1f328:	ldr	r4, [r2, r0, lsl #2]
   1f32c:	ldr	r6, [r3, r1, lsl #2]
   1f330:	cmp	r6, r4
   1f334:	bne	1f344 <ftello64@plt+0xda5c>
   1f338:	sub	r1, r1, #1
   1f33c:	sub	r0, r0, #1
   1f340:	b	1f35c <ftello64@plt+0xda74>
   1f344:	bge	1f358 <ftello64@plt+0xda70>
   1f348:	sub	r7, r7, #1
   1f34c:	sub	r0, r0, #1
   1f350:	str	r4, [r3, r7, lsl #2]
   1f354:	b	1f35c <ftello64@plt+0xda74>
   1f358:	sub	r1, r1, #1
   1f35c:	orr	r6, r0, r1
   1f360:	cmn	r6, #1
   1f364:	bgt	1f328 <ftello64@plt+0xda40>
   1f368:	cmp	r0, #0
   1f36c:	blt	1f38c <ftello64@plt+0xdaa4>
   1f370:	add	r2, r0, #1
   1f374:	ldr	r0, [r5, #8]
   1f378:	ldr	r1, [r9, #8]
   1f37c:	sub	r7, r7, r2
   1f380:	lsl	r2, r2, #2
   1f384:	add	r0, r0, r7, lsl #2
   1f388:	bl	115c4 <memcpy@plt>
   1f38c:	ldr	r0, [r5, #4]
   1f390:	ldr	r2, [r9, #4]
   1f394:	sub	r1, r0, #1
   1f398:	add	r3, r1, r2, lsl #1
   1f39c:	sub	r2, r3, r7
   1f3a0:	adds	r2, r2, #1
   1f3a4:	beq	1f400 <ftello64@plt+0xdb18>
   1f3a8:	add	r0, r2, r0
   1f3ac:	str	r0, [r5, #4]
   1f3b0:	ldr	r0, [r5, #8]
   1f3b4:	ldr	r6, [r0, r1, lsl #2]
   1f3b8:	ldr	r5, [r0, r3, lsl #2]
   1f3bc:	cmp	r5, r6
   1f3c0:	ble	1f3dc <ftello64@plt+0xdaf4>
   1f3c4:	add	r6, r2, r1
   1f3c8:	subs	r2, r2, #1
   1f3cc:	sub	r3, r3, #1
   1f3d0:	str	r5, [r0, r6, lsl #2]
   1f3d4:	bne	1f3b4 <ftello64@plt+0xdacc>
   1f3d8:	b	1f400 <ftello64@plt+0xdb18>
   1f3dc:	add	r5, r2, r1
   1f3e0:	cmp	r1, #0
   1f3e4:	str	r6, [r0, r5, lsl #2]
   1f3e8:	sub	r6, r1, #1
   1f3ec:	mov	r1, r6
   1f3f0:	bgt	1f3b4 <ftello64@plt+0xdacc>
   1f3f4:	add	r1, r0, r7, lsl #2
   1f3f8:	lsl	r2, r2, #2
   1f3fc:	bl	115c4 <memcpy@plt>
   1f400:	mov	r0, r8
   1f404:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f408:	str	r0, [r5, #4]
   1f40c:	ldr	r0, [r5, #8]
   1f410:	ldr	r2, [r9, #4]
   1f414:	ldr	r1, [r9, #8]
   1f418:	b	1f3f8 <ftello64@plt+0xdb10>
   1f41c:	mov	r8, #12
   1f420:	b	1f400 <ftello64@plt+0xdb18>
   1f424:	push	{r4, r5, r6, sl, fp, lr}
   1f428:	add	fp, sp, #16
   1f42c:	mov	r5, r0
   1f430:	ldr	r0, [r0]
   1f434:	mov	r4, r1
   1f438:	mov	r6, r2
   1f43c:	ldr	r1, [r0, r1, lsl #3]!
   1f440:	ldr	r2, [r0, #4]
   1f444:	mov	r0, r5
   1f448:	bl	1ebd0 <ftello64@plt+0xd2e8>
   1f44c:	cmn	r0, #1
   1f450:	ldrne	r1, [r5]
   1f454:	movwne	r3, #65280	; 0xff00
   1f458:	movtne	r3, #3
   1f45c:	addne	r1, r1, r0, lsl #3
   1f460:	ldrne	r2, [r1, #4]
   1f464:	bfine	r2, r6, #8, #10
   1f468:	strne	r2, [r1, #4]
   1f46c:	ldrne	r1, [r5]
   1f470:	addne	r2, r1, r4, lsl #3
   1f474:	addne	r1, r1, r0, lsl #3
   1f478:	ldrne	r2, [r2, #4]
   1f47c:	andne	r2, r2, r3
   1f480:	ldrne	r3, [r1, #4]
   1f484:	orrne	r2, r2, r3
   1f488:	strne	r2, [r1, #4]
   1f48c:	ldrne	r1, [r5]
   1f490:	addne	r1, r1, r0, lsl #3
   1f494:	ldrne	r2, [r1, #4]
   1f498:	orrne	r2, r2, #262144	; 0x40000
   1f49c:	strne	r2, [r1, #4]
   1f4a0:	ldrne	r1, [r5, #16]
   1f4a4:	strne	r4, [r1, r0, lsl #2]
   1f4a8:	pop	{r4, r5, r6, sl, fp, pc}
   1f4ac:	push	{r4, r5, r6, sl, fp, lr}
   1f4b0:	add	fp, sp, #16
   1f4b4:	ldr	r2, [r0]
   1f4b8:	mov	r5, r1
   1f4bc:	mov	r4, r0
   1f4c0:	cmp	r2, #0
   1f4c4:	beq	1f4f0 <ftello64@plt+0xdc08>
   1f4c8:	ldr	r1, [r4, #4]
   1f4cc:	cmp	r1, #0
   1f4d0:	bne	1f51c <ftello64@plt+0xdc34>
   1f4d4:	ldr	r0, [r4, #8]
   1f4d8:	str	r5, [r0]
   1f4dc:	ldr	r0, [r4, #4]
   1f4e0:	mov	r6, #1
   1f4e4:	add	r0, r0, #1
   1f4e8:	str	r0, [r4, #4]
   1f4ec:	b	1f514 <ftello64@plt+0xdc2c>
   1f4f0:	mov	r6, #1
   1f4f4:	mov	r0, #4
   1f4f8:	str	r6, [r4]
   1f4fc:	str	r6, [r4, #4]
   1f500:	bl	255b8 <ftello64@plt+0x13cd0>
   1f504:	cmp	r0, #0
   1f508:	str	r0, [r4, #8]
   1f50c:	beq	1f54c <ftello64@plt+0xdc64>
   1f510:	str	r5, [r0]
   1f514:	mov	r0, r6
   1f518:	pop	{r4, r5, r6, sl, fp, pc}
   1f51c:	cmp	r2, r1
   1f520:	bne	1f55c <ftello64@plt+0xdc74>
   1f524:	lsl	r0, r2, #1
   1f528:	lsl	r1, r2, #3
   1f52c:	str	r0, [r4]
   1f530:	ldr	r0, [r4, #8]
   1f534:	bl	255e8 <ftello64@plt+0x13d00>
   1f538:	cmp	r0, #0
   1f53c:	beq	1f5d8 <ftello64@plt+0xdcf0>
   1f540:	str	r0, [r4, #8]
   1f544:	ldr	r1, [r4, #4]
   1f548:	b	1f560 <ftello64@plt+0xdc78>
   1f54c:	mov	r6, #0
   1f550:	str	r6, [r4]
   1f554:	str	r6, [r4, #4]
   1f558:	b	1f514 <ftello64@plt+0xdc2c>
   1f55c:	ldr	r0, [r4, #8]
   1f560:	ldr	r2, [r0]
   1f564:	cmp	r2, r5
   1f568:	ble	1f5a0 <ftello64@plt+0xdcb8>
   1f56c:	cmp	r1, #1
   1f570:	blt	1f5d0 <ftello64@plt+0xdce8>
   1f574:	add	r2, r0, r1, lsl #2
   1f578:	add	r1, r1, #1
   1f57c:	mov	r3, r2
   1f580:	ldr	r6, [r3, #-4]!
   1f584:	sub	r1, r1, #1
   1f588:	cmp	r1, #1
   1f58c:	str	r6, [r2]
   1f590:	mov	r2, r3
   1f594:	bgt	1f580 <ftello64@plt+0xdc98>
   1f598:	sub	r1, r1, #1
   1f59c:	b	1f5d0 <ftello64@plt+0xdce8>
   1f5a0:	add	r2, r0, r1, lsl #2
   1f5a4:	ldr	r3, [r2, #-4]
   1f5a8:	cmp	r3, r5
   1f5ac:	ble	1f5d0 <ftello64@plt+0xdce8>
   1f5b0:	sub	r1, r1, #2
   1f5b4:	str	r3, [r2]
   1f5b8:	sub	r1, r1, #1
   1f5bc:	ldr	r3, [r2, #-8]
   1f5c0:	sub	r2, r2, #4
   1f5c4:	cmp	r3, r5
   1f5c8:	bgt	1f5b4 <ftello64@plt+0xdccc>
   1f5cc:	add	r1, r1, #2
   1f5d0:	str	r5, [r0, r1, lsl #2]
   1f5d4:	b	1f4dc <ftello64@plt+0xdbf4>
   1f5d8:	mov	r6, #0
   1f5dc:	b	1f514 <ftello64@plt+0xdc2c>
   1f5e0:	push	{r4, r5, fp, lr}
   1f5e4:	add	fp, sp, #8
   1f5e8:	mov	r5, r0
   1f5ec:	mov	r4, r1
   1f5f0:	ldr	r0, [r0]
   1f5f4:	ldr	r1, [r5, #4]
   1f5f8:	cmp	r0, r1
   1f5fc:	bne	1f630 <ftello64@plt+0xdd48>
   1f600:	mov	r1, #2
   1f604:	add	r0, r1, r0, lsl #1
   1f608:	str	r0, [r5]
   1f60c:	lsl	r1, r0, #2
   1f610:	ldr	r0, [r5, #8]
   1f614:	bl	255e8 <ftello64@plt+0x13d00>
   1f618:	cmp	r0, #0
   1f61c:	moveq	r0, #0
   1f620:	popeq	{r4, r5, fp, pc}
   1f624:	str	r0, [r5, #8]
   1f628:	ldr	r1, [r5, #4]
   1f62c:	b	1f634 <ftello64@plt+0xdd4c>
   1f630:	ldr	r0, [r5, #8]
   1f634:	add	r2, r1, #1
   1f638:	str	r2, [r5, #4]
   1f63c:	str	r4, [r0, r1, lsl #2]
   1f640:	mov	r0, #1
   1f644:	pop	{r4, r5, fp, pc}
   1f648:	push	{r4, r5, fp, lr}
   1f64c:	add	fp, sp, #8
   1f650:	mov	r4, r0
   1f654:	ldr	r0, [r1, #4]
   1f658:	mov	r5, r1
   1f65c:	str	r0, [r4, #4]
   1f660:	ldr	r1, [r1, #4]
   1f664:	cmp	r1, #1
   1f668:	blt	1f69c <ftello64@plt+0xddb4>
   1f66c:	str	r0, [r4]
   1f670:	lsl	r0, r0, #2
   1f674:	bl	255b8 <ftello64@plt+0x13cd0>
   1f678:	cmp	r0, #0
   1f67c:	str	r0, [r4, #8]
   1f680:	beq	1f6b0 <ftello64@plt+0xddc8>
   1f684:	ldr	r2, [r5, #4]
   1f688:	ldr	r1, [r5, #8]
   1f68c:	lsl	r2, r2, #2
   1f690:	bl	115c4 <memcpy@plt>
   1f694:	mov	r0, #0
   1f698:	pop	{r4, r5, fp, pc}
   1f69c:	mov	r0, #0
   1f6a0:	str	r0, [r4]
   1f6a4:	str	r0, [r4, #4]
   1f6a8:	str	r0, [r4, #8]
   1f6ac:	pop	{r4, r5, fp, pc}
   1f6b0:	mov	r0, #0
   1f6b4:	str	r0, [r4]
   1f6b8:	str	r0, [r4, #4]
   1f6bc:	mov	r0, #12
   1f6c0:	pop	{r4, r5, fp, pc}
   1f6c4:	ldr	r2, [r0, #4]
   1f6c8:	cmp	r2, #1
   1f6cc:	movlt	r0, #0
   1f6d0:	bxlt	lr
   1f6d4:	push	{r4, r5, r6, sl, fp, lr}
   1f6d8:	add	fp, sp, #16
   1f6dc:	ldr	ip, [r0, #8]
   1f6e0:	subs	r2, r2, #1
   1f6e4:	mov	r0, #0
   1f6e8:	mov	r3, #0
   1f6ec:	beq	1f718 <ftello64@plt+0xde30>
   1f6f0:	mov	r3, #0
   1f6f4:	mov	lr, #1
   1f6f8:	add	r4, r2, r3
   1f6fc:	lsr	r5, r4, #1
   1f700:	ldr	r6, [ip, r5, lsl #2]
   1f704:	cmp	r6, r1
   1f708:	movge	r2, r5
   1f70c:	addlt	r3, lr, r4, lsr #1
   1f710:	cmp	r3, r2
   1f714:	bcc	1f6f8 <ftello64@plt+0xde10>
   1f718:	ldr	r2, [ip, r3, lsl #2]
   1f71c:	cmp	r2, r1
   1f720:	addeq	r0, r3, #1
   1f724:	pop	{r4, r5, r6, sl, fp, pc}
   1f728:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f72c:	add	fp, sp, #28
   1f730:	sub	sp, sp, #20
   1f734:	ldr	lr, [r2, #4]
   1f738:	cmp	lr, #0
   1f73c:	beq	1fa44 <ftello64@plt+0xe15c>
   1f740:	mov	r8, r3
   1f744:	mov	sl, r2
   1f748:	add	r7, lr, r3
   1f74c:	cmp	lr, #1
   1f750:	str	r0, [sp, #4]
   1f754:	blt	1f770 <ftello64@plt+0xde88>
   1f758:	ldr	r3, [sl, #8]
   1f75c:	mov	r2, lr
   1f760:	ldr	r0, [r3], #4
   1f764:	subs	r2, r2, #1
   1f768:	add	r7, r0, r7
   1f76c:	bne	1f760 <ftello64@plt+0xde78>
   1f770:	ldr	r0, [r1, #32]
   1f774:	str	r1, [sp, #12]
   1f778:	ldr	r1, [r1, #68]	; 0x44
   1f77c:	and	r1, r1, r7
   1f780:	add	r2, r1, r1, lsl #1
   1f784:	ldr	r1, [r0, r2, lsl #2]
   1f788:	cmp	r1, #1
   1f78c:	blt	1f81c <ftello64@plt+0xdf34>
   1f790:	add	r0, r0, r2, lsl #2
   1f794:	sub	ip, lr, #1
   1f798:	mov	r3, #0
   1f79c:	ldr	r9, [r0, #8]
   1f7a0:	b	1f7e0 <ftello64@plt+0xdef8>
   1f7a4:	ldr	r0, [r5, #4]
   1f7a8:	cmp	r0, lr
   1f7ac:	bne	1f810 <ftello64@plt+0xdf28>
   1f7b0:	mov	r0, ip
   1f7b4:	add	r6, r0, #1
   1f7b8:	cmp	r6, #1
   1f7bc:	blt	1fa4c <ftello64@plt+0xe164>
   1f7c0:	ldr	r6, [sl, #8]
   1f7c4:	ldr	r2, [r5, #8]
   1f7c8:	ldr	r6, [r6, r0, lsl #2]
   1f7cc:	ldr	r2, [r2, r0, lsl #2]
   1f7d0:	sub	r0, r0, #1
   1f7d4:	cmp	r2, r6
   1f7d8:	beq	1f7b4 <ftello64@plt+0xdecc>
   1f7dc:	b	1f810 <ftello64@plt+0xdf28>
   1f7e0:	ldr	r4, [r9, r3, lsl #2]
   1f7e4:	ldr	r0, [r4]
   1f7e8:	cmp	r0, r7
   1f7ec:	bne	1f810 <ftello64@plt+0xdf28>
   1f7f0:	ldrb	r0, [r4, #52]	; 0x34
   1f7f4:	and	r0, r0, #15
   1f7f8:	cmp	r0, r8
   1f7fc:	bne	1f810 <ftello64@plt+0xdf28>
   1f800:	cmp	sl, #0
   1f804:	ldrne	r5, [r4, #40]	; 0x28
   1f808:	cmpne	r5, #0
   1f80c:	bne	1f7a4 <ftello64@plt+0xdebc>
   1f810:	add	r3, r3, #1
   1f814:	cmp	r3, r1
   1f818:	blt	1f7e0 <ftello64@plt+0xdef8>
   1f81c:	mov	r0, #56	; 0x38
   1f820:	mov	r1, #1
   1f824:	bl	25564 <ftello64@plt+0x13c7c>
   1f828:	cmp	r0, #0
   1f82c:	beq	1fa30 <ftello64@plt+0xe148>
   1f830:	add	r5, r0, #4
   1f834:	mov	r4, r0
   1f838:	mov	r1, sl
   1f83c:	mov	r0, r5
   1f840:	bl	1f648 <ftello64@plt+0xdd60>
   1f844:	cmp	r0, #0
   1f848:	bne	1fa58 <ftello64@plt+0xe170>
   1f84c:	str	r5, [r4, #40]	; 0x28
   1f850:	and	r0, r8, #15
   1f854:	ldr	r6, [sp, #12]
   1f858:	ldrb	r1, [r4, #52]	; 0x34
   1f85c:	and	r1, r1, #240	; 0xf0
   1f860:	orr	r0, r1, r0
   1f864:	strb	r0, [r4, #52]	; 0x34
   1f868:	ldr	r0, [sl, #4]
   1f86c:	cmp	r0, #1
   1f870:	blt	1fa10 <ftello64@plt+0xe128>
   1f874:	movw	r9, #65280	; 0xff00
   1f878:	and	r0, r8, #4
   1f87c:	mov	ip, r5
   1f880:	and	lr, r8, #1
   1f884:	str	r0, [sp]
   1f888:	and	r0, r8, #2
   1f88c:	movt	r9, #3
   1f890:	mov	r8, #0
   1f894:	str	r0, [sp, #8]
   1f898:	add	r3, r9, #255	; 0xff
   1f89c:	mov	r0, #0
   1f8a0:	str	r3, [sp, #16]
   1f8a4:	b	1f8dc <ftello64@plt+0xdff4>
   1f8a8:	sub	r2, r2, #1
   1f8ac:	cmp	r2, r1
   1f8b0:	str	r2, [r4, #8]
   1f8b4:	ble	1f9f8 <ftello64@plt+0xe110>
   1f8b8:	ldr	r2, [r4, #12]
   1f8bc:	add	r3, r2, r1, lsl #2
   1f8c0:	ldr	r3, [r3, #4]
   1f8c4:	str	r3, [r2, r1, lsl #2]
   1f8c8:	add	r1, r1, #1
   1f8cc:	ldr	r3, [r4, #8]
   1f8d0:	cmp	r1, r3
   1f8d4:	blt	1f8bc <ftello64@plt+0xdfd4>
   1f8d8:	b	1f9f8 <ftello64@plt+0xe110>
   1f8dc:	ldr	r1, [sl, #8]
   1f8e0:	ldr	r2, [r6]
   1f8e4:	ldr	r1, [r1, r8, lsl #2]
   1f8e8:	add	r1, r2, r1, lsl #3
   1f8ec:	ldr	r5, [r1, #4]
   1f8f0:	and	r1, r5, r3
   1f8f4:	cmp	r1, #1
   1f8f8:	beq	1fa00 <ftello64@plt+0xe118>
   1f8fc:	ldrb	r3, [r4, #52]	; 0x34
   1f900:	mov	r2, #32
   1f904:	and	r1, r5, r9
   1f908:	and	r2, r2, r5, lsr #15
   1f90c:	orr	r2, r3, r2
   1f910:	uxtb	r3, r5
   1f914:	cmp	r3, #2
   1f918:	strb	r2, [r4, #52]	; 0x34
   1f91c:	beq	1f930 <ftello64@plt+0xe048>
   1f920:	cmp	r3, #4
   1f924:	bne	1f93c <ftello64@plt+0xe054>
   1f928:	mov	r3, #64	; 0x40
   1f92c:	b	1f934 <ftello64@plt+0xe04c>
   1f930:	mov	r3, #16
   1f934:	orr	r2, r2, r3
   1f938:	strb	r2, [r4, #52]	; 0x34
   1f93c:	cmp	r1, #0
   1f940:	beq	1f9fc <ftello64@plt+0xe114>
   1f944:	ldr	r1, [r4, #40]	; 0x28
   1f948:	cmp	r1, ip
   1f94c:	bne	1f9a0 <ftello64@plt+0xe0b8>
   1f950:	mov	r0, #12
   1f954:	mov	r6, lr
   1f958:	mov	r9, ip
   1f95c:	bl	255b8 <ftello64@plt+0x13cd0>
   1f960:	cmp	r0, #0
   1f964:	beq	1fa28 <ftello64@plt+0xe140>
   1f968:	mov	r1, sl
   1f96c:	str	r0, [r4, #40]	; 0x28
   1f970:	bl	1f648 <ftello64@plt+0xdd60>
   1f974:	cmp	r0, #0
   1f978:	bne	1fa28 <ftello64@plt+0xe140>
   1f97c:	ldrb	r0, [r4, #52]	; 0x34
   1f980:	mov	lr, r6
   1f984:	ldr	r6, [sp, #12]
   1f988:	mov	ip, r9
   1f98c:	movw	r9, #65280	; 0xff00
   1f990:	movt	r9, #3
   1f994:	orr	r0, r0, #128	; 0x80
   1f998:	strb	r0, [r4, #52]	; 0x34
   1f99c:	mov	r0, #0
   1f9a0:	cmp	lr, #0
   1f9a4:	bne	1f9b0 <ftello64@plt+0xe0c8>
   1f9a8:	ands	r1, r5, #256	; 0x100
   1f9ac:	bne	1f9e4 <ftello64@plt+0xe0fc>
   1f9b0:	cmp	lr, #0
   1f9b4:	andsne	r1, r5, #512	; 0x200
   1f9b8:	bne	1f9e4 <ftello64@plt+0xe0fc>
   1f9bc:	ldr	r1, [sp, #8]
   1f9c0:	cmp	r1, #0
   1f9c4:	bne	1f9d0 <ftello64@plt+0xe0e8>
   1f9c8:	ands	r1, r5, #4096	; 0x1000
   1f9cc:	bne	1f9e4 <ftello64@plt+0xe0fc>
   1f9d0:	ldr	r1, [sp]
   1f9d4:	cmp	r1, #0
   1f9d8:	bne	1f9fc <ftello64@plt+0xe114>
   1f9dc:	ands	r1, r5, #16384	; 0x4000
   1f9e0:	beq	1f9fc <ftello64@plt+0xe114>
   1f9e4:	sub	r1, r8, r0
   1f9e8:	cmp	r1, #0
   1f9ec:	ldrge	r2, [r4, #8]
   1f9f0:	cmpge	r2, r1
   1f9f4:	bgt	1f8a8 <ftello64@plt+0xdfc0>
   1f9f8:	add	r0, r0, #1
   1f9fc:	ldr	r3, [sp, #16]
   1fa00:	ldr	r1, [sl, #4]
   1fa04:	add	r8, r8, #1
   1fa08:	cmp	r8, r1
   1fa0c:	blt	1f8dc <ftello64@plt+0xdff4>
   1fa10:	mov	r0, r6
   1fa14:	mov	r1, r4
   1fa18:	mov	r2, r7
   1fa1c:	bl	1fa64 <ftello64@plt+0xe17c>
   1fa20:	cmp	r0, #0
   1fa24:	beq	1fa4c <ftello64@plt+0xe164>
   1fa28:	mov	r0, r4
   1fa2c:	bl	1ab94 <ftello64@plt+0x92ac>
   1fa30:	ldr	r1, [sp, #4]
   1fa34:	mov	r0, #12
   1fa38:	mov	r4, #0
   1fa3c:	str	r0, [r1]
   1fa40:	b	1fa4c <ftello64@plt+0xe164>
   1fa44:	mov	r4, #0
   1fa48:	str	r4, [r0]
   1fa4c:	mov	r0, r4
   1fa50:	sub	sp, fp, #28
   1fa54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fa58:	mov	r0, r4
   1fa5c:	bl	150fc <ftello64@plt+0x3814>
   1fa60:	b	1fa30 <ftello64@plt+0xe148>
   1fa64:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1fa68:	add	fp, sp, #24
   1fa6c:	str	r2, [r1]
   1fa70:	mov	r4, r1
   1fa74:	mov	r7, r0
   1fa78:	mov	r0, #0
   1fa7c:	mov	r9, r2
   1fa80:	ldr	r1, [r1, #8]
   1fa84:	str	r1, [r4, #16]
   1fa88:	str	r0, [r4, #20]
   1fa8c:	lsl	r0, r1, #2
   1fa90:	bl	255b8 <ftello64@plt+0x13cd0>
   1fa94:	mov	r8, #12
   1fa98:	cmp	r0, #0
   1fa9c:	str	r0, [r4, #24]
   1faa0:	beq	1fb34 <ftello64@plt+0xe24c>
   1faa4:	ldr	r0, [r4, #8]
   1faa8:	cmp	r0, #1
   1faac:	blt	1faf4 <ftello64@plt+0xe20c>
   1fab0:	add	r5, r4, #16
   1fab4:	mov	r6, #0
   1fab8:	ldr	r1, [r4, #12]
   1fabc:	ldr	r2, [r7]
   1fac0:	ldr	r1, [r1, r6, lsl #2]
   1fac4:	add	r2, r2, r1, lsl #3
   1fac8:	ldrb	r2, [r2, #4]
   1facc:	tst	r2, #8
   1fad0:	bne	1fae8 <ftello64@plt+0xe200>
   1fad4:	mov	r0, r5
   1fad8:	bl	1f5e0 <ftello64@plt+0xdcf8>
   1fadc:	cmp	r0, #0
   1fae0:	beq	1fb34 <ftello64@plt+0xe24c>
   1fae4:	ldr	r0, [r4, #8]
   1fae8:	add	r6, r6, #1
   1faec:	cmp	r6, r0
   1faf0:	blt	1fab8 <ftello64@plt+0xe1d0>
   1faf4:	ldr	r1, [r7, #68]	; 0x44
   1faf8:	ldr	r0, [r7, #32]
   1fafc:	and	r1, r1, r9
   1fb00:	mov	r5, r0
   1fb04:	add	r2, r1, r1, lsl #1
   1fb08:	ldr	r1, [r5, r2, lsl #2]!
   1fb0c:	mov	r6, r5
   1fb10:	ldr	r3, [r6, #4]!
   1fb14:	cmp	r3, r1
   1fb18:	ble	1fb3c <ftello64@plt+0xe254>
   1fb1c:	add	r0, r0, r2, lsl #2
   1fb20:	ldr	r0, [r0, #8]
   1fb24:	add	r2, r1, #1
   1fb28:	mov	r8, #0
   1fb2c:	str	r2, [r5]
   1fb30:	str	r4, [r0, r1, lsl #2]
   1fb34:	mov	r0, r8
   1fb38:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1fb3c:	add	r7, r0, r2, lsl #2
   1fb40:	mov	r2, #2
   1fb44:	ldr	r0, [r7, #8]!
   1fb48:	add	r9, r2, r1, lsl #1
   1fb4c:	lsl	r1, r9, #2
   1fb50:	bl	255e8 <ftello64@plt+0x13d00>
   1fb54:	cmp	r0, #0
   1fb58:	beq	1fb34 <ftello64@plt+0xe24c>
   1fb5c:	str	r0, [r7]
   1fb60:	str	r9, [r6]
   1fb64:	ldr	r1, [r5]
   1fb68:	b	1fb24 <ftello64@plt+0xe23c>
   1fb6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fb70:	add	fp, sp, #28
   1fb74:	sub	sp, sp, #36	; 0x24
   1fb78:	mov	r4, r0
   1fb7c:	ldr	r0, [r0, #24]
   1fb80:	mov	r6, r2
   1fb84:	mov	r9, r1
   1fb88:	cmp	r0, r1
   1fb8c:	ble	1fcf0 <ftello64@plt+0xe408>
   1fb90:	ldr	r0, [r4, #80]	; 0x50
   1fb94:	mov	r1, #4
   1fb98:	mov	r5, r9
   1fb9c:	cmp	r0, #2
   1fba0:	movge	r0, #0
   1fba4:	strge	r0, [r4, #16]
   1fba8:	strge	r0, [r4, #20]
   1fbac:	mov	r0, #0
   1fbb0:	tst	r6, #1
   1fbb4:	str	r0, [r4, #24]
   1fbb8:	str	r0, [r4, #28]
   1fbbc:	str	r0, [r4, #32]
   1fbc0:	strb	r0, [r4, #76]	; 0x4c
   1fbc4:	movweq	r1, #6
   1fbc8:	ldr	r2, [r4, #44]	; 0x2c
   1fbcc:	ldr	r3, [r4, #52]	; 0x34
   1fbd0:	str	r2, [r4, #48]	; 0x30
   1fbd4:	str	r3, [r4, #56]	; 0x38
   1fbd8:	str	r1, [r4, #60]	; 0x3c
   1fbdc:	ldrb	r1, [r4, #75]	; 0x4b
   1fbe0:	cmp	r1, #0
   1fbe4:	ldreq	r1, [r4]
   1fbe8:	streq	r1, [r4, #4]
   1fbec:	cmp	r5, #0
   1fbf0:	beq	1fc7c <ftello64@plt+0xe394>
   1fbf4:	ldr	r1, [r4, #32]
   1fbf8:	cmp	r5, r1
   1fbfc:	bge	1fcf8 <ftello64@plt+0xe410>
   1fc00:	ldrb	r0, [r4, #76]	; 0x4c
   1fc04:	cmp	r0, #0
   1fc08:	bne	1fdf8 <ftello64@plt+0xe510>
   1fc0c:	sub	r1, r5, #1
   1fc10:	mov	r0, r4
   1fc14:	mov	r2, r6
   1fc18:	bl	20398 <ftello64@plt+0xeab0>
   1fc1c:	str	r0, [r4, #60]	; 0x3c
   1fc20:	ldr	r0, [r4, #80]	; 0x50
   1fc24:	cmp	r0, #2
   1fc28:	blt	1fc44 <ftello64@plt+0xe35c>
   1fc2c:	ldr	r2, [r4, #28]
   1fc30:	ldr	r0, [r4, #8]
   1fc34:	sub	r2, r2, r5
   1fc38:	add	r1, r0, r5, lsl #2
   1fc3c:	lsl	r2, r2, #2
   1fc40:	bl	11588 <memmove@plt>
   1fc44:	ldrb	r0, [r4, #75]	; 0x4b
   1fc48:	cmp	r0, #0
   1fc4c:	bne	1feec <ftello64@plt+0xe604>
   1fc50:	ldr	r0, [r4, #28]
   1fc54:	ldr	r1, [r4, #32]
   1fc58:	sub	r0, r0, r5
   1fc5c:	sub	r1, r1, r5
   1fc60:	str	r0, [r4, #28]
   1fc64:	str	r1, [r4, #32]
   1fc68:	ldrb	r0, [r4, #75]	; 0x4b
   1fc6c:	cmp	r0, #0
   1fc70:	ldreq	r0, [r4, #4]
   1fc74:	addeq	r0, r0, r5
   1fc78:	streq	r0, [r4, #4]
   1fc7c:	str	r9, [r4, #24]
   1fc80:	ldr	r0, [r4, #48]	; 0x30
   1fc84:	ldr	r1, [r4, #56]	; 0x38
   1fc88:	ldr	r2, [r4, #80]	; 0x50
   1fc8c:	sub	r0, r0, r5
   1fc90:	cmp	r2, #2
   1fc94:	sub	r1, r1, r5
   1fc98:	str	r0, [r4, #48]	; 0x30
   1fc9c:	str	r1, [r4, #56]	; 0x38
   1fca0:	blt	1fcc4 <ftello64@plt+0xe3dc>
   1fca4:	ldrb	r0, [r4, #72]	; 0x48
   1fca8:	cmp	r0, #0
   1fcac:	beq	1fcd8 <ftello64@plt+0xe3f0>
   1fcb0:	mov	r0, r4
   1fcb4:	bl	1ad50 <ftello64@plt+0x9468>
   1fcb8:	cmp	r0, #0
   1fcbc:	bne	1fce8 <ftello64@plt+0xe400>
   1fcc0:	b	1fce0 <ftello64@plt+0xe3f8>
   1fcc4:	ldrb	r1, [r4, #75]	; 0x4b
   1fcc8:	cmp	r1, #0
   1fccc:	bne	1ff04 <ftello64@plt+0xe61c>
   1fcd0:	str	r0, [r4, #28]
   1fcd4:	b	1fce0 <ftello64@plt+0xe3f8>
   1fcd8:	mov	r0, r4
   1fcdc:	bl	1b32c <ftello64@plt+0x9a44>
   1fce0:	mov	r0, #0
   1fce4:	str	r0, [r4, #40]	; 0x28
   1fce8:	sub	sp, fp, #28
   1fcec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fcf0:	sub	r5, r9, r0
   1fcf4:	b	1fbec <ftello64@plt+0xe304>
   1fcf8:	ldrb	r2, [r4, #76]	; 0x4c
   1fcfc:	ldr	lr, [r4, #28]
   1fd00:	cmp	r2, #0
   1fd04:	bne	20144 <ftello64@plt+0xe85c>
   1fd08:	mov	r2, #0
   1fd0c:	str	r2, [r4, #28]
   1fd10:	ldr	r3, [r4, #80]	; 0x50
   1fd14:	cmp	r3, #2
   1fd18:	blt	1ff1c <ftello64@plt+0xe634>
   1fd1c:	ldrb	r2, [r4, #73]	; 0x49
   1fd20:	cmp	r2, #0
   1fd24:	beq	1fde0 <ftello64@plt+0xe4f8>
   1fd28:	ldr	r7, [r4]
   1fd2c:	sub	r3, r5, r3
   1fd30:	add	ip, r7, r0
   1fd34:	add	r3, ip, r3
   1fd38:	add	r8, ip, r5
   1fd3c:	cmp	r3, r7
   1fd40:	movcc	r3, r7
   1fd44:	mov	r7, r8
   1fd48:	sub	r7, r7, #1
   1fd4c:	cmp	r7, r3
   1fd50:	bcc	1fde0 <ftello64@plt+0xe4f8>
   1fd54:	ldrb	r2, [r7]
   1fd58:	and	r2, r2, #192	; 0xc0
   1fd5c:	cmp	r2, #128	; 0x80
   1fd60:	beq	1fd48 <ftello64@plt+0xe460>
   1fd64:	ldr	r0, [r4, #48]	; 0x30
   1fd68:	mov	sl, lr
   1fd6c:	mov	r1, r7
   1fd70:	add	r3, ip, r0
   1fd74:	ldr	r0, [r4, #64]	; 0x40
   1fd78:	sub	r2, r3, r7
   1fd7c:	cmp	r0, #0
   1fd80:	bne	201e0 <ftello64@plt+0xe8f8>
   1fd84:	mov	r0, #0
   1fd88:	add	r3, sp, #24
   1fd8c:	str	r0, [sp, #28]
   1fd90:	str	r0, [sp, #24]
   1fd94:	add	r0, sp, #20
   1fd98:	bl	25bf4 <ftello64@plt+0x1430c>
   1fd9c:	sub	r1, r8, r7
   1fda0:	mvn	r2, #0
   1fda4:	cmp	r0, r1
   1fda8:	bcc	1fdcc <ftello64@plt+0xe4e4>
   1fdac:	cmn	r0, #3
   1fdb0:	bhi	1fdcc <ftello64@plt+0xe4e4>
   1fdb4:	mov	r2, #0
   1fdb8:	sub	r0, r0, r1
   1fdbc:	str	r2, [r4, #16]
   1fdc0:	str	r2, [r4, #20]
   1fdc4:	str	r0, [r4, #28]
   1fdc8:	ldr	r2, [sp, #20]
   1fdcc:	cmn	r2, #1
   1fdd0:	bne	200ec <ftello64@plt+0xe804>
   1fdd4:	ldr	r0, [r4, #24]
   1fdd8:	ldr	r1, [r4, #32]
   1fddc:	mov	lr, sl
   1fde0:	add	r8, r1, r0
   1fde4:	cmp	r8, r9
   1fde8:	bge	1ffc4 <ftello64@plt+0xe6dc>
   1fdec:	add	sl, r4, #16
   1fdf0:	str	lr, [sp]
   1fdf4:	b	2008c <ftello64@plt+0xe7a4>
   1fdf8:	ldr	r8, [r4, #28]
   1fdfc:	ldr	sl, [r4, #12]
   1fe00:	mov	r0, #0
   1fe04:	mov	r1, r8
   1fe08:	add	r2, r0, r1
   1fe0c:	add	r2, r2, r2, lsr #31
   1fe10:	asr	r7, r2, #1
   1fe14:	ldr	r2, [sl, r7, lsl #2]
   1fe18:	mov	r3, r7
   1fe1c:	cmp	r2, r5
   1fe20:	bgt	1fe30 <ftello64@plt+0xe548>
   1fe24:	bge	1fe3c <ftello64@plt+0xe554>
   1fe28:	add	r0, r7, #1
   1fe2c:	mov	r3, r1
   1fe30:	cmp	r0, r3
   1fe34:	mov	r1, r3
   1fe38:	blt	1fe08 <ftello64@plt+0xe520>
   1fe3c:	cmp	r2, r5
   1fe40:	mov	r0, r4
   1fe44:	mov	r2, r6
   1fe48:	addlt	r7, r7, #1
   1fe4c:	sub	r1, r7, #1
   1fe50:	bl	20398 <ftello64@plt+0xeab0>
   1fe54:	cmp	r8, r5
   1fe58:	str	r0, [r4, #60]	; 0x3c
   1fe5c:	ble	1fe70 <ftello64@plt+0xe588>
   1fe60:	cmp	r7, r5
   1fe64:	ldreq	r0, [sl, r5, lsl #2]
   1fe68:	cmpeq	r0, r5
   1fe6c:	beq	1ffe8 <ftello64@plt+0xe700>
   1fe70:	mov	r0, #0
   1fe74:	strb	r0, [r4, #76]	; 0x4c
   1fe78:	sub	r0, r5, r9
   1fe7c:	ldr	r1, [r4, #44]	; 0x2c
   1fe80:	ldr	r2, [r4, #52]	; 0x34
   1fe84:	add	r1, r0, r1
   1fe88:	add	r0, r0, r2
   1fe8c:	str	r1, [r4, #48]	; 0x30
   1fe90:	sub	r1, sl, #4
   1fe94:	str	r0, [r4, #56]	; 0x38
   1fe98:	mov	r0, r7
   1fe9c:	cmp	r7, #1
   1fea0:	blt	1feb4 <ftello64@plt+0xe5cc>
   1fea4:	ldr	r2, [r1, r0, lsl #2]
   1fea8:	sub	r7, r0, #1
   1feac:	cmp	r2, r5
   1feb0:	beq	1fe98 <ftello64@plt+0xe5b0>
   1feb4:	cmp	r0, r8
   1feb8:	bge	1fed8 <ftello64@plt+0xe5f0>
   1febc:	ldr	r1, [r4, #8]
   1fec0:	ldr	r2, [r1, r0, lsl #2]
   1fec4:	cmn	r2, #1
   1fec8:	bne	1fed8 <ftello64@plt+0xe5f0>
   1fecc:	add	r0, r0, #1
   1fed0:	cmp	r0, r8
   1fed4:	blt	1fec0 <ftello64@plt+0xe5d8>
   1fed8:	cmp	r0, r8
   1fedc:	bne	1ff78 <ftello64@plt+0xe690>
   1fee0:	mov	r0, #0
   1fee4:	str	r0, [r4, #28]
   1fee8:	b	2013c <ftello64@plt+0xe854>
   1feec:	ldr	r2, [r4, #28]
   1fef0:	ldr	r0, [r4, #4]
   1fef4:	add	r1, r0, r5
   1fef8:	sub	r2, r2, r5
   1fefc:	bl	11588 <memmove@plt>
   1ff00:	b	1fc50 <ftello64@plt+0xe368>
   1ff04:	ldrb	r0, [r4, #72]	; 0x48
   1ff08:	cmp	r0, #0
   1ff0c:	beq	1ffd0 <ftello64@plt+0xe6e8>
   1ff10:	mov	r0, r4
   1ff14:	bl	1b2c0 <ftello64@plt+0x99d8>
   1ff18:	b	1fce0 <ftello64@plt+0xe3f8>
   1ff1c:	ldr	r3, [r4]
   1ff20:	add	r0, r5, r0
   1ff24:	ldr	r1, [r4, #64]	; 0x40
   1ff28:	add	r0, r3, r0
   1ff2c:	cmp	r1, #0
   1ff30:	ldrb	r0, [r0, #-1]
   1ff34:	str	r2, [r4, #32]
   1ff38:	ldrbne	r0, [r1, r0]
   1ff3c:	ldr	r1, [r4, #68]	; 0x44
   1ff40:	ubfx	r2, r0, #5, #3
   1ff44:	and	r3, r0, #31
   1ff48:	ldr	r2, [r1, r2, lsl #2]
   1ff4c:	mov	r1, #1
   1ff50:	tst	r2, r1, lsl r3
   1ff54:	bne	1ff70 <ftello64@plt+0xe688>
   1ff58:	mov	r1, #0
   1ff5c:	cmp	r0, #10
   1ff60:	bne	1ff70 <ftello64@plt+0xe688>
   1ff64:	ldrb	r1, [r4, #77]	; 0x4d
   1ff68:	cmp	r1, #0
   1ff6c:	movwne	r1, #2
   1ff70:	str	r1, [r4, #60]	; 0x3c
   1ff74:	b	1fc68 <ftello64@plt+0xe380>
   1ff78:	ldr	r0, [sl, r0, lsl #2]
   1ff7c:	subs	r2, r0, r5
   1ff80:	str	r2, [r4, #28]
   1ff84:	beq	2005c <ftello64@plt+0xe774>
   1ff88:	cmp	r2, #1
   1ff8c:	blt	1ffb0 <ftello64@plt+0xe6c8>
   1ff90:	ldr	r0, [r4, #8]
   1ff94:	mov	r1, #0
   1ff98:	mvn	r3, #0
   1ff9c:	str	r3, [r0, r1, lsl #2]
   1ffa0:	add	r1, r1, #1
   1ffa4:	ldr	r2, [r4, #28]
   1ffa8:	cmp	r1, r2
   1ffac:	blt	1ff9c <ftello64@plt+0xe6b4>
   1ffb0:	ldr	r0, [r4, #4]
   1ffb4:	mov	r1, #255	; 0xff
   1ffb8:	bl	117a4 <memset@plt>
   1ffbc:	ldr	r0, [r4, #28]
   1ffc0:	b	2013c <ftello64@plt+0xe854>
   1ffc4:	sub	r7, r8, r9
   1ffc8:	str	r7, [r4, #28]
   1ffcc:	b	2011c <ftello64@plt+0xe834>
   1ffd0:	ldr	r0, [r4, #64]	; 0x40
   1ffd4:	cmp	r0, #0
   1ffd8:	beq	1fce0 <ftello64@plt+0xe3f8>
   1ffdc:	mov	r0, r4
   1ffe0:	bl	1b508 <ftello64@plt+0x9c20>
   1ffe4:	b	1fce0 <ftello64@plt+0xe3f8>
   1ffe8:	ldr	r0, [r4, #8]
   1ffec:	sub	r2, r8, r5
   1fff0:	lsl	r2, r2, #2
   1fff4:	add	r1, r0, r5, lsl #2
   1fff8:	bl	11588 <memmove@plt>
   1fffc:	ldr	r2, [r4, #28]
   20000:	ldr	r0, [r4, #4]
   20004:	add	r1, r0, r5
   20008:	sub	r2, r2, r5
   2000c:	bl	11588 <memmove@plt>
   20010:	ldr	r0, [r4, #28]
   20014:	ldr	r1, [r4, #32]
   20018:	sub	r0, r0, r5
   2001c:	sub	r1, r1, r5
   20020:	cmp	r0, #1
   20024:	str	r0, [r4, #28]
   20028:	str	r1, [r4, #32]
   2002c:	blt	1fc68 <ftello64@plt+0xe380>
   20030:	ldr	r0, [r4, #12]
   20034:	mov	r2, #0
   20038:	add	r1, r0, r5, lsl #2
   2003c:	ldr	r3, [r1, r2, lsl #2]
   20040:	sub	r3, r3, r5
   20044:	str	r3, [r0, r2, lsl #2]
   20048:	add	r2, r2, #1
   2004c:	ldr	r3, [r4, #28]
   20050:	cmp	r2, r3
   20054:	blt	2003c <ftello64@plt+0xe754>
   20058:	b	1fc68 <ftello64@plt+0xe380>
   2005c:	mov	r0, #0
   20060:	b	2013c <ftello64@plt+0xe854>
   20064:	cmp	r7, #0
   20068:	ldr	r3, [sp, #4]
   2006c:	ldr	r1, [sp, #8]
   20070:	mov	r2, #0
   20074:	cmpne	r0, #0
   20078:	ldrne	r0, [r4]
   2007c:	ldrbne	r2, [r0, r8]
   20080:	stm	sl, {r1, r3}
   20084:	mov	r0, #1
   20088:	b	200cc <ftello64@plt+0xe7e4>
   2008c:	ldr	r0, [r4]
   20090:	ldr	r2, [r4, #44]	; 0x2c
   20094:	mov	r3, sl
   20098:	add	r1, r0, r8
   2009c:	ldr	r0, [sl]
   200a0:	sub	r7, r2, r8
   200a4:	mov	r2, r7
   200a8:	str	r0, [sp, #8]
   200ac:	ldr	r0, [sl, #4]
   200b0:	str	r0, [sp, #4]
   200b4:	add	r0, sp, #24
   200b8:	bl	25bf4 <ftello64@plt+0x1430c>
   200bc:	sub	r1, r0, #1
   200c0:	cmn	r1, #3
   200c4:	bcs	20064 <ftello64@plt+0xe77c>
   200c8:	ldr	r2, [sp, #24]
   200cc:	add	r8, r0, r8
   200d0:	cmp	r8, r9
   200d4:	blt	2008c <ftello64@plt+0xe7a4>
   200d8:	ldr	lr, [sp]
   200dc:	sub	r7, r8, r9
   200e0:	cmn	r2, #1
   200e4:	str	r7, [r4, #28]
   200e8:	beq	2011c <ftello64@plt+0xe834>
   200ec:	ldrb	r0, [r4, #78]	; 0x4e
   200f0:	cmp	r0, #0
   200f4:	bne	201b0 <ftello64@plt+0xe8c8>
   200f8:	mov	r1, #0
   200fc:	cmp	r2, #10
   20100:	bne	20110 <ftello64@plt+0xe828>
   20104:	ldrb	r1, [r4, #77]	; 0x4d
   20108:	cmp	r1, #0
   2010c:	movwne	r1, #2
   20110:	str	r1, [r4, #60]	; 0x3c
   20114:	ldr	r7, [r4, #28]
   20118:	b	20130 <ftello64@plt+0xe848>
   2011c:	sub	r1, lr, #1
   20120:	mov	r0, r4
   20124:	mov	r2, r6
   20128:	bl	20398 <ftello64@plt+0xeab0>
   2012c:	str	r0, [r4, #60]	; 0x3c
   20130:	mov	r0, #0
   20134:	cmp	r7, #0
   20138:	bne	2016c <ftello64@plt+0xe884>
   2013c:	str	r0, [r4, #32]
   20140:	b	1fc68 <ftello64@plt+0xe380>
   20144:	mov	r2, #0
   20148:	strb	r2, [r4, #76]	; 0x4c
   2014c:	sub	r2, r5, r9
   20150:	ldr	r3, [r4, #44]	; 0x2c
   20154:	ldr	r7, [r4, #52]	; 0x34
   20158:	add	r3, r2, r3
   2015c:	add	r2, r2, r7
   20160:	str	r3, [r4, #48]	; 0x30
   20164:	str	r2, [r4, #56]	; 0x38
   20168:	b	1fd08 <ftello64@plt+0xe420>
   2016c:	cmp	r7, #1
   20170:	blt	20194 <ftello64@plt+0xe8ac>
   20174:	ldr	r0, [r4, #8]
   20178:	mov	r1, #0
   2017c:	mvn	r2, #0
   20180:	str	r2, [r0, r1, lsl #2]
   20184:	add	r1, r1, #1
   20188:	ldr	r7, [r4, #28]
   2018c:	cmp	r1, r7
   20190:	blt	20180 <ftello64@plt+0xe898>
   20194:	ldrb	r0, [r4, #75]	; 0x4b
   20198:	cmp	r0, #0
   2019c:	beq	201d8 <ftello64@plt+0xe8f0>
   201a0:	ldr	r0, [r4, #4]
   201a4:	mov	r1, #255	; 0xff
   201a8:	mov	r2, r7
   201ac:	b	1ffb8 <ftello64@plt+0xe6d0>
   201b0:	mov	r0, r2
   201b4:	mov	r6, r2
   201b8:	bl	11774 <iswalnum@plt>
   201bc:	mov	r1, #1
   201c0:	cmp	r6, #95	; 0x5f
   201c4:	beq	20110 <ftello64@plt+0xe828>
   201c8:	mov	r2, r6
   201cc:	cmp	r0, #0
   201d0:	beq	200f8 <ftello64@plt+0xe810>
   201d4:	b	20110 <ftello64@plt+0xe828>
   201d8:	mov	r0, r7
   201dc:	b	2013c <ftello64@plt+0xe854>
   201e0:	cmp	r2, #1
   201e4:	blt	20228 <ftello64@plt+0xe940>
   201e8:	sub	r1, r7, #1
   201ec:	sub	r1, r1, r3
   201f0:	mvn	r3, #1
   201f4:	cmn	r1, #7
   201f8:	mvnle	r1, #6
   201fc:	sub	ip, r3, r1
   20200:	add	r1, sp, #14
   20204:	ldrb	r3, [r7, ip]
   20208:	sub	lr, ip, #1
   2020c:	ldrb	r3, [r0, r3]
   20210:	strb	r3, [r1, ip]
   20214:	add	r3, ip, #1
   20218:	mov	ip, lr
   2021c:	cmp	r3, #1
   20220:	bgt	20204 <ftello64@plt+0xe91c>
   20224:	b	1fd84 <ftello64@plt+0xe49c>
   20228:	add	r1, sp, #14
   2022c:	b	1fd84 <ftello64@plt+0xe49c>
   20230:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   20234:	add	fp, sp, #24
   20238:	mov	r3, r2
   2023c:	ldr	r2, [r0, #88]	; 0x58
   20240:	mov	r5, r1
   20244:	mov	r4, r0
   20248:	mov	r1, r3
   2024c:	bl	20398 <ftello64@plt+0xeab0>
   20250:	ldr	r1, [r5, #8]
   20254:	cmp	r1, #1
   20258:	blt	202e8 <ftello64@plt+0xea00>
   2025c:	and	ip, r0, #8
   20260:	and	lr, r0, #2
   20264:	and	r2, r0, #1
   20268:	ldr	r0, [r4, #84]	; 0x54
   2026c:	ldr	r5, [r5, #12]
   20270:	movw	r8, #65280	; 0xff00
   20274:	mov	r3, #0
   20278:	movt	r8, #3
   2027c:	ldr	r4, [r0]
   20280:	ldr	r0, [r5, r3, lsl #2]
   20284:	add	r7, r4, r0, lsl #3
   20288:	ldr	r7, [r7, #4]
   2028c:	uxtb	r6, r7
   20290:	cmp	r6, #2
   20294:	bne	202dc <ftello64@plt+0xe9f4>
   20298:	tst	r7, r8
   2029c:	beq	202ec <ftello64@plt+0xea04>
   202a0:	cmp	r2, #0
   202a4:	bne	202b0 <ftello64@plt+0xe9c8>
   202a8:	ands	r6, r7, #1024	; 0x400
   202ac:	bne	202dc <ftello64@plt+0xe9f4>
   202b0:	cmp	r2, #0
   202b4:	andsne	r6, r7, #2048	; 0x800
   202b8:	bne	202dc <ftello64@plt+0xe9f4>
   202bc:	cmp	lr, #0
   202c0:	bne	202cc <ftello64@plt+0xe9e4>
   202c4:	ands	r6, r7, #8192	; 0x2000
   202c8:	bne	202dc <ftello64@plt+0xe9f4>
   202cc:	cmp	ip, #0
   202d0:	bne	202ec <ftello64@plt+0xea04>
   202d4:	ands	r6, r7, #32768	; 0x8000
   202d8:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   202dc:	add	r3, r3, #1
   202e0:	cmp	r3, r1
   202e4:	blt	20280 <ftello64@plt+0xe998>
   202e8:	mov	r0, #0
   202ec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   202f0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   202f4:	add	fp, sp, #24
   202f8:	mov	r8, r0
   202fc:	ldr	r0, [r0, #124]	; 0x7c
   20300:	cmp	r0, #1
   20304:	blt	20388 <ftello64@plt+0xeaa0>
   20308:	mov	r7, #0
   2030c:	ldr	r0, [r8, #132]	; 0x84
   20310:	ldr	r5, [r0, r7, lsl #2]
   20314:	ldr	r0, [r5, #16]
   20318:	cmp	r0, #1
   2031c:	blt	2034c <ftello64@plt+0xea64>
   20320:	mov	r4, #0
   20324:	ldr	r0, [r5, #20]
   20328:	ldr	r6, [r0, r4, lsl #2]
   2032c:	ldr	r0, [r6, #16]
   20330:	bl	150fc <ftello64@plt+0x3814>
   20334:	mov	r0, r6
   20338:	bl	150fc <ftello64@plt+0x3814>
   2033c:	ldr	r0, [r5, #16]
   20340:	add	r4, r4, #1
   20344:	cmp	r4, r0
   20348:	blt	20324 <ftello64@plt+0xea3c>
   2034c:	ldr	r0, [r5, #20]
   20350:	bl	150fc <ftello64@plt+0x3814>
   20354:	ldr	r0, [r5, #8]
   20358:	cmp	r0, #0
   2035c:	beq	20370 <ftello64@plt+0xea88>
   20360:	ldr	r0, [r0, #8]
   20364:	bl	150fc <ftello64@plt+0x3814>
   20368:	ldr	r0, [r5, #8]
   2036c:	bl	150fc <ftello64@plt+0x3814>
   20370:	mov	r0, r5
   20374:	bl	150fc <ftello64@plt+0x3814>
   20378:	ldr	r0, [r8, #124]	; 0x7c
   2037c:	add	r7, r7, #1
   20380:	cmp	r7, r0
   20384:	blt	2030c <ftello64@plt+0xea24>
   20388:	mov	r0, #0
   2038c:	str	r0, [r8, #108]	; 0x6c
   20390:	str	r0, [r8, #124]	; 0x7c
   20394:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20398:	push	{r4, r5, fp, lr}
   2039c:	add	fp, sp, #8
   203a0:	mov	r4, r0
   203a4:	cmn	r1, #1
   203a8:	ble	203e4 <ftello64@plt+0xeafc>
   203ac:	ldr	r0, [r4, #48]	; 0x30
   203b0:	cmp	r0, r1
   203b4:	beq	20448 <ftello64@plt+0xeb60>
   203b8:	ldr	r0, [r4, #80]	; 0x50
   203bc:	cmp	r0, #2
   203c0:	blt	203ec <ftello64@plt+0xeb04>
   203c4:	ldr	r0, [r4, #8]
   203c8:	ldr	r5, [r0, r1, lsl #2]
   203cc:	cmn	r5, #1
   203d0:	bne	20420 <ftello64@plt+0xeb38>
   203d4:	sub	r2, r1, #1
   203d8:	cmp	r1, #0
   203dc:	mov	r1, r2
   203e0:	bgt	203c8 <ftello64@plt+0xeae0>
   203e4:	ldr	r0, [r4, #60]	; 0x3c
   203e8:	pop	{r4, r5, fp, pc}
   203ec:	ldr	r0, [r4, #4]
   203f0:	ldr	r2, [r4, #68]	; 0x44
   203f4:	ldrb	r1, [r0, r1]
   203f8:	ubfx	r0, r1, #5, #3
   203fc:	and	r3, r1, #31
   20400:	ldr	r2, [r2, r0, lsl #2]
   20404:	mov	r0, #1
   20408:	tst	r2, r0, lsl r3
   2040c:	bne	20444 <ftello64@plt+0xeb5c>
   20410:	mov	r0, #0
   20414:	cmp	r1, #10
   20418:	popne	{r4, r5, fp, pc}
   2041c:	b	20438 <ftello64@plt+0xeb50>
   20420:	ldrb	r0, [r4, #78]	; 0x4e
   20424:	cmp	r0, #0
   20428:	bne	20454 <ftello64@plt+0xeb6c>
   2042c:	mov	r0, #0
   20430:	cmp	r5, #10
   20434:	bne	20444 <ftello64@plt+0xeb5c>
   20438:	ldrb	r0, [r4, #77]	; 0x4d
   2043c:	cmp	r0, #0
   20440:	movwne	r0, #2
   20444:	pop	{r4, r5, fp, pc}
   20448:	and	r0, r2, #2
   2044c:	eor	r0, r0, #10
   20450:	pop	{r4, r5, fp, pc}
   20454:	mov	r0, r5
   20458:	bl	11774 <iswalnum@plt>
   2045c:	mov	r1, r0
   20460:	mov	r0, #1
   20464:	cmp	r5, #95	; 0x5f
   20468:	beq	20444 <ftello64@plt+0xeb5c>
   2046c:	cmp	r1, #0
   20470:	beq	2042c <ftello64@plt+0xeb44>
   20474:	b	20444 <ftello64@plt+0xeb5c>
   20478:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2047c:	add	fp, sp, #28
   20480:	sub	sp, sp, #4
   20484:	mov	sl, r0
   20488:	ldr	r0, [r1, #4]
   2048c:	cmp	r0, #1
   20490:	blt	2055c <ftello64@plt+0xec74>
   20494:	ldr	r7, [sl, #84]	; 0x54
   20498:	mov	r8, r2
   2049c:	mov	r5, r1
   204a0:	mov	r4, #0
   204a4:	b	204cc <ftello64@plt+0xebe4>
   204a8:	ldr	r0, [sl, #132]	; 0x84
   204ac:	lsl	r1, r9, #3
   204b0:	bl	255e8 <ftello64@plt+0x13d00>
   204b4:	cmp	r0, #0
   204b8:	beq	20568 <ftello64@plt+0xec80>
   204bc:	lsl	r1, r9, #1
   204c0:	str	r1, [sl, #128]	; 0x80
   204c4:	str	r0, [sl, #132]	; 0x84
   204c8:	b	20514 <ftello64@plt+0xec2c>
   204cc:	ldr	r1, [r5, #8]
   204d0:	ldr	r6, [r1, r4, lsl #2]
   204d4:	ldr	r1, [r7]
   204d8:	add	r2, r1, r6, lsl #3
   204dc:	ldrb	r2, [r2, #4]
   204e0:	cmp	r2, #8
   204e4:	bne	20550 <ftello64@plt+0xec68>
   204e8:	ldr	r1, [r1, r6, lsl #3]
   204ec:	cmp	r1, #31
   204f0:	bgt	20550 <ftello64@plt+0xec68>
   204f4:	ldr	r2, [r7, #80]	; 0x50
   204f8:	mov	r3, #1
   204fc:	tst	r2, r3, lsl r1
   20500:	beq	20550 <ftello64@plt+0xec68>
   20504:	ldr	r9, [sl, #124]	; 0x7c
   20508:	ldr	r0, [sl, #128]	; 0x80
   2050c:	cmp	r9, r0
   20510:	beq	204a8 <ftello64@plt+0xebc0>
   20514:	mov	r0, #1
   20518:	mov	r1, #24
   2051c:	bl	25564 <ftello64@plt+0x13c7c>
   20520:	ldr	r1, [sl, #124]	; 0x7c
   20524:	ldr	r2, [sl, #132]	; 0x84
   20528:	str	r0, [r2, r1, lsl #2]
   2052c:	ldr	r0, [sl, #132]	; 0x84
   20530:	ldr	r0, [r0, r1, lsl #2]
   20534:	cmp	r0, #0
   20538:	beq	20568 <ftello64@plt+0xec80>
   2053c:	add	r1, r1, #1
   20540:	str	r6, [r0, #4]
   20544:	str	r1, [sl, #124]	; 0x7c
   20548:	str	r8, [r0]
   2054c:	ldr	r0, [r5, #4]
   20550:	add	r4, r4, #1
   20554:	cmp	r4, r0
   20558:	blt	204cc <ftello64@plt+0xebe4>
   2055c:	mov	r0, #0
   20560:	sub	sp, fp, #28
   20564:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20568:	mov	r0, #12
   2056c:	b	20560 <ftello64@plt+0xec78>
   20570:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20574:	add	fp, sp, #28
   20578:	sub	sp, sp, #76	; 0x4c
   2057c:	mov	lr, r0
   20580:	ldr	r0, [r1, #4]
   20584:	cmp	r0, #1
   20588:	blt	20c68 <ftello64@plt+0xf380>
   2058c:	ldr	r2, [lr, #84]	; 0x54
   20590:	ldr	r0, [lr, #40]	; 0x28
   20594:	mov	r3, #0
   20598:	str	lr, [sp, #48]	; 0x30
   2059c:	str	r1, [sp, #16]
   205a0:	str	r0, [fp, #-48]	; 0xffffffd0
   205a4:	str	r2, [sp, #32]
   205a8:	ldr	r0, [r1, #8]
   205ac:	str	r3, [sp, #36]	; 0x24
   205b0:	ldr	r3, [r0, r3, lsl #2]
   205b4:	ldr	r0, [r2]
   205b8:	add	r0, r0, r3, lsl #3
   205bc:	mov	r1, r3
   205c0:	str	r3, [sp, #52]	; 0x34
   205c4:	ldr	r4, [r0, #4]
   205c8:	uxtb	r0, r4
   205cc:	cmp	r0, #4
   205d0:	bne	20c4c <ftello64@plt+0xf364>
   205d4:	movw	r0, #65280	; 0xff00
   205d8:	movt	r0, #3
   205dc:	tst	r4, r0
   205e0:	beq	2063c <ftello64@plt+0xed54>
   205e4:	ldr	r2, [lr, #88]	; 0x58
   205e8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   205ec:	mov	r0, lr
   205f0:	mov	r5, lr
   205f4:	bl	20398 <ftello64@plt+0xeab0>
   205f8:	mov	lr, r5
   205fc:	and	r1, r0, #1
   20600:	tst	r4, #1024	; 0x400
   20604:	beq	20610 <ftello64@plt+0xed28>
   20608:	cmp	r1, #0
   2060c:	beq	20c4c <ftello64@plt+0xf364>
   20610:	tst	r4, #2048	; 0x800
   20614:	cmpne	r1, #0
   20618:	bne	20c4c <ftello64@plt+0xf364>
   2061c:	tst	r4, #8192	; 0x2000
   20620:	beq	2062c <ftello64@plt+0xed44>
   20624:	ands	r1, r0, #2
   20628:	beq	20c4c <ftello64@plt+0xf364>
   2062c:	tst	r4, #32768	; 0x8000
   20630:	beq	2063c <ftello64@plt+0xed54>
   20634:	ands	r0, r0, #8
   20638:	beq	20c4c <ftello64@plt+0xf364>
   2063c:	ldr	r0, [lr, #108]	; 0x6c
   20640:	ldr	r1, [fp, #-48]	; 0xffffffd0
   20644:	ldr	r4, [lr, #4]
   20648:	ldr	r7, [lr, #84]	; 0x54
   2064c:	mov	r5, lr
   20650:	str	r0, [sp, #12]
   20654:	mov	r0, lr
   20658:	bl	210d8 <ftello64@plt+0xf7f0>
   2065c:	mov	lr, r5
   20660:	cmn	r0, #1
   20664:	beq	20694 <ftello64@plt+0xedac>
   20668:	ldr	r1, [lr, #116]	; 0x74
   2066c:	add	r0, r0, r0, lsl #1
   20670:	add	r0, r1, r0, lsl #3
   20674:	ldr	r1, [r0]
   20678:	ldr	r2, [sp, #52]	; 0x34
   2067c:	cmp	r1, r2
   20680:	beq	20a3c <ftello64@plt+0xf154>
   20684:	ldrb	r1, [r0, #20]
   20688:	add	r0, r0, #24
   2068c:	cmp	r1, #0
   20690:	bne	20674 <ftello64@plt+0xed8c>
   20694:	ldr	r0, [lr, #124]	; 0x7c
   20698:	cmp	r0, #1
   2069c:	blt	20a3c <ftello64@plt+0xf154>
   206a0:	ldr	r0, [r7]
   206a4:	ldr	r1, [sp, #52]	; 0x34
   206a8:	mov	r2, #0
   206ac:	mov	ip, r4
   206b0:	str	r7, [sp, #24]
   206b4:	ldr	r8, [r0, r1, lsl #3]
   206b8:	str	r8, [sp, #28]
   206bc:	ldr	r1, [lr, #132]	; 0x84
   206c0:	str	r2, [sp, #40]	; 0x28
   206c4:	ldr	r6, [r1, r2, lsl #2]
   206c8:	ldr	r1, [r6, #4]
   206cc:	ldr	r0, [r0, r1, lsl #3]
   206d0:	cmp	r0, r8
   206d4:	bne	207f8 <ftello64@plt+0xef10>
   206d8:	ldr	r0, [r6, #16]
   206dc:	ldr	r9, [r6]
   206e0:	mov	r8, #0
   206e4:	str	r6, [sp, #44]	; 0x2c
   206e8:	cmp	r0, #1
   206ec:	blt	206fc <ftello64@plt+0xee14>
   206f0:	ldr	r5, [fp, #-48]	; 0xffffffd0
   206f4:	mov	r7, r9
   206f8:	b	20730 <ftello64@plt+0xee48>
   206fc:	ldr	r5, [fp, #-48]	; 0xffffffd0
   20700:	b	207d4 <ftello64@plt+0xeeec>
   20704:	ldr	r2, [lr, #48]	; 0x30
   20708:	cmp	r1, r2
   2070c:	bgt	207d0 <ftello64@plt+0xeee8>
   20710:	mov	r0, lr
   20714:	mov	r6, lr
   20718:	bl	21160 <ftello64@plt+0xf878>
   2071c:	cmp	r0, #0
   20720:	bne	20c78 <ftello64@plt+0xf390>
   20724:	ldr	ip, [r6, #4]
   20728:	mov	r1, r6
   2072c:	b	20758 <ftello64@plt+0xee70>
   20730:	ldr	r1, [r6, #20]
   20734:	ldr	sl, [r1, r8, lsl #2]
   20738:	ldr	r9, [sl, #4]
   2073c:	sub	r4, r9, r7
   20740:	cmp	r4, #1
   20744:	blt	20780 <ftello64@plt+0xee98>
   20748:	ldr	r2, [lr, #28]
   2074c:	add	r1, r4, r5
   20750:	cmp	r1, r2
   20754:	bgt	20704 <ftello64@plt+0xee1c>
   20758:	add	r0, ip, r5
   2075c:	add	r1, ip, r7
   20760:	mov	r2, r4
   20764:	mov	r6, ip
   20768:	bl	11600 <memcmp@plt>
   2076c:	mov	ip, r6
   20770:	ldr	r6, [sp, #44]	; 0x2c
   20774:	ldr	lr, [sp, #48]	; 0x30
   20778:	cmp	r0, #0
   2077c:	bne	207cc <ftello64@plt+0xeee4>
   20780:	ldr	r0, [fp, #-48]	; 0xffffffd0
   20784:	ldr	r3, [sp, #52]	; 0x34
   20788:	mov	r1, r6
   2078c:	mov	r2, sl
   20790:	mov	r7, lr
   20794:	str	r0, [sp]
   20798:	mov	r0, lr
   2079c:	bl	211f0 <ftello64@plt+0xf908>
   207a0:	cmp	r0, #1
   207a4:	bhi	20c78 <ftello64@plt+0xf390>
   207a8:	ldr	r0, [r6, #16]
   207ac:	ldr	ip, [r7, #4]
   207b0:	add	r8, r8, #1
   207b4:	mov	lr, r7
   207b8:	add	r5, r4, r5
   207bc:	mov	r7, r9
   207c0:	cmp	r8, r0
   207c4:	blt	20730 <ftello64@plt+0xee48>
   207c8:	b	207d4 <ftello64@plt+0xeeec>
   207cc:	ldr	r0, [r6, #16]
   207d0:	mov	r9, r7
   207d4:	cmp	r8, r0
   207d8:	blt	207f0 <ftello64@plt+0xef08>
   207dc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   207e0:	cmp	r8, #0
   207e4:	addne	r9, r9, #1
   207e8:	cmp	r9, r0
   207ec:	ble	20814 <ftello64@plt+0xef2c>
   207f0:	ldr	r7, [sp, #24]
   207f4:	ldr	r8, [sp, #28]
   207f8:	ldr	r2, [sp, #40]	; 0x28
   207fc:	ldr	r0, [lr, #124]	; 0x7c
   20800:	add	r2, r2, #1
   20804:	cmp	r2, r0
   20808:	bge	20a48 <ftello64@plt+0xf160>
   2080c:	ldr	r0, [r7]
   20810:	b	206bc <ftello64@plt+0xedd4>
   20814:	ldr	r7, [sp, #24]
   20818:	ldr	r8, [sp, #28]
   2081c:	b	2098c <ftello64@plt+0xf0a4>
   20820:	cmn	r4, #1
   20824:	beq	20a20 <ftello64@plt+0xf138>
   20828:	ldr	r1, [r6, #8]
   2082c:	mov	r7, ip
   20830:	str	r5, [sp, #20]
   20834:	cmp	r1, #0
   20838:	bne	20868 <ftello64@plt+0xef80>
   2083c:	ldr	r0, [r6]
   20840:	add	r1, sl, #1
   20844:	mov	r5, #12
   20848:	sub	r1, r1, r0
   2084c:	mov	r0, #12
   20850:	bl	25564 <ftello64@plt+0x13c7c>
   20854:	ldr	r6, [sp, #44]	; 0x2c
   20858:	mov	r1, r0
   2085c:	cmp	r0, #0
   20860:	str	r0, [r6, #8]
   20864:	beq	20c7c <ftello64@plt+0xf394>
   20868:	ldr	r3, [r6]
   2086c:	ldr	r2, [r6, #4]
   20870:	stm	sp, {r4, sl}
   20874:	mov	r0, #9
   20878:	str	r0, [sp, #8]
   2087c:	ldr	r0, [sp, #48]	; 0x30
   20880:	bl	21340 <ftello64@plt+0xfa58>
   20884:	ldr	r6, [sp, #44]	; 0x2c
   20888:	ldr	r5, [sp, #20]
   2088c:	mov	ip, r7
   20890:	cmp	r0, #1
   20894:	mov	r7, r9
   20898:	beq	20a24 <ftello64@plt+0xf13c>
   2089c:	cmp	r0, #0
   208a0:	bne	20c78 <ftello64@plt+0xf390>
   208a4:	ldr	r1, [r6, #12]
   208a8:	ldr	r0, [r6, #16]
   208ac:	ldr	r7, [sp, #48]	; 0x30
   208b0:	cmp	r0, r1
   208b4:	beq	20960 <ftello64@plt+0xf078>
   208b8:	mov	r0, #1
   208bc:	mov	r1, #20
   208c0:	bl	25564 <ftello64@plt+0x13c7c>
   208c4:	cmp	r0, #0
   208c8:	beq	20c88 <ftello64@plt+0xf3a0>
   208cc:	ldr	r1, [sp, #44]	; 0x2c
   208d0:	mov	r2, r0
   208d4:	ldr	r0, [r1, #16]
   208d8:	ldr	r3, [r1, #20]
   208dc:	str	r2, [r3, r0, lsl #2]
   208e0:	stm	r2, {r4, sl}
   208e4:	add	r0, r0, #1
   208e8:	str	r0, [r1, #16]
   208ec:	ldr	r0, [fp, #-48]	; 0xffffffd0
   208f0:	ldr	r3, [sp, #52]	; 0x34
   208f4:	str	r0, [sp]
   208f8:	mov	r0, r7
   208fc:	bl	211f0 <ftello64@plt+0xf908>
   20900:	cmp	r0, #1
   20904:	bhi	20c78 <ftello64@plt+0xf390>
   20908:	ldr	ip, [r7, #4]
   2090c:	ldr	r6, [sp, #44]	; 0x2c
   20910:	ldr	r5, [sp, #20]
   20914:	b	20a20 <ftello64@plt+0xf138>
   20918:	ldr	r0, [lr, #48]	; 0x30
   2091c:	cmp	r5, r0
   20920:	bge	207f8 <ftello64@plt+0xef10>
   20924:	add	r4, r5, #1
   20928:	mov	r0, lr
   2092c:	mov	r9, r7
   20930:	mov	r7, r5
   20934:	mov	r5, lr
   20938:	mov	r1, r4
   2093c:	bl	20ca8 <ftello64@plt+0xf3c0>
   20940:	cmp	r0, #0
   20944:	bne	20c78 <ftello64@plt+0xf390>
   20948:	ldr	ip, [r5, #4]
   2094c:	ldr	r6, [sp, #44]	; 0x2c
   20950:	mov	lr, r5
   20954:	mov	r5, r7
   20958:	mov	r7, r9
   2095c:	b	209ac <ftello64@plt+0xf0c4>
   20960:	mov	r1, #1
   20964:	orr	r5, r1, r0, lsl #1
   20968:	ldr	r0, [r6, #20]
   2096c:	lsl	r1, r5, #2
   20970:	bl	255e8 <ftello64@plt+0x13d00>
   20974:	cmp	r0, #0
   20978:	beq	20c88 <ftello64@plt+0xf3a0>
   2097c:	ldr	r8, [sp, #28]
   20980:	str	r5, [r6, #12]
   20984:	str	r0, [r6, #20]
   20988:	b	208b8 <ftello64@plt+0xefd0>
   2098c:	ldr	r0, [r6]
   20990:	mov	sl, r9
   20994:	cmp	r9, r0
   20998:	ble	209c4 <ftello64@plt+0xf0dc>
   2099c:	ldr	r0, [lr, #28]
   209a0:	cmp	r5, r0
   209a4:	bge	20918 <ftello64@plt+0xf030>
   209a8:	add	r4, r5, #1
   209ac:	add	r1, ip, sl
   209b0:	ldrb	r0, [ip, r5]
   209b4:	ldrb	r1, [r1, #-1]
   209b8:	cmp	r0, r1
   209bc:	beq	209c8 <ftello64@plt+0xf0e0>
   209c0:	b	207f8 <ftello64@plt+0xef10>
   209c4:	mov	r4, r5
   209c8:	ldr	r0, [lr, #100]	; 0x64
   209cc:	mov	r5, r4
   209d0:	ldr	r2, [r0, sl, lsl #2]
   209d4:	cmp	r2, #0
   209d8:	beq	20a24 <ftello64@plt+0xf13c>
   209dc:	ldr	r0, [r2, #8]
   209e0:	cmp	r0, #1
   209e4:	blt	20a24 <ftello64@plt+0xf13c>
   209e8:	ldr	r1, [r7]
   209ec:	ldr	r2, [r2, #12]
   209f0:	mov	r9, r7
   209f4:	mov	r3, #0
   209f8:	ldr	r4, [r2, r3, lsl #2]
   209fc:	add	r7, r1, r4, lsl #3
   20a00:	ldrb	r7, [r7, #4]
   20a04:	cmp	r7, #9
   20a08:	ldreq	r7, [r1, r4, lsl #3]
   20a0c:	cmpeq	r7, r8
   20a10:	beq	20820 <ftello64@plt+0xef38>
   20a14:	add	r3, r3, #1
   20a18:	cmp	r3, r0
   20a1c:	blt	209f8 <ftello64@plt+0xf110>
   20a20:	mov	r7, r9
   20a24:	ldr	r0, [fp, #-48]	; 0xffffffd0
   20a28:	ldr	lr, [sp, #48]	; 0x30
   20a2c:	add	r9, sl, #1
   20a30:	cmp	sl, r0
   20a34:	blt	2098c <ftello64@plt+0xf0a4>
   20a38:	b	207f8 <ftello64@plt+0xef10>
   20a3c:	mov	r0, #0
   20a40:	str	r0, [fp, #-32]	; 0xffffffe0
   20a44:	b	20c4c <ftello64@plt+0xf364>
   20a48:	ldr	r0, [lr, #108]	; 0x6c
   20a4c:	ldr	r7, [sp, #12]
   20a50:	mov	r1, #0
   20a54:	str	r1, [fp, #-32]	; 0xffffffe0
   20a58:	cmp	r7, r0
   20a5c:	bge	20c4c <ftello64@plt+0xf364>
   20a60:	add	r0, r7, r7, lsl #1
   20a64:	lsl	r5, r0, #3
   20a68:	ldr	r0, [lr, #116]	; 0x74
   20a6c:	ldr	r2, [sp, #52]	; 0x34
   20a70:	ldr	r1, [r0, r5]
   20a74:	cmp	r1, r2
   20a78:	bne	20c34 <ftello64@plt+0xf34c>
   20a7c:	add	r0, r0, r5
   20a80:	ldr	r2, [fp, #-48]	; 0xffffffd0
   20a84:	ldr	r1, [r0, #4]
   20a88:	cmp	r1, r2
   20a8c:	bne	20c34 <ftello64@plt+0xf34c>
   20a90:	ldr	r2, [r0, #8]
   20a94:	ldr	r3, [r0, #12]
   20a98:	ldr	r0, [sp, #32]
   20a9c:	ldr	r4, [r0, #24]
   20aa0:	cmp	r3, r2
   20aa4:	bne	20ac0 <ftello64@plt+0xf1d8>
   20aa8:	ldr	r1, [sp, #52]	; 0x34
   20aac:	ldr	r0, [r0, #20]
   20ab0:	add	r1, r1, r1, lsl #1
   20ab4:	add	r0, r0, r1, lsl #2
   20ab8:	ldr	r0, [r0, #8]
   20abc:	b	20acc <ftello64@plt+0xf1e4>
   20ac0:	ldr	r0, [r0, #12]
   20ac4:	ldr	r1, [sp, #52]	; 0x34
   20ac8:	add	r0, r0, r1, lsl #2
   20acc:	ldr	r0, [r0]
   20ad0:	ldr	r8, [fp, #-48]	; 0xffffffd0
   20ad4:	ldr	r6, [sp, #48]	; 0x30
   20ad8:	str	r2, [sp, #44]	; 0x2c
   20adc:	str	r3, [sp, #40]	; 0x28
   20ae0:	add	r9, r0, r0, lsl #1
   20ae4:	add	r0, r3, r8
   20ae8:	sub	sl, r0, r2
   20aec:	ldr	r2, [r6, #88]	; 0x58
   20af0:	mov	r0, r6
   20af4:	sub	r1, sl, #1
   20af8:	bl	20398 <ftello64@plt+0xeab0>
   20afc:	mov	r3, r0
   20b00:	ldr	r0, [r6, #100]	; 0x64
   20b04:	ldr	r1, [r0, r8, lsl #2]
   20b08:	ldr	r2, [r0, sl, lsl #2]
   20b0c:	add	r8, r4, r9, lsl #2
   20b10:	cmp	r1, #0
   20b14:	ldrne	r0, [r1, #8]
   20b18:	moveq	r0, #0
   20b1c:	cmp	r2, #0
   20b20:	str	r0, [sp, #28]
   20b24:	sub	r0, fp, #44	; 0x2c
   20b28:	beq	20b94 <ftello64@plt+0xf2ac>
   20b2c:	ldr	r1, [r2, #40]	; 0x28
   20b30:	mov	r2, r8
   20b34:	mov	r4, r3
   20b38:	mov	r6, r0
   20b3c:	bl	20ed4 <ftello64@plt+0xf5ec>
   20b40:	cmp	r0, #0
   20b44:	str	r0, [fp, #-32]	; 0xffffffe0
   20b48:	bne	20c90 <ftello64@plt+0xf3a8>
   20b4c:	ldr	r1, [sp, #32]
   20b50:	sub	r0, fp, #32
   20b54:	mov	r2, r6
   20b58:	mov	r3, r4
   20b5c:	bl	1f728 <ftello64@plt+0xde40>
   20b60:	ldr	r4, [sp, #48]	; 0x30
   20b64:	ldr	r1, [r4, #100]	; 0x64
   20b68:	str	r0, [r1, sl, lsl #2]
   20b6c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   20b70:	bl	150fc <ftello64@plt+0x3814>
   20b74:	ldr	r3, [r4, #100]	; 0x64
   20b78:	ldr	r1, [r3, sl, lsl #2]
   20b7c:	cmp	r1, #0
   20b80:	bne	20bd4 <ftello64@plt+0xf2ec>
   20b84:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20b88:	cmp	r0, #0
   20b8c:	beq	20bd4 <ftello64@plt+0xf2ec>
   20b90:	b	20c70 <ftello64@plt+0xf388>
   20b94:	ldr	r1, [sp, #32]
   20b98:	sub	r0, fp, #32
   20b9c:	mov	r2, r8
   20ba0:	bl	1f728 <ftello64@plt+0xde40>
   20ba4:	ldr	r1, [r6, #100]	; 0x64
   20ba8:	str	r0, [r1, sl, lsl #2]
   20bac:	ldr	r3, [r6, #100]	; 0x64
   20bb0:	ldr	r1, [r3, sl, lsl #2]
   20bb4:	cmp	r1, #0
   20bb8:	bne	20bd4 <ftello64@plt+0xf2ec>
   20bbc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20bc0:	ldr	r1, [sp, #44]	; 0x2c
   20bc4:	ldr	r2, [sp, #40]	; 0x28
   20bc8:	cmp	r0, #0
   20bcc:	beq	20bdc <ftello64@plt+0xf2f4>
   20bd0:	b	20c70 <ftello64@plt+0xf388>
   20bd4:	ldr	r1, [sp, #44]	; 0x2c
   20bd8:	ldr	r2, [sp, #40]	; 0x28
   20bdc:	cmp	r2, r1
   20be0:	bne	20c34 <ftello64@plt+0xf34c>
   20be4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   20be8:	ldr	r0, [r3, r1, lsl #2]
   20bec:	ldr	r1, [sp, #28]
   20bf0:	ldr	r0, [r0, #8]
   20bf4:	cmp	r0, r1
   20bf8:	ble	20c34 <ftello64@plt+0xf34c>
   20bfc:	ldr	r4, [sp, #48]	; 0x30
   20c00:	ldr	r2, [fp, #-48]	; 0xffffffd0
   20c04:	mov	r1, r8
   20c08:	mov	r0, r4
   20c0c:	bl	20478 <ftello64@plt+0xeb90>
   20c10:	cmp	r0, #0
   20c14:	str	r0, [fp, #-32]	; 0xffffffe0
   20c18:	bne	20c70 <ftello64@plt+0xf388>
   20c1c:	mov	r0, r4
   20c20:	mov	r1, r8
   20c24:	bl	20570 <ftello64@plt+0xec88>
   20c28:	cmp	r0, #0
   20c2c:	str	r0, [fp, #-32]	; 0xffffffe0
   20c30:	bne	20c70 <ftello64@plt+0xf388>
   20c34:	ldr	lr, [sp, #48]	; 0x30
   20c38:	add	r7, r7, #1
   20c3c:	add	r5, r5, #24
   20c40:	ldr	r0, [lr, #108]	; 0x6c
   20c44:	cmp	r7, r0
   20c48:	blt	20a68 <ftello64@plt+0xf180>
   20c4c:	ldr	r1, [sp, #16]
   20c50:	ldr	r3, [sp, #36]	; 0x24
   20c54:	ldr	r2, [sp, #32]
   20c58:	ldr	r0, [r1, #4]
   20c5c:	add	r3, r3, #1
   20c60:	cmp	r3, r0
   20c64:	blt	205a8 <ftello64@plt+0xecc0>
   20c68:	mov	r0, #0
   20c6c:	str	r0, [fp, #-32]	; 0xffffffe0
   20c70:	sub	sp, fp, #28
   20c74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20c78:	mov	r5, r0
   20c7c:	str	r5, [fp, #-32]	; 0xffffffe0
   20c80:	mov	r0, r5
   20c84:	b	20c70 <ftello64@plt+0xf388>
   20c88:	mov	r5, #12
   20c8c:	b	20c7c <ftello64@plt+0xf394>
   20c90:	mov	r1, r0
   20c94:	ldr	r0, [fp, #-36]	; 0xffffffdc
   20c98:	mov	r4, r1
   20c9c:	bl	150fc <ftello64@plt+0x3814>
   20ca0:	mov	r0, r4
   20ca4:	b	20c70 <ftello64@plt+0xf388>
   20ca8:	push	{r4, r5, fp, lr}
   20cac:	add	fp, sp, #8
   20cb0:	mov	r4, r0
   20cb4:	ldr	r0, [r0, #36]	; 0x24
   20cb8:	mov	r5, #12
   20cbc:	cmn	r0, #-536870910	; 0xe0000002
   20cc0:	bhi	20d78 <ftello64@plt+0xf490>
   20cc4:	ldr	r2, [r4, #48]	; 0x30
   20cc8:	cmp	r2, r0, lsl #1
   20ccc:	lslge	r2, r0, #1
   20cd0:	mov	r0, r4
   20cd4:	cmp	r2, r1
   20cd8:	movle	r2, r1
   20cdc:	mov	r1, r2
   20ce0:	bl	1acb0 <ftello64@plt+0x93c8>
   20ce4:	cmp	r0, #0
   20ce8:	bne	20d3c <ftello64@plt+0xf454>
   20cec:	ldr	r0, [r4, #100]	; 0x64
   20cf0:	cmp	r0, #0
   20cf4:	beq	20d14 <ftello64@plt+0xf42c>
   20cf8:	ldr	r1, [r4, #36]	; 0x24
   20cfc:	mov	r2, #4
   20d00:	add	r1, r2, r1, lsl #2
   20d04:	bl	255e8 <ftello64@plt+0x13d00>
   20d08:	cmp	r0, #0
   20d0c:	beq	20d78 <ftello64@plt+0xf490>
   20d10:	str	r0, [r4, #100]	; 0x64
   20d14:	ldrb	r1, [r4, #72]	; 0x48
   20d18:	ldr	r0, [r4, #80]	; 0x50
   20d1c:	cmp	r1, #0
   20d20:	beq	20d44 <ftello64@plt+0xf45c>
   20d24:	cmp	r0, #2
   20d28:	blt	20d58 <ftello64@plt+0xf470>
   20d2c:	mov	r0, r4
   20d30:	bl	1ad50 <ftello64@plt+0x9468>
   20d34:	cmp	r0, #0
   20d38:	beq	20d74 <ftello64@plt+0xf48c>
   20d3c:	mov	r5, r0
   20d40:	b	20d78 <ftello64@plt+0xf490>
   20d44:	cmp	r0, #2
   20d48:	blt	20d64 <ftello64@plt+0xf47c>
   20d4c:	mov	r0, r4
   20d50:	bl	1b32c <ftello64@plt+0x9a44>
   20d54:	b	20d74 <ftello64@plt+0xf48c>
   20d58:	mov	r0, r4
   20d5c:	bl	1b2c0 <ftello64@plt+0x99d8>
   20d60:	b	20d74 <ftello64@plt+0xf48c>
   20d64:	ldr	r0, [r4, #64]	; 0x40
   20d68:	cmp	r0, #0
   20d6c:	movne	r0, r4
   20d70:	blne	1b508 <ftello64@plt+0x9c20>
   20d74:	mov	r5, #0
   20d78:	mov	r0, r5
   20d7c:	pop	{r4, r5, fp, pc}
   20d80:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   20d84:	add	fp, sp, #24
   20d88:	sub	sp, sp, #16
   20d8c:	mov	r8, r0
   20d90:	mov	r4, r1
   20d94:	ldr	r5, [r1, #40]	; 0x28
   20d98:	ldr	r7, [r1, #84]	; 0x54
   20d9c:	ldr	r0, [r1, #100]	; 0x64
   20da0:	ldr	r1, [r1, #104]	; 0x68
   20da4:	mov	r6, r2
   20da8:	cmp	r5, r1
   20dac:	ble	20dbc <ftello64@plt+0xf4d4>
   20db0:	str	r6, [r0, r5, lsl #2]
   20db4:	str	r5, [r4, #104]	; 0x68
   20db8:	b	20e60 <ftello64@plt+0xf578>
   20dbc:	ldr	r1, [r0, r5, lsl #2]
   20dc0:	cmp	r1, #0
   20dc4:	beq	20e00 <ftello64@plt+0xf518>
   20dc8:	ldr	r2, [r1, #40]	; 0x28
   20dcc:	cmp	r6, #0
   20dd0:	beq	20e08 <ftello64@plt+0xf520>
   20dd4:	ldr	r6, [r6, #40]	; 0x28
   20dd8:	mov	r0, sp
   20ddc:	mov	r1, r6
   20de0:	bl	20ed4 <ftello64@plt+0xf5ec>
   20de4:	cmp	r0, #0
   20de8:	str	r0, [r8]
   20dec:	bne	20ecc <ftello64@plt+0xf5e4>
   20df0:	ldr	r0, [r4, #40]	; 0x28
   20df4:	clz	r1, r6
   20df8:	lsr	r9, r1, #5
   20dfc:	b	20e20 <ftello64@plt+0xf538>
   20e00:	str	r6, [r0, r5, lsl #2]
   20e04:	b	20e60 <ftello64@plt+0xf578>
   20e08:	ldr	r0, [r2, #8]
   20e0c:	vldr	d16, [r2]
   20e10:	mov	r9, #1
   20e14:	str	r0, [sp, #8]
   20e18:	mov	r0, r5
   20e1c:	vstr	d16, [sp]
   20e20:	ldr	r2, [r4, #88]	; 0x58
   20e24:	sub	r1, r0, #1
   20e28:	mov	r0, r4
   20e2c:	bl	20398 <ftello64@plt+0xeab0>
   20e30:	mov	r3, r0
   20e34:	mov	r2, sp
   20e38:	mov	r0, r8
   20e3c:	mov	r1, r7
   20e40:	bl	1f728 <ftello64@plt+0xde40>
   20e44:	mov	r6, r0
   20e48:	ldr	r0, [r4, #100]	; 0x64
   20e4c:	cmp	r9, #0
   20e50:	str	r6, [r0, r5, lsl #2]
   20e54:	bne	20e60 <ftello64@plt+0xf578>
   20e58:	ldr	r0, [sp, #8]
   20e5c:	bl	150fc <ftello64@plt+0x3814>
   20e60:	cmp	r6, #0
   20e64:	ldrne	r0, [r7, #76]	; 0x4c
   20e68:	cmpne	r0, #0
   20e6c:	bne	20e7c <ftello64@plt+0xf594>
   20e70:	mov	r0, r6
   20e74:	sub	sp, fp, #24
   20e78:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   20e7c:	add	r7, r6, #4
   20e80:	mov	r0, r4
   20e84:	mov	r2, r5
   20e88:	mov	r1, r7
   20e8c:	bl	20478 <ftello64@plt+0xeb90>
   20e90:	cmp	r0, #0
   20e94:	str	r0, [r8]
   20e98:	bne	20ecc <ftello64@plt+0xf5e4>
   20e9c:	ldrb	r0, [r6, #52]	; 0x34
   20ea0:	tst	r0, #64	; 0x40
   20ea4:	beq	20e70 <ftello64@plt+0xf588>
   20ea8:	mov	r0, r4
   20eac:	mov	r1, r7
   20eb0:	bl	20570 <ftello64@plt+0xec88>
   20eb4:	str	r0, [r8]
   20eb8:	cmp	r0, #0
   20ebc:	mov	r6, #0
   20ec0:	ldreq	r0, [r4, #100]	; 0x64
   20ec4:	ldreq	r6, [r0, r5, lsl #2]
   20ec8:	b	20e70 <ftello64@plt+0xf588>
   20ecc:	mov	r6, #0
   20ed0:	b	20e70 <ftello64@plt+0xf588>
   20ed4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20ed8:	add	fp, sp, #28
   20edc:	sub	sp, sp, #20
   20ee0:	mov	r8, r2
   20ee4:	cmp	r1, #0
   20ee8:	str	r0, [sp, #16]
   20eec:	beq	20f24 <ftello64@plt+0xf63c>
   20ef0:	ldr	r0, [r1, #4]
   20ef4:	mov	r6, r1
   20ef8:	cmp	r8, #0
   20efc:	beq	20f10 <ftello64@plt+0xf628>
   20f00:	cmp	r0, #1
   20f04:	ldrge	r1, [r8, #4]
   20f08:	cmpge	r1, #1
   20f0c:	bge	20f64 <ftello64@plt+0xf67c>
   20f10:	cmp	r0, #1
   20f14:	blt	20f24 <ftello64@plt+0xf63c>
   20f18:	ldr	r0, [sp, #16]
   20f1c:	mov	r1, r6
   20f20:	b	20f40 <ftello64@plt+0xf658>
   20f24:	cmp	r8, #0
   20f28:	beq	20f4c <ftello64@plt+0xf664>
   20f2c:	ldr	r0, [r8, #4]
   20f30:	cmp	r0, #1
   20f34:	blt	20f4c <ftello64@plt+0xf664>
   20f38:	ldr	r0, [sp, #16]
   20f3c:	mov	r1, r8
   20f40:	sub	sp, fp, #28
   20f44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20f48:	b	1f648 <ftello64@plt+0xdd60>
   20f4c:	ldr	r1, [sp, #16]
   20f50:	mov	r0, #0
   20f54:	str	r0, [r1]
   20f58:	str	r0, [r1, #4]
   20f5c:	str	r0, [r1, #8]
   20f60:	b	210c8 <ftello64@plt+0xf7e0>
   20f64:	ldr	r4, [sp, #16]
   20f68:	add	r0, r1, r0
   20f6c:	str	r0, [r4]
   20f70:	lsl	r0, r0, #2
   20f74:	bl	255b8 <ftello64@plt+0x13cd0>
   20f78:	cmp	r0, #0
   20f7c:	str	r0, [r4, #8]
   20f80:	beq	210d0 <ftello64@plt+0xf7e8>
   20f84:	ldr	r9, [r8, #4]
   20f88:	ldr	lr, [r6, #4]
   20f8c:	mov	r1, #0
   20f90:	mov	r7, #0
   20f94:	cmp	r9, #0
   20f98:	movwgt	r1, #1
   20f9c:	cmp	lr, #1
   20fa0:	blt	21064 <ftello64@plt+0xf77c>
   20fa4:	mov	r2, #0
   20fa8:	mov	ip, #0
   20fac:	str	r2, [sp, #8]
   20fb0:	mov	r2, #0
   20fb4:	str	r2, [sp, #12]
   20fb8:	mov	r2, #0
   20fbc:	ldr	r4, [sp, #12]
   20fc0:	mov	r7, ip
   20fc4:	tst	r1, #1
   20fc8:	beq	21094 <ftello64@plt+0xf7ac>
   20fcc:	ldr	r1, [r8, #8]
   20fd0:	ldr	r3, [r1, r7, lsl #2]
   20fd4:	ldr	r1, [r6, #8]
   20fd8:	ldr	sl, [r1, r2, lsl #2]
   20fdc:	cmp	sl, r3
   20fe0:	ble	21008 <ftello64@plt+0xf720>
   20fe4:	add	r7, r7, #1
   20fe8:	mov	r1, #0
   20fec:	str	r3, [r0, r4, lsl #2]
   20ff0:	add	r4, r4, #1
   20ff4:	cmp	r9, r7
   20ff8:	movwgt	r1, #1
   20ffc:	cmp	lr, r2
   21000:	bgt	20fc4 <ftello64@plt+0xf6dc>
   21004:	b	21068 <ftello64@plt+0xf780>
   21008:	add	r1, r7, #1
   2100c:	str	sl, [r0, r4, lsl #2]
   21010:	mov	ip, r7
   21014:	add	r2, r2, #1
   21018:	str	r1, [sp, #4]
   2101c:	ldr	r9, [r8, #4]
   21020:	ldr	lr, [r6, #4]
   21024:	moveq	ip, r1
   21028:	mov	r1, #0
   2102c:	ldr	r5, [sp, #8]
   21030:	cmp	r9, ip
   21034:	sub	r5, r5, #1
   21038:	movwgt	r1, #1
   2103c:	cmp	lr, r2
   21040:	str	r5, [sp, #8]
   21044:	add	r5, r4, #1
   21048:	str	r5, [sp, #12]
   2104c:	bgt	20fbc <ftello64@plt+0xf6d4>
   21050:	ldr	r2, [sp, #4]
   21054:	cmp	sl, r3
   21058:	add	r4, r4, #1
   2105c:	moveq	r7, r2
   21060:	b	21068 <ftello64@plt+0xf780>
   21064:	mov	r4, #0
   21068:	cmp	r1, #0
   2106c:	beq	210bc <ftello64@plt+0xf7d4>
   21070:	ldr	r1, [r8, #8]
   21074:	sub	r2, r9, r7
   21078:	add	r0, r0, r4, lsl #2
   2107c:	lsl	r2, r2, #2
   21080:	add	r1, r1, r7, lsl #2
   21084:	bl	115c4 <memcpy@plt>
   21088:	sub	r0, r4, r7
   2108c:	add	r4, r0, r9
   21090:	b	210bc <ftello64@plt+0xf7d4>
   21094:	ldr	r1, [r6, #8]
   21098:	add	r0, r0, r4, lsl #2
   2109c:	add	r1, r1, r2, lsl #2
   210a0:	sub	r2, lr, r2
   210a4:	lsl	r2, r2, #2
   210a8:	bl	115c4 <memcpy@plt>
   210ac:	ldr	r0, [r6, #4]
   210b0:	ldr	r1, [sp, #8]
   210b4:	add	r0, r0, r1
   210b8:	add	r4, r0, r4
   210bc:	ldr	r0, [sp, #16]
   210c0:	str	r4, [r0, #4]
   210c4:	mov	r0, #0
   210c8:	sub	sp, fp, #28
   210cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   210d0:	mov	r0, #12
   210d4:	b	210c8 <ftello64@plt+0xf7e0>
   210d8:	push	{r4, r5, r6, r7, fp, lr}
   210dc:	add	fp, sp, #16
   210e0:	ldr	lr, [r0, #108]	; 0x6c
   210e4:	mov	ip, r0
   210e8:	cmp	lr, #1
   210ec:	blt	21130 <ftello64@plt+0xf848>
   210f0:	ldr	r2, [ip, #116]	; 0x74
   210f4:	mov	r0, #0
   210f8:	mov	r3, #1
   210fc:	mov	r4, lr
   21100:	add	r5, r0, r4
   21104:	add	r5, r5, r5, lsr #31
   21108:	asr	r6, r5, #1
   2110c:	add	r7, r6, r6, lsl #1
   21110:	add	r7, r2, r7, lsl #3
   21114:	ldr	r7, [r7, #4]
   21118:	cmp	r7, r1
   2111c:	addlt	r0, r3, r5, asr #1
   21120:	movge	r4, r6
   21124:	cmp	r0, r4
   21128:	blt	21100 <ftello64@plt+0xf818>
   2112c:	b	21134 <ftello64@plt+0xf84c>
   21130:	mov	r0, #0
   21134:	cmp	r0, lr
   21138:	bge	21158 <ftello64@plt+0xf870>
   2113c:	ldr	r2, [ip, #116]	; 0x74
   21140:	add	r3, r0, r0, lsl #1
   21144:	add	r2, r2, r3, lsl #3
   21148:	ldr	r2, [r2, #4]
   2114c:	cmp	r2, r1
   21150:	mvnne	r0, #0
   21154:	pop	{r4, r5, r6, r7, fp, pc}
   21158:	mvn	r0, #0
   2115c:	pop	{r4, r5, r6, r7, fp, pc}
   21160:	push	{r4, r5, r6, r7, fp, lr}
   21164:	add	fp, sp, #16
   21168:	mov	r5, r0
   2116c:	ldr	r0, [r0, #36]	; 0x24
   21170:	mov	r4, r1
   21174:	ldr	r7, [r5, #104]	; 0x68
   21178:	cmp	r0, r1
   2117c:	ldrle	r1, [r5, #48]	; 0x30
   21180:	cmple	r0, r1
   21184:	blt	211d0 <ftello64@plt+0xf8e8>
   21188:	ldr	r0, [r5, #28]
   2118c:	cmp	r0, r4
   21190:	ldrle	r1, [r5, #48]	; 0x30
   21194:	cmple	r0, r1
   21198:	blt	211d0 <ftello64@plt+0xf8e8>
   2119c:	mov	r6, #0
   211a0:	cmp	r7, r4
   211a4:	bge	211e8 <ftello64@plt+0xf900>
   211a8:	sub	r0, r4, r7
   211ac:	mov	r1, #0
   211b0:	mov	r6, #0
   211b4:	lsl	r2, r0, #2
   211b8:	ldr	r0, [r5, #100]	; 0x64
   211bc:	add	r0, r0, r7, lsl #2
   211c0:	add	r0, r0, #4
   211c4:	bl	117a4 <memset@plt>
   211c8:	str	r4, [r5, #104]	; 0x68
   211cc:	b	211e8 <ftello64@plt+0xf900>
   211d0:	add	r1, r4, #1
   211d4:	mov	r0, r5
   211d8:	bl	20ca8 <ftello64@plt+0xf3c0>
   211dc:	mov	r6, r0
   211e0:	cmp	r0, #0
   211e4:	beq	2119c <ftello64@plt+0xf8b4>
   211e8:	mov	r0, r6
   211ec:	pop	{r4, r5, r6, r7, fp, pc}
   211f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   211f4:	add	fp, sp, #28
   211f8:	sub	sp, sp, #12
   211fc:	mov	r6, r2
   21200:	mov	r4, r0
   21204:	mov	r0, #8
   21208:	mov	r7, r3
   2120c:	ldr	r2, [r2]
   21210:	mov	r8, r1
   21214:	ldr	r3, [r6, #4]
   21218:	str	r0, [sp, #8]
   2121c:	add	r1, r6, #8
   21220:	mov	r0, r4
   21224:	ldr	r5, [fp, #8]
   21228:	str	r7, [sp]
   2122c:	str	r5, [sp, #4]
   21230:	bl	21340 <ftello64@plt+0xfa58>
   21234:	cmp	r0, #0
   21238:	beq	21244 <ftello64@plt+0xf95c>
   2123c:	sub	sp, fp, #28
   21240:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21244:	ldr	r0, [r4, #108]	; 0x6c
   21248:	ldr	r1, [r4, #112]	; 0x70
   2124c:	ldr	r9, [r6, #4]
   21250:	ldr	sl, [r8]
   21254:	cmp	r0, r1
   21258:	blt	212a8 <ftello64@plt+0xf9c0>
   2125c:	ldr	r0, [r4, #116]	; 0x74
   21260:	add	r1, r1, r1, lsl #1
   21264:	lsl	r1, r1, #4
   21268:	bl	255e8 <ftello64@plt+0x13d00>
   2126c:	cmp	r0, #0
   21270:	beq	21330 <ftello64@plt+0xfa48>
   21274:	str	r0, [r4, #116]	; 0x74
   21278:	ldr	r1, [r4, #108]	; 0x6c
   2127c:	ldr	r2, [r4, #112]	; 0x70
   21280:	add	r1, r1, r1, lsl #1
   21284:	add	r0, r0, r1, lsl #3
   21288:	add	r1, r2, r2, lsl #1
   2128c:	lsl	r2, r1, #3
   21290:	mov	r1, #0
   21294:	bl	117a4 <memset@plt>
   21298:	ldr	r1, [r4, #112]	; 0x70
   2129c:	ldr	r0, [r4, #108]	; 0x6c
   212a0:	lsl	r1, r1, #1
   212a4:	str	r1, [r4, #112]	; 0x70
   212a8:	ldr	r1, [r4, #116]	; 0x74
   212ac:	cmp	r0, #1
   212b0:	blt	212d0 <ftello64@plt+0xf9e8>
   212b4:	sub	r2, r0, #1
   212b8:	add	r2, r2, r2, lsl #1
   212bc:	add	r2, r1, r2, lsl #3
   212c0:	ldr	r3, [r2, #4]
   212c4:	cmp	r3, r5
   212c8:	moveq	r3, #1
   212cc:	strbeq	r3, [r2, #20]
   212d0:	add	r2, r0, r0, lsl #1
   212d4:	cmp	r9, sl
   212d8:	mov	r3, #0
   212dc:	add	r0, r0, #1
   212e0:	str	r7, [r1, r2, lsl #3]!
   212e4:	mov	r2, #0
   212e8:	mvneq	r3, #0
   212ec:	stmib	r1, {r5, sl}
   212f0:	str	r9, [r1, #12]
   212f4:	str	r3, [r1, #16]
   212f8:	str	r0, [r4, #108]	; 0x6c
   212fc:	strb	r2, [r1, #20]
   21300:	sub	r0, r9, sl
   21304:	ldr	r1, [r4, #120]	; 0x78
   21308:	cmp	r1, r0
   2130c:	strlt	r0, [r4, #120]	; 0x78
   21310:	ldr	r0, [r6, #4]
   21314:	ldr	r1, [r8]
   21318:	add	r0, r0, r5
   2131c:	sub	r1, r0, r1
   21320:	mov	r0, r4
   21324:	sub	sp, fp, #28
   21328:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2132c:	b	21160 <ftello64@plt+0xf878>
   21330:	ldr	r0, [r4, #116]	; 0x74
   21334:	bl	150fc <ftello64@plt+0x3814>
   21338:	mov	r0, #12
   2133c:	b	2123c <ftello64@plt+0xf954>
   21340:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21344:	add	fp, sp, #28
   21348:	sub	sp, sp, #84	; 0x54
   2134c:	ldr	r9, [r0, #84]	; 0x54
   21350:	mov	r6, r3
   21354:	mov	r3, r1
   21358:	mov	r1, #0
   2135c:	str	r0, [sp, #44]	; 0x2c
   21360:	ldr	sl, [fp, #12]
   21364:	mov	r8, r2
   21368:	str	r1, [fp, #-52]	; 0xffffffcc
   2136c:	ldr	r0, [r0, #120]	; 0x78
   21370:	ldr	r5, [r3, #4]
   21374:	ldr	r1, [r9]
   21378:	str	r9, [sp, #20]
   2137c:	add	r0, r0, sl
   21380:	cmp	r5, r0
   21384:	ldr	r1, [r1, r2, lsl #3]
   21388:	str	r1, [sp, #24]
   2138c:	ble	21860 <ftello64@plt+0xff78>
   21390:	add	r4, r3, #8
   21394:	ldr	r0, [sp, #44]	; 0x2c
   21398:	ldr	r5, [r3]
   2139c:	ldr	r4, [r4]
   213a0:	str	r3, [sp, #16]
   213a4:	ldr	r1, [r0, #40]	; 0x28
   213a8:	ldr	r2, [r0, #88]	; 0x58
   213ac:	cmp	r5, #0
   213b0:	moveq	r5, r6
   213b4:	str	r1, [sp, #12]
   213b8:	ldr	r1, [r0, #100]	; 0x64
   213bc:	str	r4, [r0, #100]	; 0x64
   213c0:	str	r5, [r0, #40]	; 0x28
   213c4:	str	r1, [sp, #8]
   213c8:	sub	r1, r5, #1
   213cc:	bl	20398 <ftello64@plt+0xeab0>
   213d0:	mov	r7, r0
   213d4:	cmp	r5, r6
   213d8:	bne	214a4 <ftello64@plt+0xfbbc>
   213dc:	mov	r0, #1
   213e0:	str	r0, [sp, #52]	; 0x34
   213e4:	str	r0, [sp, #48]	; 0x30
   213e8:	mov	r0, #4
   213ec:	bl	255b8 <ftello64@plt+0x13cd0>
   213f0:	cmp	r0, #0
   213f4:	str	r0, [sp, #56]	; 0x38
   213f8:	beq	218e4 <ftello64@plt+0xfffc>
   213fc:	ldr	r6, [sp, #24]
   21400:	ldr	r4, [fp, #16]
   21404:	str	r8, [r0]
   21408:	mov	r0, #0
   2140c:	add	r1, sp, #48	; 0x30
   21410:	str	r7, [sp, #40]	; 0x28
   21414:	str	r0, [fp, #-52]	; 0xffffffcc
   21418:	mov	r0, r9
   2141c:	mov	r2, r6
   21420:	mov	r3, r4
   21424:	bl	21904 <ftello64@plt+0x1001c>
   21428:	ldr	r8, [sp, #44]	; 0x2c
   2142c:	cmp	r0, #0
   21430:	str	r0, [fp, #-52]	; 0xffffffcc
   21434:	bne	218d4 <ftello64@plt+0xffec>
   21438:	ldr	r0, [sp, #52]	; 0x34
   2143c:	cmp	r0, #0
   21440:	beq	21468 <ftello64@plt+0xfb80>
   21444:	add	r1, sp, #48	; 0x30
   21448:	mov	r0, r8
   2144c:	mov	r2, r5
   21450:	mov	r3, r6
   21454:	str	r4, [sp]
   21458:	bl	21a3c <ftello64@plt+0x10154>
   2145c:	cmp	r0, #0
   21460:	str	r0, [fp, #-52]	; 0xffffffcc
   21464:	bne	218d4 <ftello64@plt+0xffec>
   21468:	ldr	r3, [sp, #40]	; 0x28
   2146c:	sub	r0, fp, #52	; 0x34
   21470:	add	r2, sp, #48	; 0x30
   21474:	mov	r1, r9
   21478:	bl	1f728 <ftello64@plt+0xde40>
   2147c:	mov	r6, r0
   21480:	cmp	r0, #0
   21484:	bne	21494 <ftello64@plt+0xfbac>
   21488:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2148c:	cmp	r0, #0
   21490:	bne	21850 <ftello64@plt+0xff68>
   21494:	ldr	r0, [r8, #100]	; 0x64
   21498:	mov	r4, r5
   2149c:	str	r6, [r0, r5, lsl #2]
   214a0:	b	21518 <ftello64@plt+0xfc30>
   214a4:	ldr	r6, [r4, r5, lsl #2]
   214a8:	mov	r4, r5
   214ac:	cmp	r6, #0
   214b0:	beq	214d8 <ftello64@plt+0xfbf0>
   214b4:	ldrb	r0, [r6, #52]	; 0x34
   214b8:	ldr	r8, [sp, #44]	; 0x2c
   214bc:	tst	r0, #64	; 0x40
   214c0:	bne	214f0 <ftello64@plt+0xfc08>
   214c4:	mov	r0, #0
   214c8:	str	r0, [sp, #52]	; 0x34
   214cc:	str	r0, [sp, #48]	; 0x30
   214d0:	str	r0, [sp, #56]	; 0x38
   214d4:	b	21518 <ftello64@plt+0xfc30>
   214d8:	ldr	r8, [sp, #44]	; 0x2c
   214dc:	mov	r6, #0
   214e0:	str	r6, [sp, #52]	; 0x34
   214e4:	str	r6, [sp, #48]	; 0x30
   214e8:	str	r6, [sp, #56]	; 0x38
   214ec:	b	21518 <ftello64@plt+0xfc30>
   214f0:	add	r1, r6, #4
   214f4:	add	r0, sp, #48	; 0x30
   214f8:	str	r7, [sp, #40]	; 0x28
   214fc:	bl	1f648 <ftello64@plt+0xdd60>
   21500:	cmp	r0, #0
   21504:	str	r0, [fp, #-52]	; 0xffffffcc
   21508:	bne	218fc <ftello64@plt+0x10014>
   2150c:	ldrb	r0, [r6, #52]	; 0x34
   21510:	tst	r0, #64	; 0x40
   21514:	bne	21820 <ftello64@plt+0xff38>
   21518:	cmp	r4, sl
   2151c:	bge	217bc <ftello64@plt+0xfed4>
   21520:	add	r5, sp, #48	; 0x30
   21524:	mov	r2, #0
   21528:	ldr	r0, [r8, #120]	; 0x78
   2152c:	cmp	r2, r0
   21530:	bgt	217bc <ftello64@plt+0xfed4>
   21534:	mov	r0, #0
   21538:	add	r1, r4, #1
   2153c:	str	r2, [sp, #28]
   21540:	str	r0, [sp, #52]	; 0x34
   21544:	str	r1, [sp, #32]
   21548:	ldr	r0, [r8, #100]	; 0x64
   2154c:	ldr	r0, [r0, r1, lsl #2]
   21550:	cmp	r0, #0
   21554:	beq	21570 <ftello64@plt+0xfc88>
   21558:	add	r1, r0, #4
   2155c:	mov	r0, r5
   21560:	bl	1f298 <ftello64@plt+0xd9b0>
   21564:	cmp	r0, #0
   21568:	str	r0, [fp, #-52]	; 0xffffffcc
   2156c:	bne	21850 <ftello64@plt+0xff68>
   21570:	cmp	r6, #0
   21574:	beq	216f0 <ftello64@plt+0xfe08>
   21578:	mov	r0, #0
   2157c:	ldr	r7, [r8, #84]	; 0x54
   21580:	str	r0, [fp, #-32]	; 0xffffffe0
   21584:	str	r0, [fp, #-44]	; 0xffffffd4
   21588:	str	r0, [fp, #-48]	; 0xffffffd0
   2158c:	str	r0, [fp, #-40]	; 0xffffffd8
   21590:	ldr	r1, [r6, #20]
   21594:	cmp	r1, #1
   21598:	blt	216e0 <ftello64@plt+0xfdf8>
   2159c:	mov	r5, #0
   215a0:	str	r4, [sp, #40]	; 0x28
   215a4:	str	r6, [sp, #36]	; 0x24
   215a8:	b	215b4 <ftello64@plt+0xfccc>
   215ac:	ldr	r0, [r7]
   215b0:	b	215d0 <ftello64@plt+0xfce8>
   215b4:	ldr	r0, [r6, #24]
   215b8:	ldr	sl, [r0, r5, lsl #2]
   215bc:	ldr	r0, [r7]
   215c0:	add	r1, r0, sl, lsl #3
   215c4:	ldrb	r1, [r1, #6]
   215c8:	tst	r1, #16
   215cc:	bne	215ec <ftello64@plt+0xfd04>
   215d0:	add	r1, r0, sl, lsl #3
   215d4:	mov	r0, r8
   215d8:	mov	r2, r4
   215dc:	bl	22310 <ftello64@plt+0x10a28>
   215e0:	cmp	r0, #0
   215e4:	bne	216a8 <ftello64@plt+0xfdc0>
   215e8:	b	216c0 <ftello64@plt+0xfdd8>
   215ec:	mov	r0, r7
   215f0:	mov	r1, sl
   215f4:	mov	r2, r8
   215f8:	mov	r3, r4
   215fc:	bl	22020 <ftello64@plt+0x10738>
   21600:	cmp	r0, #2
   21604:	blt	216a0 <ftello64@plt+0xfdb8>
   21608:	add	r4, r0, r4
   2160c:	ldr	r0, [r8, #100]	; 0x64
   21610:	ldr	r1, [r7, #12]
   21614:	sub	r8, fp, #48	; 0x30
   21618:	ldr	r0, [r0, r4, lsl #2]
   2161c:	ldr	r6, [r1, sl, lsl #2]
   21620:	mov	r1, #0
   21624:	str	r1, [fp, #-44]	; 0xffffffd4
   21628:	cmp	r0, #0
   2162c:	beq	21648 <ftello64@plt+0xfd60>
   21630:	add	r1, r0, #4
   21634:	mov	r0, r8
   21638:	bl	1f298 <ftello64@plt+0xd9b0>
   2163c:	cmp	r0, #0
   21640:	str	r0, [fp, #-32]	; 0xffffffe0
   21644:	bne	21840 <ftello64@plt+0xff58>
   21648:	mov	r0, r8
   2164c:	mov	r1, r6
   21650:	bl	1f4ac <ftello64@plt+0xdbc4>
   21654:	cmp	r0, #0
   21658:	beq	21830 <ftello64@plt+0xff48>
   2165c:	sub	r0, fp, #32
   21660:	mov	r1, r7
   21664:	mov	r2, r8
   21668:	bl	21e24 <ftello64@plt+0x1053c>
   2166c:	ldr	r8, [sp, #44]	; 0x2c
   21670:	ldr	r6, [sp, #36]	; 0x24
   21674:	ldr	r1, [r8, #100]	; 0x64
   21678:	str	r0, [r1, r4, lsl #2]
   2167c:	ldr	r0, [r8, #100]	; 0x64
   21680:	ldr	r0, [r0, r4, lsl #2]
   21684:	ldr	r4, [sp, #40]	; 0x28
   21688:	cmp	r0, #0
   2168c:	bne	216a8 <ftello64@plt+0xfdc0>
   21690:	ldr	r9, [fp, #-32]	; 0xffffffe0
   21694:	cmp	r9, #0
   21698:	beq	216a8 <ftello64@plt+0xfdc0>
   2169c:	b	21844 <ftello64@plt+0xff5c>
   216a0:	cmp	r0, #0
   216a4:	beq	215ac <ftello64@plt+0xfcc4>
   216a8:	ldr	r0, [r7, #12]
   216ac:	ldr	r1, [r0, sl, lsl #2]
   216b0:	add	r0, sp, #48	; 0x30
   216b4:	bl	1f4ac <ftello64@plt+0xdbc4>
   216b8:	cmp	r0, #0
   216bc:	beq	21830 <ftello64@plt+0xff48>
   216c0:	ldr	r0, [r6, #20]
   216c4:	add	r5, r5, #1
   216c8:	cmp	r5, r0
   216cc:	blt	215b4 <ftello64@plt+0xfccc>
   216d0:	ldr	r5, [fp, #12]
   216d4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   216d8:	ldr	r9, [sp, #20]
   216dc:	mov	sl, r5
   216e0:	bl	150fc <ftello64@plt+0x3814>
   216e4:	mov	r0, #0
   216e8:	add	r5, sp, #48	; 0x30
   216ec:	str	r0, [fp, #-52]	; 0xffffffcc
   216f0:	ldr	r0, [sp, #52]	; 0x34
   216f4:	cmp	r0, #0
   216f8:	beq	21750 <ftello64@plt+0xfe68>
   216fc:	mov	r6, r4
   21700:	ldr	r4, [sp, #24]
   21704:	ldr	r7, [fp, #16]
   21708:	mov	r0, r9
   2170c:	mov	r1, r5
   21710:	mov	r2, r4
   21714:	mov	r3, r7
   21718:	bl	21904 <ftello64@plt+0x1001c>
   2171c:	cmp	r0, #0
   21720:	str	r0, [fp, #-52]	; 0xffffffcc
   21724:	bne	21850 <ftello64@plt+0xff68>
   21728:	ldr	r2, [sp, #32]
   2172c:	mov	r0, r8
   21730:	mov	r1, r5
   21734:	mov	r3, r4
   21738:	str	r7, [sp]
   2173c:	bl	21a3c <ftello64@plt+0x10154>
   21740:	cmp	r0, #0
   21744:	mov	r4, r6
   21748:	str	r0, [fp, #-52]	; 0xffffffcc
   2174c:	bne	21850 <ftello64@plt+0xff68>
   21750:	ldr	r2, [r8, #88]	; 0x58
   21754:	mov	r0, r8
   21758:	mov	r1, r4
   2175c:	bl	20398 <ftello64@plt+0xeab0>
   21760:	mov	r3, r0
   21764:	sub	r0, fp, #52	; 0x34
   21768:	mov	r1, r9
   2176c:	mov	r2, r5
   21770:	bl	1f728 <ftello64@plt+0xde40>
   21774:	mov	r6, r0
   21778:	cmp	r0, #0
   2177c:	bne	2178c <ftello64@plt+0xfea4>
   21780:	ldr	r0, [fp, #-52]	; 0xffffffcc
   21784:	cmp	r0, #0
   21788:	bne	21850 <ftello64@plt+0xff68>
   2178c:	ldr	r1, [sp, #32]
   21790:	ldr	r0, [r8, #100]	; 0x64
   21794:	ldr	r2, [sp, #28]
   21798:	cmp	r6, #0
   2179c:	str	r6, [r0, r1, lsl #2]
   217a0:	mov	r0, #0
   217a4:	mov	r4, r1
   217a8:	addeq	r0, r2, #1
   217ac:	cmp	r1, sl
   217b0:	mov	r2, r0
   217b4:	blt	21528 <ftello64@plt+0xfc40>
   217b8:	b	217c0 <ftello64@plt+0xfed8>
   217bc:	mov	r1, r4
   217c0:	ldr	r0, [sp, #56]	; 0x38
   217c4:	mov	r4, r1
   217c8:	bl	150fc <ftello64@plt+0x3814>
   217cc:	ldr	r0, [r8, #100]	; 0x64
   217d0:	ldr	r1, [sp, #16]
   217d4:	ldr	r0, [r0, sl, lsl #2]
   217d8:	str	r4, [r1]
   217dc:	ldr	r1, [sp, #12]
   217e0:	str	r1, [r8, #40]	; 0x28
   217e4:	ldr	r1, [sp, #8]
   217e8:	cmp	r0, #0
   217ec:	str	r1, [r8, #100]	; 0x64
   217f0:	beq	21810 <ftello64@plt+0xff28>
   217f4:	ldr	r1, [fp, #8]
   217f8:	add	r0, r0, #4
   217fc:	bl	1f6c4 <ftello64@plt+0xdddc>
   21800:	mov	r7, #0
   21804:	cmp	r0, #0
   21808:	moveq	r7, #1
   2180c:	b	21814 <ftello64@plt+0xff2c>
   21810:	mov	r7, #1
   21814:	mov	r0, r7
   21818:	sub	sp, fp, #28
   2181c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21820:	mov	r5, r4
   21824:	ldr	r6, [sp, #24]
   21828:	ldr	r4, [fp, #16]
   2182c:	b	21438 <ftello64@plt+0xfb50>
   21830:	ldr	r0, [fp, #-40]	; 0xffffffd8
   21834:	bl	150fc <ftello64@plt+0x3814>
   21838:	mov	r9, #12
   2183c:	b	2184c <ftello64@plt+0xff64>
   21840:	mov	r9, r0
   21844:	ldr	r0, [fp, #-40]	; 0xffffffd8
   21848:	bl	150fc <ftello64@plt+0x3814>
   2184c:	str	r9, [fp, #-52]	; 0xffffffcc
   21850:	ldr	r0, [sp, #56]	; 0x38
   21854:	bl	150fc <ftello64@plt+0x3814>
   21858:	ldr	r7, [fp, #-52]	; 0xffffffcc
   2185c:	b	21814 <ftello64@plt+0xff2c>
   21860:	mvn	r1, #-2147483648	; 0x80000000
   21864:	mov	r7, #12
   21868:	sub	r1, r1, r5
   2186c:	cmp	r1, r0
   21870:	ble	21814 <ftello64@plt+0xff2c>
   21874:	add	r0, r0, #1
   21878:	add	sl, r0, r5
   2187c:	str	r0, [sp, #40]	; 0x28
   21880:	cmn	sl, #-1073741823	; 0xc0000001
   21884:	bhi	21814 <ftello64@plt+0xff2c>
   21888:	mov	r4, r3
   2188c:	lsl	r1, sl, #2
   21890:	mov	r9, r3
   21894:	ldr	r0, [r4, #8]!
   21898:	bl	255e8 <ftello64@plt+0x13d00>
   2189c:	cmp	r0, #0
   218a0:	beq	21814 <ftello64@plt+0xff2c>
   218a4:	ldr	r1, [sp, #40]	; 0x28
   218a8:	str	sl, [r9, #4]
   218ac:	str	r0, [r9, #8]
   218b0:	add	r0, r0, r5, lsl #2
   218b4:	lsl	r2, r1, #2
   218b8:	mov	r1, #0
   218bc:	bl	117a4 <memset@plt>
   218c0:	ldr	r5, [fp, #12]
   218c4:	mov	r3, r9
   218c8:	ldr	r9, [sp, #20]
   218cc:	mov	sl, r5
   218d0:	b	21394 <ftello64@plt+0xfaac>
   218d4:	mov	r7, r0
   218d8:	ldr	r0, [sp, #56]	; 0x38
   218dc:	bl	150fc <ftello64@plt+0x3814>
   218e0:	b	21814 <ftello64@plt+0xff2c>
   218e4:	mov	r0, #0
   218e8:	mov	r7, #12
   218ec:	str	r0, [sp, #48]	; 0x30
   218f0:	str	r0, [sp, #52]	; 0x34
   218f4:	str	r7, [fp, #-52]	; 0xffffffcc
   218f8:	b	21814 <ftello64@plt+0xff2c>
   218fc:	mov	r7, r0
   21900:	b	21814 <ftello64@plt+0xff2c>
   21904:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21908:	add	fp, sp, #28
   2190c:	sub	sp, sp, #28
   21910:	str	r0, [sp, #12]
   21914:	ldr	r0, [r1, #4]
   21918:	mov	r4, r1
   2191c:	mov	r1, #0
   21920:	mov	sl, r3
   21924:	mov	r8, r2
   21928:	str	r1, [sp, #20]
   2192c:	str	r0, [sp, #16]
   21930:	lsl	r0, r0, #2
   21934:	bl	255b8 <ftello64@plt+0x13cd0>
   21938:	cmp	r0, #0
   2193c:	str	r0, [sp, #24]
   21940:	beq	21a34 <ftello64@plt+0x1014c>
   21944:	ldr	r0, [r4, #4]
   21948:	cmp	r0, #1
   2194c:	blt	219fc <ftello64@plt+0x10114>
   21950:	mov	r9, #0
   21954:	str	r4, [sp, #8]
   21958:	b	2197c <ftello64@plt+0x10094>
   2195c:	cmn	r4, #1
   21960:	beq	219d8 <ftello64@plt+0x100f0>
   21964:	ldr	r0, [sp, #12]
   21968:	add	r1, sp, #16
   2196c:	mov	r3, r8
   21970:	str	sl, [sp]
   21974:	bl	21d20 <ftello64@plt+0x10438>
   21978:	b	219e0 <ftello64@plt+0x100f8>
   2197c:	ldr	r0, [r4, #8]
   21980:	ldr	r1, [sp, #12]
   21984:	ldr	r2, [r0, r9, lsl #2]
   21988:	ldr	r1, [r1, #24]
   2198c:	add	r0, r2, r2, lsl #1
   21990:	add	r1, r1, r0, lsl #2
   21994:	ldr	r0, [r1, #4]
   21998:	cmp	r0, #1
   2199c:	blt	219d8 <ftello64@plt+0x100f0>
   219a0:	ldr	r7, [sp, #12]
   219a4:	ldr	r3, [r1, #8]
   219a8:	mov	r6, #0
   219ac:	ldr	r7, [r7]
   219b0:	ldr	r4, [r3, r6, lsl #2]
   219b4:	add	r5, r7, r4, lsl #3
   219b8:	ldrb	r5, [r5, #4]
   219bc:	cmp	r5, sl
   219c0:	ldreq	r5, [r7, r4, lsl #3]
   219c4:	cmpeq	r5, r8
   219c8:	beq	2195c <ftello64@plt+0x10074>
   219cc:	add	r6, r6, #1
   219d0:	cmp	r6, r0
   219d4:	blt	219b0 <ftello64@plt+0x100c8>
   219d8:	add	r0, sp, #16
   219dc:	bl	1f298 <ftello64@plt+0xd9b0>
   219e0:	cmp	r0, #0
   219e4:	bne	21a24 <ftello64@plt+0x1013c>
   219e8:	ldr	r4, [sp, #8]
   219ec:	add	r9, r9, #1
   219f0:	ldr	r0, [r4, #4]
   219f4:	cmp	r9, r0
   219f8:	blt	2197c <ftello64@plt+0x10094>
   219fc:	ldr	r0, [r4, #8]
   21a00:	bl	150fc <ftello64@plt+0x3814>
   21a04:	vldr	d16, [sp, #16]
   21a08:	ldr	r0, [sp, #24]
   21a0c:	mov	r7, #0
   21a10:	str	r0, [r4, #8]
   21a14:	vstr	d16, [r4]
   21a18:	mov	r0, r7
   21a1c:	sub	sp, fp, #28
   21a20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21a24:	mov	r7, r0
   21a28:	ldr	r0, [sp, #24]
   21a2c:	bl	150fc <ftello64@plt+0x3814>
   21a30:	b	21a18 <ftello64@plt+0x10130>
   21a34:	mov	r7, #12
   21a38:	b	21a18 <ftello64@plt+0x10130>
   21a3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21a40:	add	fp, sp, #28
   21a44:	sub	sp, sp, #44	; 0x2c
   21a48:	ldr	r6, [r0, #84]	; 0x54
   21a4c:	mov	r4, r1
   21a50:	mov	r1, r2
   21a54:	str	r3, [sp, #4]
   21a58:	mov	r5, r2
   21a5c:	str	r0, [sp, #24]
   21a60:	bl	210d8 <ftello64@plt+0xf7f0>
   21a64:	cmn	r0, #1
   21a68:	beq	21d14 <ftello64@plt+0x1042c>
   21a6c:	add	r1, r0, r0, lsl #1
   21a70:	str	r5, [sp, #16]
   21a74:	str	r6, [sp, #12]
   21a78:	str	r4, [sp, #8]
   21a7c:	str	r1, [sp]
   21a80:	b	21a88 <ftello64@plt+0x101a0>
   21a84:	ldr	r1, [sp]
   21a88:	ldr	r0, [sp, #24]
   21a8c:	ldr	r0, [r0, #116]	; 0x74
   21a90:	add	r0, r0, r1, lsl #3
   21a94:	add	r0, r0, #8
   21a98:	ldr	r7, [r0, #-8]
   21a9c:	mov	sl, r0
   21aa0:	mov	r0, r4
   21aa4:	mov	r1, r7
   21aa8:	bl	1f6c4 <ftello64@plt+0xdddc>
   21aac:	cmp	r0, #0
   21ab0:	beq	21c78 <ftello64@plt+0x10390>
   21ab4:	ldm	sl, {r0, r1}
   21ab8:	add	r1, r1, r5
   21abc:	sub	r9, r1, r0
   21ac0:	cmp	r9, r5
   21ac4:	bne	21b6c <ftello64@plt+0x10284>
   21ac8:	ldr	r0, [r6, #20]
   21acc:	add	r1, r7, r7, lsl #1
   21ad0:	add	r0, r0, r1, lsl #2
   21ad4:	ldr	r0, [r0, #8]
   21ad8:	ldr	r7, [r0]
   21adc:	mov	r0, r4
   21ae0:	mov	r1, r7
   21ae4:	bl	1f6c4 <ftello64@plt+0xdddc>
   21ae8:	mov	r1, #4
   21aec:	cmp	r0, #0
   21af0:	bne	21b64 <ftello64@plt+0x1027c>
   21af4:	mov	r0, #1
   21af8:	str	r0, [sp, #32]
   21afc:	str	r0, [sp, #28]
   21b00:	mov	r0, #4
   21b04:	bl	255b8 <ftello64@plt+0x13cd0>
   21b08:	cmp	r0, #0
   21b0c:	str	r0, [sp, #36]	; 0x24
   21b10:	beq	21c8c <ftello64@plt+0x103a4>
   21b14:	mov	r5, #0
   21b18:	str	r7, [r0]
   21b1c:	ldr	r2, [sp, #4]
   21b20:	ldr	r3, [fp, #8]
   21b24:	add	r7, sp, #28
   21b28:	mov	r0, r6
   21b2c:	str	r5, [fp, #-32]	; 0xffffffe0
   21b30:	mov	r1, r7
   21b34:	bl	21904 <ftello64@plt+0x1001c>
   21b38:	mov	r9, r0
   21b3c:	mov	r0, r4
   21b40:	mov	r1, r7
   21b44:	bl	1f298 <ftello64@plt+0xd9b0>
   21b48:	mov	r8, r0
   21b4c:	ldr	r0, [sp, #36]	; 0x24
   21b50:	bl	150fc <ftello64@plt+0x3814>
   21b54:	orr	r0, r9, r5
   21b58:	mov	r1, #2
   21b5c:	orrs	r0, r0, r8
   21b60:	bne	21ca0 <ftello64@plt+0x103b8>
   21b64:	ldr	r5, [sp, #16]
   21b68:	b	21c6c <ftello64@plt+0x10384>
   21b6c:	ldr	r0, [sp, #24]
   21b70:	ldr	r1, [r6, #12]
   21b74:	ldr	r0, [r0, #100]	; 0x64
   21b78:	ldr	r8, [r1, r7, lsl #2]
   21b7c:	ldr	r0, [r0, r9, lsl #2]
   21b80:	cmp	r0, #0
   21b84:	beq	21bac <ftello64@plt+0x102c4>
   21b88:	add	r4, r0, #4
   21b8c:	mov	r1, r8
   21b90:	mov	r0, r4
   21b94:	bl	1f6c4 <ftello64@plt+0xdddc>
   21b98:	mov	r1, #4
   21b9c:	cmp	r0, #0
   21ba0:	beq	21bdc <ftello64@plt+0x102f4>
   21ba4:	ldr	r6, [sp, #12]
   21ba8:	b	21c68 <ftello64@plt+0x10380>
   21bac:	mov	r0, #1
   21bb0:	str	r0, [sp, #32]
   21bb4:	str	r0, [sp, #28]
   21bb8:	mov	r0, #4
   21bbc:	bl	255b8 <ftello64@plt+0x13cd0>
   21bc0:	cmp	r0, #0
   21bc4:	str	r0, [sp, #36]	; 0x24
   21bc8:	beq	21cc0 <ftello64@plt+0x103d8>
   21bcc:	str	r8, [r0]
   21bd0:	mov	r0, #0
   21bd4:	str	r0, [fp, #-32]	; 0xffffffe0
   21bd8:	b	21c10 <ftello64@plt+0x10328>
   21bdc:	add	r6, sp, #28
   21be0:	mov	r1, r4
   21be4:	mov	r0, r6
   21be8:	bl	1f648 <ftello64@plt+0xdd60>
   21bec:	mov	r4, r0
   21bf0:	str	r0, [fp, #-32]	; 0xffffffe0
   21bf4:	mov	r0, r6
   21bf8:	mov	r1, r8
   21bfc:	bl	1f4ac <ftello64@plt+0xdbc4>
   21c00:	cmp	r4, #0
   21c04:	bne	21ce4 <ftello64@plt+0x103fc>
   21c08:	cmp	r0, #0
   21c0c:	beq	21ce4 <ftello64@plt+0x103fc>
   21c10:	ldr	r6, [sp, #12]
   21c14:	sub	r0, fp, #32
   21c18:	add	r2, sp, #28
   21c1c:	mov	r1, r6
   21c20:	bl	21e24 <ftello64@plt+0x1053c>
   21c24:	ldr	r4, [sp, #24]
   21c28:	ldr	r1, [r4, #100]	; 0x64
   21c2c:	str	r0, [r1, r9, lsl #2]
   21c30:	ldr	r0, [sp, #36]	; 0x24
   21c34:	bl	150fc <ftello64@plt+0x3814>
   21c38:	ldr	r0, [r4, #100]	; 0x64
   21c3c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   21c40:	ldr	r0, [r0, r9, lsl #2]
   21c44:	cmp	r2, #0
   21c48:	mov	r1, r2
   21c4c:	movwne	r1, #1
   21c50:	clz	r0, r0
   21c54:	lsr	r0, r0, #5
   21c58:	ands	r1, r0, r1
   21c5c:	ldr	r0, [sp, #20]
   21c60:	movne	r0, r2
   21c64:	str	r0, [sp, #20]
   21c68:	ldr	r4, [sp, #8]
   21c6c:	cmp	r1, #0
   21c70:	cmpne	r1, #4
   21c74:	bne	21d04 <ftello64@plt+0x1041c>
   21c78:	ldrb	r1, [sl, #12]
   21c7c:	add	r0, sl, #24
   21c80:	cmp	r1, #0
   21c84:	bne	21a98 <ftello64@plt+0x101b0>
   21c88:	b	21d14 <ftello64@plt+0x1042c>
   21c8c:	mov	r0, #0
   21c90:	mov	r5, #12
   21c94:	str	r0, [sp, #28]
   21c98:	str	r0, [sp, #32]
   21c9c:	b	21b1c <ftello64@plt+0x10234>
   21ca0:	cmp	r9, #0
   21ca4:	mov	r1, #1
   21ca8:	movne	r8, r9
   21cac:	cmp	r5, #0
   21cb0:	movne	r8, r5
   21cb4:	str	r8, [fp, #-32]	; 0xffffffe0
   21cb8:	str	r8, [sp, #20]
   21cbc:	b	21b64 <ftello64@plt+0x1027c>
   21cc0:	mov	r0, #0
   21cc4:	mov	r1, #12
   21cc8:	str	r0, [sp, #28]
   21ccc:	str	r0, [sp, #32]
   21cd0:	mov	r0, #12
   21cd4:	str	r1, [fp, #-32]	; 0xffffffe0
   21cd8:	mov	r1, #1
   21cdc:	str	r0, [sp, #20]
   21ce0:	b	21ba4 <ftello64@plt+0x102bc>
   21ce4:	ldr	r0, [sp, #36]	; 0x24
   21ce8:	bl	150fc <ftello64@plt+0x3814>
   21cec:	cmp	r4, #0
   21cf0:	mov	r1, #1
   21cf4:	movweq	r4, #12
   21cf8:	str	r4, [fp, #-32]	; 0xffffffe0
   21cfc:	str	r4, [sp, #20]
   21d00:	b	21ba4 <ftello64@plt+0x102bc>
   21d04:	cmp	r1, #2
   21d08:	beq	21a84 <ftello64@plt+0x1019c>
   21d0c:	ldr	r0, [sp, #20]
   21d10:	b	21d18 <ftello64@plt+0x10430>
   21d14:	mov	r0, #0
   21d18:	sub	sp, fp, #28
   21d1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21d20:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   21d24:	add	fp, sp, #24
   21d28:	sub	sp, sp, #8
   21d2c:	mov	r6, r0
   21d30:	mov	r4, r1
   21d34:	mov	r0, r1
   21d38:	mov	r1, r2
   21d3c:	mov	r5, r3
   21d40:	mov	r7, r2
   21d44:	bl	1f6c4 <ftello64@plt+0xdddc>
   21d48:	cmp	r0, #0
   21d4c:	beq	21d5c <ftello64@plt+0x10474>
   21d50:	mov	r0, #0
   21d54:	sub	sp, fp, #24
   21d58:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   21d5c:	ldr	r8, [fp, #8]
   21d60:	ldr	r0, [r6]
   21d64:	add	r1, r0, r7, lsl #3
   21d68:	ldrb	r1, [r1, #4]
   21d6c:	cmp	r1, r8
   21d70:	ldreq	r0, [r0, r7, lsl #3]
   21d74:	cmpeq	r0, r5
   21d78:	beq	21e00 <ftello64@plt+0x10518>
   21d7c:	mov	r0, r4
   21d80:	mov	r1, r7
   21d84:	bl	1f4ac <ftello64@plt+0xdbc4>
   21d88:	cmp	r0, #0
   21d8c:	beq	21e1c <ftello64@plt+0x10534>
   21d90:	ldr	r0, [r6, #20]
   21d94:	add	r7, r7, r7, lsl #1
   21d98:	add	r1, r0, r7, lsl #2
   21d9c:	ldr	r2, [r1, #4]
   21da0:	cmp	r2, #2
   21da4:	beq	21db4 <ftello64@plt+0x104cc>
   21da8:	cmp	r2, #0
   21dac:	bne	21ddc <ftello64@plt+0x104f4>
   21db0:	b	21d50 <ftello64@plt+0x10468>
   21db4:	ldr	r0, [r1, #8]
   21db8:	mov	r1, r4
   21dbc:	mov	r3, r5
   21dc0:	ldr	r2, [r0, #4]
   21dc4:	mov	r0, r6
   21dc8:	str	r8, [sp]
   21dcc:	bl	21d20 <ftello64@plt+0x10438>
   21dd0:	cmp	r0, #0
   21dd4:	bne	21d54 <ftello64@plt+0x1046c>
   21dd8:	ldr	r0, [r6, #20]
   21ddc:	add	r0, r0, r7, lsl #2
   21de0:	ldr	r0, [r0, #8]
   21de4:	ldr	r7, [r0]
   21de8:	mov	r0, r4
   21dec:	mov	r1, r7
   21df0:	bl	1f6c4 <ftello64@plt+0xdddc>
   21df4:	cmp	r0, #0
   21df8:	beq	21d60 <ftello64@plt+0x10478>
   21dfc:	b	21d50 <ftello64@plt+0x10468>
   21e00:	cmp	r8, #9
   21e04:	bne	21d50 <ftello64@plt+0x10468>
   21e08:	mov	r0, r4
   21e0c:	mov	r1, r7
   21e10:	bl	1f4ac <ftello64@plt+0xdbc4>
   21e14:	cmp	r0, #0
   21e18:	bne	21d50 <ftello64@plt+0x10468>
   21e1c:	mov	r0, #12
   21e20:	b	21d54 <ftello64@plt+0x1046c>
   21e24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21e28:	add	fp, sp, #28
   21e2c:	sub	sp, sp, #4
   21e30:	ldr	sl, [r2, #4]
   21e34:	cmp	sl, #0
   21e38:	beq	21fec <ftello64@plt+0x10704>
   21e3c:	mov	r4, r2
   21e40:	mov	r9, r1
   21e44:	cmp	sl, #1
   21e48:	mov	r6, sl
   21e4c:	str	r0, [sp]
   21e50:	blt	21e70 <ftello64@plt+0x10588>
   21e54:	ldr	r1, [r4, #8]
   21e58:	mov	r2, sl
   21e5c:	mov	r6, sl
   21e60:	ldr	r3, [r1], #4
   21e64:	subs	r2, r2, #1
   21e68:	add	r6, r3, r6
   21e6c:	bne	21e60 <ftello64@plt+0x10578>
   21e70:	ldr	r1, [r9, #68]	; 0x44
   21e74:	ldr	r2, [r9, #32]
   21e78:	and	r1, r1, r6
   21e7c:	add	r3, r1, r1, lsl #1
   21e80:	ldr	r1, [r2, r3, lsl #2]
   21e84:	cmp	r1, #1
   21e88:	blt	21efc <ftello64@plt+0x10614>
   21e8c:	add	r2, r2, r3, lsl #2
   21e90:	sub	ip, sl, #1
   21e94:	mov	r5, #0
   21e98:	ldr	lr, [r2, #8]
   21e9c:	b	21ed0 <ftello64@plt+0x105e8>
   21ea0:	mov	r3, ip
   21ea4:	add	r2, r3, #1
   21ea8:	cmp	r2, #1
   21eac:	blt	21fe0 <ftello64@plt+0x106f8>
   21eb0:	ldr	r2, [r4, #8]
   21eb4:	ldr	r0, [r7, #12]
   21eb8:	ldr	r2, [r2, r3, lsl #2]
   21ebc:	ldr	r0, [r0, r3, lsl #2]
   21ec0:	sub	r3, r3, #1
   21ec4:	cmp	r0, r2
   21ec8:	beq	21ea4 <ftello64@plt+0x105bc>
   21ecc:	b	21ef0 <ftello64@plt+0x10608>
   21ed0:	cmp	r4, #0
   21ed4:	beq	21ef0 <ftello64@plt+0x10608>
   21ed8:	ldr	r7, [lr, r5, lsl #2]
   21edc:	ldr	r3, [r7]
   21ee0:	cmp	r6, r3
   21ee4:	ldreq	r3, [r7, #8]
   21ee8:	cmpeq	r3, sl
   21eec:	beq	21ea0 <ftello64@plt+0x105b8>
   21ef0:	add	r5, r5, #1
   21ef4:	cmp	r5, r1
   21ef8:	blt	21ed0 <ftello64@plt+0x105e8>
   21efc:	mov	r0, #56	; 0x38
   21f00:	mov	r1, #1
   21f04:	bl	25564 <ftello64@plt+0x13c7c>
   21f08:	cmp	r0, #0
   21f0c:	beq	2200c <ftello64@plt+0x10724>
   21f10:	add	r5, r0, #4
   21f14:	mov	r7, r0
   21f18:	mov	r1, r4
   21f1c:	mov	r0, r5
   21f20:	bl	1f648 <ftello64@plt+0xdd60>
   21f24:	cmp	r0, #0
   21f28:	bne	21ff8 <ftello64@plt+0x10710>
   21f2c:	str	r5, [r7, #40]	; 0x28
   21f30:	ldr	r0, [r4, #4]
   21f34:	cmp	r0, #1
   21f38:	blt	21fc8 <ftello64@plt+0x106e0>
   21f3c:	ldr	r1, [r4, #8]
   21f40:	ldr	sl, [r9]
   21f44:	movw	ip, #65280	; 0xff00
   21f48:	mov	lr, #32
   21f4c:	movt	ip, #3
   21f50:	add	r5, ip, #255	; 0xff
   21f54:	ldr	r2, [r1]
   21f58:	add	r3, sl, r2, lsl #3
   21f5c:	ldr	r2, [r3, #4]!
   21f60:	and	r4, r2, r5
   21f64:	cmp	r4, #1
   21f68:	beq	21fbc <ftello64@plt+0x106d4>
   21f6c:	ldrb	r8, [r7, #52]	; 0x34
   21f70:	and	r4, lr, r2, lsr #15
   21f74:	uxtb	r2, r2
   21f78:	cmp	r2, #12
   21f7c:	orr	r4, r8, r4
   21f80:	strb	r4, [r7, #52]	; 0x34
   21f84:	beq	21fb4 <ftello64@plt+0x106cc>
   21f88:	cmp	r2, #4
   21f8c:	beq	21fa0 <ftello64@plt+0x106b8>
   21f90:	cmp	r2, #2
   21f94:	bne	21fa8 <ftello64@plt+0x106c0>
   21f98:	orr	r2, r4, #16
   21f9c:	b	21fb8 <ftello64@plt+0x106d0>
   21fa0:	orr	r2, r4, #64	; 0x40
   21fa4:	b	21fb8 <ftello64@plt+0x106d0>
   21fa8:	ldr	r2, [r3]
   21fac:	tst	r2, ip
   21fb0:	beq	21fbc <ftello64@plt+0x106d4>
   21fb4:	orr	r2, r4, #128	; 0x80
   21fb8:	strb	r2, [r7, #52]	; 0x34
   21fbc:	add	r1, r1, #4
   21fc0:	subs	r0, r0, #1
   21fc4:	bne	21f54 <ftello64@plt+0x1066c>
   21fc8:	mov	r0, r9
   21fcc:	mov	r1, r7
   21fd0:	mov	r2, r6
   21fd4:	bl	1fa64 <ftello64@plt+0xe17c>
   21fd8:	cmp	r0, #0
   21fdc:	bne	22004 <ftello64@plt+0x1071c>
   21fe0:	mov	r0, r7
   21fe4:	sub	sp, fp, #28
   21fe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21fec:	mov	r7, #0
   21ff0:	str	r7, [r0]
   21ff4:	b	21fe0 <ftello64@plt+0x106f8>
   21ff8:	mov	r0, r7
   21ffc:	bl	150fc <ftello64@plt+0x3814>
   22000:	b	2200c <ftello64@plt+0x10724>
   22004:	mov	r0, r7
   22008:	bl	1ab94 <ftello64@plt+0x92ac>
   2200c:	ldr	r1, [sp]
   22010:	mov	r0, #12
   22014:	mov	r7, #0
   22018:	str	r0, [r1]
   2201c:	b	21fe0 <ftello64@plt+0x106f8>
   22020:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   22024:	add	fp, sp, #24
   22028:	ldr	lr, [r0]
   2202c:	add	r7, lr, r1, lsl #3
   22030:	ldrb	r9, [r7, #4]
   22034:	cmp	r9, #7
   22038:	beq	22208 <ftello64@plt+0x10920>
   2203c:	ldr	ip, [r2, #80]	; 0x50
   22040:	mov	r6, #1
   22044:	cmp	ip, #1
   22048:	beq	22084 <ftello64@plt+0x1079c>
   2204c:	ldr	r5, [r2, #28]
   22050:	add	r7, r3, #1
   22054:	cmp	r7, r5
   22058:	bge	22084 <ftello64@plt+0x1079c>
   2205c:	ldr	r6, [r2, #8]
   22060:	add	r7, r6, r3, lsl #2
   22064:	mov	r6, #1
   22068:	ldr	r4, [r7, r6, lsl #2]
   2206c:	cmn	r4, #1
   22070:	bne	22084 <ftello64@plt+0x1079c>
   22074:	add	r6, r6, #1
   22078:	add	r4, r3, r6
   2207c:	cmp	r4, r5
   22080:	blt	22068 <ftello64@plt+0x10780>
   22084:	mov	r8, #0
   22088:	cmp	r9, #5
   2208c:	bne	220d0 <ftello64@plt+0x107e8>
   22090:	cmp	r6, #2
   22094:	blt	221f8 <ftello64@plt+0x10910>
   22098:	ldr	r0, [r0, #128]	; 0x80
   2209c:	tst	r0, #64	; 0x40
   220a0:	bne	220b4 <ftello64@plt+0x107cc>
   220a4:	ldr	r1, [r2, #4]
   220a8:	ldrb	r1, [r1, r3]
   220ac:	cmp	r1, #10
   220b0:	beq	221f8 <ftello64@plt+0x10910>
   220b4:	tst	r0, #128	; 0x80
   220b8:	beq	221f4 <ftello64@plt+0x1090c>
   220bc:	ldr	r0, [r2, #4]
   220c0:	ldrb	r0, [r0, r3]
   220c4:	cmp	r0, #0
   220c8:	movne	r8, r6
   220cc:	b	221f8 <ftello64@plt+0x10910>
   220d0:	cmp	r9, #6
   220d4:	bne	221f8 <ftello64@plt+0x10910>
   220d8:	cmp	r6, #2
   220dc:	blt	221f8 <ftello64@plt+0x10910>
   220e0:	ldr	r7, [lr, r1, lsl #3]
   220e4:	ldr	r0, [r7, #32]
   220e8:	cmp	r0, #0
   220ec:	bne	22108 <ftello64@plt+0x10820>
   220f0:	ldr	r1, [r7, #36]	; 0x24
   220f4:	cmp	r1, #0
   220f8:	bne	22108 <ftello64@plt+0x10820>
   220fc:	ldr	r1, [r7, #20]
   22100:	cmp	r1, #0
   22104:	beq	22200 <ftello64@plt+0x10918>
   22108:	cmp	ip, #1
   2210c:	bne	2211c <ftello64@plt+0x10834>
   22110:	ldr	r1, [r2, #4]
   22114:	ldrb	r5, [r1, r3]
   22118:	b	22124 <ftello64@plt+0x1083c>
   2211c:	ldr	r1, [r2, #8]
   22120:	ldr	r5, [r1, r3, lsl #2]
   22124:	ldr	r1, [r7, #20]
   22128:	cmp	r1, #1
   2212c:	blt	22150 <ftello64@plt+0x10868>
   22130:	ldr	r2, [r7]
   22134:	mov	r3, #0
   22138:	ldr	r4, [r2, r3, lsl #2]
   2213c:	cmp	r5, r4
   22140:	beq	221cc <ftello64@plt+0x108e4>
   22144:	add	r3, r3, #1
   22148:	cmp	r3, r1
   2214c:	blt	22138 <ftello64@plt+0x10850>
   22150:	ldr	r1, [r7, #36]	; 0x24
   22154:	cmp	r1, #1
   22158:	blt	2218c <ftello64@plt+0x108a4>
   2215c:	mov	r4, #0
   22160:	ldr	r0, [r7, #12]
   22164:	ldr	r1, [r0, r4, lsl #2]
   22168:	mov	r0, r5
   2216c:	bl	11540 <iswctype@plt>
   22170:	cmp	r0, #0
   22174:	bne	221cc <ftello64@plt+0x108e4>
   22178:	ldr	r0, [r7, #36]	; 0x24
   2217c:	add	r4, r4, #1
   22180:	cmp	r4, r0
   22184:	blt	22160 <ftello64@plt+0x10878>
   22188:	ldr	r0, [r7, #32]
   2218c:	cmp	r0, #1
   22190:	blt	221c4 <ftello64@plt+0x108dc>
   22194:	ldr	r1, [r7, #4]
   22198:	mov	r2, #0
   2219c:	ldr	r3, [r1, r2, lsl #2]
   221a0:	cmp	r3, r5
   221a4:	bhi	221b8 <ftello64@plt+0x108d0>
   221a8:	ldr	r3, [r7, #8]
   221ac:	ldr	r3, [r3, r2, lsl #2]
   221b0:	cmp	r5, r3
   221b4:	bls	221cc <ftello64@plt+0x108e4>
   221b8:	add	r2, r2, #1
   221bc:	cmp	r2, r0
   221c0:	blt	2219c <ftello64@plt+0x108b4>
   221c4:	mov	r0, #0
   221c8:	b	221d0 <ftello64@plt+0x108e8>
   221cc:	mov	r0, r6
   221d0:	ldrb	r1, [r7, #16]
   221d4:	tst	r1, #1
   221d8:	bne	221e4 <ftello64@plt+0x108fc>
   221dc:	mov	r8, r0
   221e0:	b	221f8 <ftello64@plt+0x10910>
   221e4:	cmp	r0, #0
   221e8:	bgt	221f8 <ftello64@plt+0x10910>
   221ec:	cmp	r6, #1
   221f0:	movle	r6, #1
   221f4:	mov	r8, r6
   221f8:	mov	r0, r8
   221fc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22200:	mov	r5, #0
   22204:	b	22124 <ftello64@plt+0x1083c>
   22208:	ldr	r0, [r2, #4]
   2220c:	mov	r8, #0
   22210:	ldrb	r6, [r0, r3]
   22214:	cmp	r6, #194	; 0xc2
   22218:	bcc	221f8 <ftello64@plt+0x10910>
   2221c:	ldr	r1, [r2, #48]	; 0x30
   22220:	add	r2, r3, #2
   22224:	cmp	r2, r1
   22228:	bgt	221f8 <ftello64@plt+0x10910>
   2222c:	add	r0, r0, r3
   22230:	cmp	r6, #223	; 0xdf
   22234:	ldrb	r7, [r0, #1]
   22238:	bhi	22258 <ftello64@plt+0x10970>
   2223c:	mov	r8, #2
   22240:	cmp	r7, #191	; 0xbf
   22244:	sxtb	r0, r7
   22248:	movwhi	r8, #0
   2224c:	cmn	r0, #1
   22250:	movwgt	r8, #0
   22254:	b	221f8 <ftello64@plt+0x10910>
   22258:	cmp	r6, #239	; 0xef
   2225c:	bhi	22278 <ftello64@plt+0x10990>
   22260:	mov	r2, #3
   22264:	cmp	r6, #224	; 0xe0
   22268:	bne	222d4 <ftello64@plt+0x109ec>
   2226c:	cmp	r7, #160	; 0xa0
   22270:	bcc	221f8 <ftello64@plt+0x10910>
   22274:	b	222d4 <ftello64@plt+0x109ec>
   22278:	cmp	r6, #247	; 0xf7
   2227c:	bhi	22298 <ftello64@plt+0x109b0>
   22280:	mov	r2, #4
   22284:	cmp	r6, #240	; 0xf0
   22288:	bne	222d4 <ftello64@plt+0x109ec>
   2228c:	cmp	r7, #144	; 0x90
   22290:	bcc	221f8 <ftello64@plt+0x10910>
   22294:	b	222d4 <ftello64@plt+0x109ec>
   22298:	cmp	r6, #251	; 0xfb
   2229c:	bhi	222b8 <ftello64@plt+0x109d0>
   222a0:	mov	r2, #5
   222a4:	cmp	r6, #248	; 0xf8
   222a8:	bne	222d4 <ftello64@plt+0x109ec>
   222ac:	cmp	r7, #136	; 0x88
   222b0:	bcc	221f8 <ftello64@plt+0x10910>
   222b4:	b	222d4 <ftello64@plt+0x109ec>
   222b8:	cmp	r6, #253	; 0xfd
   222bc:	bhi	221f8 <ftello64@plt+0x10910>
   222c0:	mov	r2, #6
   222c4:	cmp	r6, #252	; 0xfc
   222c8:	bne	222d4 <ftello64@plt+0x109ec>
   222cc:	cmp	r7, #132	; 0x84
   222d0:	bcc	221f8 <ftello64@plt+0x10910>
   222d4:	add	r3, r2, r3
   222d8:	cmp	r3, r1
   222dc:	bgt	221f8 <ftello64@plt+0x10910>
   222e0:	mov	r1, #1
   222e4:	ldrb	r3, [r0, r1]
   222e8:	sxtb	r7, r3
   222ec:	cmn	r7, #1
   222f0:	bgt	221f8 <ftello64@plt+0x10910>
   222f4:	cmp	r3, #191	; 0xbf
   222f8:	bhi	221f8 <ftello64@plt+0x10910>
   222fc:	add	r1, r1, #1
   22300:	cmp	r1, r2
   22304:	bcc	222e4 <ftello64@plt+0x109fc>
   22308:	mov	r8, r2
   2230c:	b	221f8 <ftello64@plt+0x10910>
   22310:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   22314:	add	fp, sp, #24
   22318:	ldr	r5, [r1, #4]
   2231c:	mvn	r3, #0
   22320:	mov	r8, #0
   22324:	uxtab	r4, r3, r5
   22328:	cmp	r4, #6
   2232c:	bhi	2243c <ftello64@plt+0x10b54>
   22330:	ldr	r3, [r0, #4]
   22334:	ldrb	r3, [r3, r2]
   22338:	add	r7, pc, #4
   2233c:	sxtb	r6, r3
   22340:	ldr	pc, [r7, r4, lsl #2]
   22344:	andeq	r2, r2, r0, ror #6
   22348:	andeq	r2, r2, ip, lsr r4
   2234c:	andeq	r2, r2, r4, ror r3
   22350:	andeq	r2, r2, ip, lsr r4
   22354:	muleq	r2, ip, r3
   22358:	andeq	r2, r2, ip, lsr r4
   2235c:	muleq	r2, r4, r3
   22360:	ldrb	r1, [r1]
   22364:	uxtb	r3, r6
   22368:	cmp	r1, r3
   2236c:	beq	223d0 <ftello64@plt+0x10ae8>
   22370:	b	2243c <ftello64@plt+0x10b54>
   22374:	ldr	r1, [r1]
   22378:	ubfx	r7, r3, #5, #3
   2237c:	and	r3, r3, #31
   22380:	ldr	r1, [r1, r7, lsl #2]
   22384:	mov	r7, #1
   22388:	tst	r1, r7, lsl r3
   2238c:	bne	223d0 <ftello64@plt+0x10ae8>
   22390:	b	2243c <ftello64@plt+0x10b54>
   22394:	cmp	r6, #0
   22398:	blt	2243c <ftello64@plt+0x10b54>
   2239c:	cmp	r3, #0
   223a0:	beq	223c0 <ftello64@plt+0x10ad8>
   223a4:	cmp	r3, #10
   223a8:	bne	223d0 <ftello64@plt+0x10ae8>
   223ac:	ldr	r1, [r0, #84]	; 0x54
   223b0:	ldrb	r1, [r1, #128]	; 0x80
   223b4:	tst	r1, #64	; 0x40
   223b8:	bne	223d0 <ftello64@plt+0x10ae8>
   223bc:	b	2243c <ftello64@plt+0x10b54>
   223c0:	ldr	r1, [r0, #84]	; 0x54
   223c4:	ldrb	r1, [r1, #128]	; 0x80
   223c8:	tst	r1, #128	; 0x80
   223cc:	bne	2243c <ftello64@plt+0x10b54>
   223d0:	movw	r1, #65280	; 0xff00
   223d4:	movt	r1, #3
   223d8:	tst	r5, r1
   223dc:	beq	22438 <ftello64@plt+0x10b50>
   223e0:	ldr	r3, [r0, #88]	; 0x58
   223e4:	mov	r1, r2
   223e8:	mov	r2, r3
   223ec:	bl	20398 <ftello64@plt+0xeab0>
   223f0:	and	r1, r0, #1
   223f4:	tst	r5, #1024	; 0x400
   223f8:	beq	22404 <ftello64@plt+0x10b1c>
   223fc:	cmp	r1, #0
   22400:	beq	2243c <ftello64@plt+0x10b54>
   22404:	tst	r5, #2048	; 0x800
   22408:	cmpne	r1, #0
   2240c:	bne	2243c <ftello64@plt+0x10b54>
   22410:	tst	r5, #8192	; 0x2000
   22414:	beq	22420 <ftello64@plt+0x10b38>
   22418:	ands	r1, r0, #2
   2241c:	beq	2243c <ftello64@plt+0x10b54>
   22420:	and	r1, r5, #32768	; 0x8000
   22424:	mov	r2, #1
   22428:	and	r0, r0, #8
   2242c:	eor	r1, r2, r1, lsr #15
   22430:	orr	r0, r1, r0, lsr #3
   22434:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22438:	mov	r8, #1
   2243c:	mov	r0, r8
   22440:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22444:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22448:	add	fp, sp, #28
   2244c:	sub	sp, sp, #4
   22450:	vpush	{d8-d11}
   22454:	sub	sp, sp, #2128	; 0x850
   22458:	sub	sp, sp, #12288	; 0x3000
   2245c:	sub	lr, fp, #1024	; 0x400
   22460:	mov	r8, #0
   22464:	vmov.i32	q4, #0	; 0x00000000
   22468:	sub	r4, lr, #72	; 0x48
   2246c:	str	r8, [r1, #44]	; 0x2c
   22470:	str	r8, [r1, #48]	; 0x30
   22474:	mov	r2, r4
   22478:	vst1.64	{d8-d9}, [r2]!
   2247c:	vst1.64	{d8-d9}, [r2]
   22480:	ldr	r2, [r1, #8]
   22484:	cmp	r2, #1
   22488:	blt	22e3c <ftello64@plt+0x11554>
   2248c:	sub	lr, fp, #2048	; 0x800
   22490:	add	sl, r0, #96	; 0x60
   22494:	mov	r3, #0
   22498:	mov	r8, #0
   2249c:	str	r1, [sp, #12]
   224a0:	str	r0, [sp, #20]
   224a4:	sub	r9, lr, #72	; 0x48
   224a8:	str	sl, [sp]
   224ac:	ldr	r2, [r1, #12]
   224b0:	ldr	r5, [r0]
   224b4:	str	r3, [sp, #16]
   224b8:	ldr	r6, [r2, r3, lsl #2]
   224bc:	add	r2, r5, r6, lsl #3
   224c0:	ldr	r7, [r2, #4]
   224c4:	uxtb	ip, r7
   224c8:	cmp	ip, #1
   224cc:	bne	225a4 <ftello64@plt+0x10cbc>
   224d0:	ldrb	r0, [r5, r6, lsl #3]
   224d4:	mov	r3, #1
   224d8:	ubfx	r1, r0, #5, #3
   224dc:	and	r0, r0, #31
   224e0:	ldr	r2, [r4, r1, lsl #2]
   224e4:	orr	r0, r2, r3, lsl r0
   224e8:	str	r0, [r4, r1, lsl #2]
   224ec:	movw	r0, #65280	; 0xff00
   224f0:	sub	lr, fp, #3072	; 0xc00
   224f4:	movt	r0, #3
   224f8:	sub	r3, lr, #72	; 0x48
   224fc:	ands	r0, r7, r0
   22500:	beq	227d8 <ftello64@plt+0x10ef0>
   22504:	tst	r7, #8192	; 0x2000
   22508:	beq	2252c <ftello64@plt+0x10c44>
   2250c:	ldr	r0, [fp, #-1096]	; 0xfffffbb8
   22510:	mov	r1, r4
   22514:	vst1.64	{d8-d9}, [r1]!
   22518:	vst1.64	{d8-d9}, [r1]
   2251c:	tst	r0, #1024	; 0x400
   22520:	beq	2272c <ftello64@plt+0x10e44>
   22524:	mov	r0, #1024	; 0x400
   22528:	str	r0, [fp, #-1096]	; 0xfffffbb8
   2252c:	tst	r7, #32768	; 0x8000
   22530:	bne	22720 <ftello64@plt+0x10e38>
   22534:	tst	r7, #1024	; 0x400
   22538:	beq	22708 <ftello64@plt+0x10e20>
   2253c:	movw	r0, #255	; 0xff
   22540:	movt	r0, #64	; 0x40
   22544:	and	r0, r7, r0
   22548:	cmp	r0, #1
   2254c:	beq	22720 <ftello64@plt+0x10e38>
   22550:	ldr	r1, [sp, #20]
   22554:	vmov.i32	q8, #0	; 0x00000000
   22558:	ldr	r0, [r1, #92]	; 0x5c
   2255c:	cmp	r0, #1
   22560:	ble	226b8 <ftello64@plt+0x10dd0>
   22564:	ldr	r0, [r1, #60]	; 0x3c
   22568:	mov	r1, #0
   2256c:	add	r2, sl, r1
   22570:	add	r3, r0, r1
   22574:	vld1.32	{d20-d21}, [r2]
   22578:	vld1.32	{d18-d19}, [r3]
   2257c:	add	r2, r4, r1
   22580:	add	r1, r1, #16
   22584:	vld1.32	{d22-d23}, [r2]
   22588:	cmp	r1, #32
   2258c:	vorn	q9, q10, q9
   22590:	vand	q9, q11, q9
   22594:	vorr	q8, q9, q8
   22598:	vst1.32	{d18-d19}, [r2]
   2259c:	bne	2256c <ftello64@plt+0x10c84>
   225a0:	b	226e4 <ftello64@plt+0x10dfc>
   225a4:	cmp	ip, #7
   225a8:	beq	225ec <ftello64@plt+0x10d04>
   225ac:	cmp	ip, #5
   225b0:	beq	22638 <ftello64@plt+0x10d50>
   225b4:	cmp	ip, #3
   225b8:	bne	22a3c <ftello64@plt+0x11154>
   225bc:	ldr	r0, [r5, r6, lsl #3]
   225c0:	mov	r1, #0
   225c4:	add	r2, r4, r1
   225c8:	add	r3, r0, r1
   225cc:	add	r1, r1, #16
   225d0:	vld1.32	{d16-d17}, [r3]
   225d4:	vld1.32	{d18-d19}, [r2]
   225d8:	cmp	r1, #32
   225dc:	vorr	q8, q9, q8
   225e0:	vst1.32	{d16-d17}, [r2]
   225e4:	bne	225c4 <ftello64@plt+0x10cdc>
   225e8:	b	224ec <ftello64@plt+0x10c04>
   225ec:	mvn	r1, #0
   225f0:	str	r1, [fp, #-1084]	; 0xfffffbc4
   225f4:	str	r1, [fp, #-1088]	; 0xfffffbc0
   225f8:	str	r1, [fp, #-1092]	; 0xfffffbbc
   225fc:	str	r1, [fp, #-1096]	; 0xfffffbb8
   22600:	ldr	r1, [r0, #128]	; 0x80
   22604:	and	r0, r1, #128	; 0x80
   22608:	ands	r1, r1, #64	; 0x40
   2260c:	beq	22618 <ftello64@plt+0x10d30>
   22610:	cmp	r0, #0
   22614:	beq	224ec <ftello64@plt+0x10c04>
   22618:	cmp	r1, #0
   2261c:	mvn	r1, #1
   22620:	movweq	r1, #64510	; 0xfbfe
   22624:	movteq	r1, #65535	; 0xffff
   22628:	cmp	r0, #0
   2262c:	mvneq	r1, #1024	; 0x400
   22630:	str	r1, [fp, #-1096]	; 0xfffffbb8
   22634:	b	224ec <ftello64@plt+0x10c04>
   22638:	ldr	r1, [r0, #92]	; 0x5c
   2263c:	cmp	r1, #2
   22640:	blt	22674 <ftello64@plt+0x10d8c>
   22644:	ldr	r0, [r0, #60]	; 0x3c
   22648:	mov	r1, #0
   2264c:	add	r2, r4, r1
   22650:	add	r3, r0, r1
   22654:	add	r1, r1, #16
   22658:	vld1.32	{d16-d17}, [r3]
   2265c:	vld1.32	{d18-d19}, [r2]
   22660:	cmp	r1, #32
   22664:	vorr	q8, q9, q8
   22668:	vst1.32	{d16-d17}, [r2]
   2266c:	bne	2264c <ftello64@plt+0x10d64>
   22670:	b	2268c <ftello64@plt+0x10da4>
   22674:	mov	r0, r4
   22678:	mov	r1, #255	; 0xff
   2267c:	mov	r2, #32
   22680:	str	ip, [sp, #8]
   22684:	bl	117a4 <memset@plt>
   22688:	ldr	ip, [sp, #8]
   2268c:	ldr	r0, [sp, #20]
   22690:	ldr	r0, [r0, #128]	; 0x80
   22694:	tst	r0, #64	; 0x40
   22698:	ldreq	r1, [fp, #-1096]	; 0xfffffbb8
   2269c:	biceq	r1, r1, #1024	; 0x400
   226a0:	streq	r1, [fp, #-1096]	; 0xfffffbb8
   226a4:	tst	r0, #128	; 0x80
   226a8:	ldrne	r0, [fp, #-1096]	; 0xfffffbb8
   226ac:	bicne	r0, r0, #1
   226b0:	strne	r0, [fp, #-1096]	; 0xfffffbb8
   226b4:	b	224ec <ftello64@plt+0x10c04>
   226b8:	mov	r0, #0
   226bc:	add	r1, r4, r0
   226c0:	add	r2, sl, r0
   226c4:	add	r0, r0, #16
   226c8:	vld1.32	{d18-d19}, [r2]
   226cc:	vld1.32	{d20-d21}, [r1]
   226d0:	cmp	r0, #32
   226d4:	vand	q9, q10, q9
   226d8:	vorr	q8, q9, q8
   226dc:	vst1.32	{d18-d19}, [r1]
   226e0:	bne	226bc <ftello64@plt+0x10dd4>
   226e4:	vext.8	q9, q8, q8, #8
   226e8:	sub	lr, fp, #3072	; 0xc00
   226ec:	vorr	q8, q8, q9
   226f0:	sub	r3, lr, #72	; 0x48
   226f4:	vdup.32	q9, d16[1]
   226f8:	vorr	q8, q8, q9
   226fc:	vmov.32	r0, d16[0]
   22700:	cmp	r0, #0
   22704:	beq	2272c <ftello64@plt+0x10e44>
   22708:	tst	r7, #2048	; 0x800
   2270c:	beq	227d8 <ftello64@plt+0x10ef0>
   22710:	tst	r7, #4194304	; 0x400000
   22714:	beq	22734 <ftello64@plt+0x10e4c>
   22718:	cmp	ip, #1
   2271c:	bne	22734 <ftello64@plt+0x10e4c>
   22720:	mov	r0, r4
   22724:	vst1.64	{d8-d9}, [r0]!
   22728:	vst1.64	{d8-d9}, [r0]
   2272c:	ldr	r1, [sp, #12]
   22730:	b	22a3c <ftello64@plt+0x11154>
   22734:	ldr	r1, [sp, #20]
   22738:	vmov.i32	q8, #0	; 0x00000000
   2273c:	ldr	r0, [r1, #92]	; 0x5c
   22740:	cmp	r0, #1
   22744:	ble	22788 <ftello64@plt+0x10ea0>
   22748:	ldr	r0, [r1, #60]	; 0x3c
   2274c:	mov	r1, #0
   22750:	add	r2, r0, r1
   22754:	add	r3, sl, r1
   22758:	vld1.32	{d20-d21}, [r2]
   2275c:	vld1.32	{d18-d19}, [r3]
   22760:	add	r2, r4, r1
   22764:	add	r1, r1, #16
   22768:	vld1.32	{d22-d23}, [r2]
   2276c:	cmp	r1, #32
   22770:	vand	q9, q10, q9
   22774:	vbic	q9, q11, q9
   22778:	vorr	q8, q9, q8
   2277c:	vst1.32	{d18-d19}, [r2]
   22780:	bne	22750 <ftello64@plt+0x10e68>
   22784:	b	227b4 <ftello64@plt+0x10ecc>
   22788:	mov	r0, #0
   2278c:	add	r1, r4, r0
   22790:	add	r2, sl, r0
   22794:	add	r0, r0, #16
   22798:	vld1.32	{d18-d19}, [r2]
   2279c:	vld1.32	{d20-d21}, [r1]
   227a0:	cmp	r0, #32
   227a4:	vbic	q9, q10, q9
   227a8:	vorr	q8, q9, q8
   227ac:	vst1.32	{d18-d19}, [r1]
   227b0:	bne	2278c <ftello64@plt+0x10ea4>
   227b4:	vext.8	q9, q8, q8, #8
   227b8:	sub	lr, fp, #3072	; 0xc00
   227bc:	vorr	q8, q8, q9
   227c0:	sub	r3, lr, #72	; 0x48
   227c4:	vdup.32	q9, d16[1]
   227c8:	vorr	q8, q8, q9
   227cc:	vmov.32	r0, d16[0]
   227d0:	cmp	r0, #0
   227d4:	beq	2272c <ftello64@plt+0x10e44>
   227d8:	mov	r7, #0
   227dc:	cmp	r8, #1
   227e0:	blt	229b4 <ftello64@plt+0x110cc>
   227e4:	add	sl, sp, #24
   227e8:	stmib	sp, {r5, ip}
   227ec:	cmp	ip, #1
   227f0:	bne	22818 <ftello64@plt+0x10f30>
   227f4:	ldrb	r1, [r5, r6, lsl #3]
   227f8:	add	r0, sp, #24
   227fc:	add	r0, r0, r7, lsl #5
   22800:	ubfx	r2, r1, #5, #3
   22804:	and	r1, r1, #31
   22808:	ldr	r0, [r0, r2, lsl #2]
   2280c:	mov	r2, #1
   22810:	tst	r0, r2, lsl r1
   22814:	beq	22998 <ftello64@plt+0x110b0>
   22818:	vmov.i32	q8, #0	; 0x00000000
   2281c:	mov	r0, #0
   22820:	add	r1, sl, r0
   22824:	add	r2, r4, r0
   22828:	vld1.32	{d20-d21}, [r1]
   2282c:	vld1.32	{d18-d19}, [r2]
   22830:	add	r1, r9, r0
   22834:	add	r0, r0, #16
   22838:	cmp	r0, #32
   2283c:	vand	q9, q10, q9
   22840:	vorr	q8, q9, q8
   22844:	vst1.32	{d18-d19}, [r1]
   22848:	bne	22820 <ftello64@plt+0x10f38>
   2284c:	vext.8	q9, q8, q8, #8
   22850:	vorr	q8, q8, q9
   22854:	vdup.32	q9, d16[1]
   22858:	vorr	q8, q8, q9
   2285c:	vmov.32	r0, d16[0]
   22860:	cmp	r0, #0
   22864:	beq	22998 <ftello64@plt+0x110b0>
   22868:	vmov.i32	q5, #0	; 0x00000000
   2286c:	mov	r0, #0
   22870:	vmov.i32	q8, #0	; 0x00000000
   22874:	add	r1, r4, r0
   22878:	add	r2, sl, r0
   2287c:	vld1.32	{d18-d19}, [r2]
   22880:	vld1.32	{d20-d21}, [r1]
   22884:	add	r2, r3, r0
   22888:	add	r0, r0, #16
   2288c:	cmp	r0, #32
   22890:	vbic	q11, q10, q9
   22894:	vbic	q9, q9, q10
   22898:	vorr	q5, q11, q5
   2289c:	vorr	q8, q9, q8
   228a0:	vst1.32	{d18-d19}, [r2]
   228a4:	vst1.32	{d22-d23}, [r1]
   228a8:	bne	22874 <ftello64@plt+0x10f8c>
   228ac:	vext.8	q9, q8, q8, #8
   228b0:	vorr	q8, q8, q9
   228b4:	vdup.32	q9, d16[1]
   228b8:	vorr	q8, q8, q9
   228bc:	vmov.32	r0, d16[0]
   228c0:	cmp	r0, #0
   228c4:	beq	22934 <ftello64@plt+0x1104c>
   228c8:	mov	r0, r3
   228cc:	mov	r1, r9
   228d0:	add	r2, sp, #24
   228d4:	sub	lr, fp, #6144	; 0x1800
   228d8:	vld1.32	{d16-d17}, [r0]!
   228dc:	vld1.32	{d18-d19}, [r1]!
   228e0:	mov	r3, r2
   228e4:	add	r2, r2, r8, lsl #5
   228e8:	vld1.64	{d20-d21}, [r0]
   228ec:	vst1.32	{d16-d17}, [r2]!
   228f0:	vld1.64	{d16-d17}, [r1]
   228f4:	add	r0, r3, r7, lsl #5
   228f8:	sub	r1, lr, #120	; 0x78
   228fc:	vst1.32	{d20-d21}, [r2]
   22900:	vst1.32	{d18-d19}, [r0]!
   22904:	mov	r2, r1
   22908:	vst1.32	{d16-d17}, [r0]
   2290c:	add	r0, r8, r8, lsl #1
   22910:	add	r0, r1, r0, lsl #2
   22914:	add	r1, r7, r7, lsl #1
   22918:	add	r5, r2, r1, lsl #2
   2291c:	mov	r1, r5
   22920:	bl	1f648 <ftello64@plt+0xdd60>
   22924:	cmp	r0, #0
   22928:	bne	22e08 <ftello64@plt+0x11520>
   2292c:	add	r8, r8, #1
   22930:	b	22944 <ftello64@plt+0x1105c>
   22934:	sub	lr, fp, #6144	; 0x1800
   22938:	add	r0, r7, r7, lsl #1
   2293c:	sub	r1, lr, #120	; 0x78
   22940:	add	r5, r1, r0, lsl #2
   22944:	ldr	r0, [sp, #12]
   22948:	ldr	r1, [sp, #16]
   2294c:	ldr	r0, [r0, #12]
   22950:	ldr	r1, [r0, r1, lsl #2]
   22954:	mov	r0, r5
   22958:	bl	1f4ac <ftello64@plt+0xdbc4>
   2295c:	cmp	r0, #0
   22960:	beq	22e08 <ftello64@plt+0x11520>
   22964:	vext.8	q8, q5, q8, #8
   22968:	mov	r1, #0
   2296c:	vorr	q8, q5, q8
   22970:	vdup.32	q9, d16[1]
   22974:	vorr	q8, q8, q9
   22978:	vmov.32	r0, d16[0]
   2297c:	cmp	r0, #0
   22980:	movweq	r1, #17
   22984:	cmp	r1, #0
   22988:	bne	229ac <ftello64@plt+0x110c4>
   2298c:	ldmib	sp, {r5, ip}
   22990:	sub	lr, fp, #3072	; 0xc00
   22994:	sub	r3, lr, #72	; 0x48
   22998:	add	r7, r7, #1
   2299c:	add	sl, sl, #32
   229a0:	cmp	r7, r8
   229a4:	blt	227ec <ftello64@plt+0x10f04>
   229a8:	b	229b4 <ftello64@plt+0x110cc>
   229ac:	cmp	r1, #17
   229b0:	bne	22a58 <ftello64@plt+0x11170>
   229b4:	ldr	r1, [sp, #12]
   229b8:	ldr	sl, [sp]
   229bc:	cmp	r7, r8
   229c0:	bne	22a3c <ftello64@plt+0x11154>
   229c4:	mov	r0, r4
   229c8:	sub	lr, fp, #6144	; 0x1800
   229cc:	vld1.32	{d16-d17}, [r0]!
   229d0:	sub	r2, lr, #120	; 0x78
   229d4:	vld1.64	{d18-d19}, [r0]
   229d8:	add	r0, sp, #24
   229dc:	add	r0, r0, r7, lsl #5
   229e0:	vst1.32	{d16-d17}, [r0]!
   229e4:	vst1.32	{d18-d19}, [r0]
   229e8:	ldr	r0, [r1, #12]
   229ec:	ldr	r1, [sp, #16]
   229f0:	ldr	r8, [r0, r1, lsl #2]
   229f4:	add	r0, r7, r7, lsl #1
   229f8:	mov	r1, #1
   229fc:	add	r5, r2, r0, lsl #2
   22a00:	str	r1, [r2, r0, lsl #2]
   22a04:	mov	r0, #4
   22a08:	mov	r6, r5
   22a0c:	str	r1, [r6, #4]!
   22a10:	bl	255b8 <ftello64@plt+0x13cd0>
   22a14:	cmp	r0, #0
   22a18:	str	r0, [r5, #8]
   22a1c:	beq	22e74 <ftello64@plt+0x1158c>
   22a20:	ldr	r1, [sp, #12]
   22a24:	ldr	sl, [sp]
   22a28:	str	r8, [r0]
   22a2c:	mov	r0, r4
   22a30:	add	r8, r7, #1
   22a34:	vst1.64	{d8-d9}, [r0]!
   22a38:	vst1.64	{d8-d9}, [r0]
   22a3c:	ldr	r3, [sp, #16]
   22a40:	ldr	r0, [r1, #8]
   22a44:	add	r3, r3, #1
   22a48:	cmp	r3, r0
   22a4c:	ldr	r0, [sp, #20]
   22a50:	blt	224ac <ftello64@plt+0x10bc4>
   22a54:	b	22a6c <ftello64@plt+0x11184>
   22a58:	ldr	r1, [sp, #12]
   22a5c:	ldr	sl, [sp]
   22a60:	cmp	r0, #0
   22a64:	bne	22a3c <ftello64@plt+0x11154>
   22a68:	b	22a74 <ftello64@plt+0x1118c>
   22a6c:	cmp	r8, #0
   22a70:	ble	22e3c <ftello64@plt+0x11554>
   22a74:	mov	r0, #0
   22a78:	str	r0, [fp, #-3152]	; 0xfffff3b0
   22a7c:	add	r0, r8, #1
   22a80:	str	r0, [fp, #-3156]	; 0xfffff3ac
   22a84:	lsl	r0, r0, #2
   22a88:	bl	255b8 <ftello64@plt+0x13cd0>
   22a8c:	cmp	r0, #0
   22a90:	str	r0, [fp, #-3148]	; 0xfffff3b4
   22a94:	mov	r0, #0
   22a98:	movweq	r0, #12
   22a9c:	str	r0, [fp, #-72]	; 0xffffffb8
   22aa0:	beq	22e84 <ftello64@plt+0x1159c>
   22aa4:	sub	lr, fp, #3072	; 0xc00
   22aa8:	vmov.i32	q8, #0	; 0x00000000
   22aac:	add	r7, sp, #24
   22ab0:	mov	r6, #0
   22ab4:	mov	r1, #0
   22ab8:	sub	sl, lr, #120	; 0x78
   22abc:	mov	r0, sl
   22ac0:	vst1.64	{d16-d17}, [r0]!
   22ac4:	vst1.64	{d16-d17}, [r0]
   22ac8:	mov	r0, #0
   22acc:	stmib	sp, {r0, r8}
   22ad0:	mov	r0, #0
   22ad4:	sub	lr, fp, #6144	; 0x1800
   22ad8:	str	r1, [sp, #16]
   22adc:	str	r0, [fp, #-3152]	; 0xfffff3b0
   22ae0:	add	r0, r1, r1, lsl #1
   22ae4:	sub	r2, lr, #120	; 0x78
   22ae8:	ldr	r1, [sp, #20]
   22aec:	add	r0, r2, r0, lsl #2
   22af0:	ldr	r5, [r0, #4]
   22af4:	cmp	r5, #1
   22af8:	blt	22b5c <ftello64@plt+0x11274>
   22afc:	ldr	sl, [r0, #8]
   22b00:	mov	r8, #0
   22b04:	ldr	r0, [sl, r8, lsl #2]
   22b08:	ldr	r2, [r1, #12]
   22b0c:	ldr	r0, [r2, r0, lsl #2]
   22b10:	cmn	r0, #1
   22b14:	beq	22b40 <ftello64@plt+0x11258>
   22b18:	ldr	r1, [r1, #24]
   22b1c:	add	r0, r0, r0, lsl #1
   22b20:	sub	lr, fp, #3072	; 0xc00
   22b24:	add	r1, r1, r0, lsl #2
   22b28:	sub	r0, lr, #84	; 0x54
   22b2c:	bl	1f298 <ftello64@plt+0xd9b0>
   22b30:	ldr	r1, [sp, #20]
   22b34:	mov	r6, #0
   22b38:	cmp	r0, #0
   22b3c:	bne	22dcc <ftello64@plt+0x114e4>
   22b40:	add	r8, r8, #1
   22b44:	cmp	r8, r5
   22b48:	blt	22b04 <ftello64@plt+0x1121c>
   22b4c:	ldr	r8, [sp, #8]
   22b50:	sub	lr, fp, #3072	; 0xc00
   22b54:	str	r6, [fp, #-72]	; 0xffffffb8
   22b58:	sub	sl, lr, #120	; 0x78
   22b5c:	sub	lr, fp, #3072	; 0xc00
   22b60:	sub	r0, fp, #72	; 0x48
   22b64:	mov	r3, #0
   22b68:	sub	r2, lr, #84	; 0x54
   22b6c:	bl	1f728 <ftello64@plt+0xde40>
   22b70:	ldr	r1, [sp, #16]
   22b74:	ldr	r6, [fp, #-72]	; 0xffffffb8
   22b78:	mov	r5, r0
   22b7c:	cmp	r0, #0
   22b80:	str	r0, [r4, r1, lsl #2]
   22b84:	bne	22b90 <ftello64@plt+0x112a8>
   22b88:	cmp	r6, #0
   22b8c:	bne	22dd4 <ftello64@plt+0x114ec>
   22b90:	ldrsb	r0, [r5, #52]	; 0x34
   22b94:	cmn	r0, #1
   22b98:	ble	22bb0 <ftello64@plt+0x112c8>
   22b9c:	sub	lr, fp, #3072	; 0xc00
   22ba0:	str	r5, [r9, r1, lsl #2]
   22ba4:	sub	r0, lr, #72	; 0x48
   22ba8:	str	r5, [r0, r1, lsl #2]
   22bac:	b	22c50 <ftello64@plt+0x11368>
   22bb0:	ldr	r1, [sp, #20]
   22bb4:	sub	lr, fp, #3072	; 0xc00
   22bb8:	sub	r0, fp, #72	; 0x48
   22bbc:	mov	r3, #1
   22bc0:	sub	r2, lr, #84	; 0x54
   22bc4:	bl	1f728 <ftello64@plt+0xde40>
   22bc8:	ldr	r1, [sp, #16]
   22bcc:	cmp	r0, #0
   22bd0:	str	r0, [r9, r1, lsl #2]
   22bd4:	bne	22be4 <ftello64@plt+0x112fc>
   22bd8:	ldr	r1, [fp, #-72]	; 0xffffffb8
   22bdc:	cmp	r1, #0
   22be0:	bne	22dd4 <ftello64@plt+0x114ec>
   22be4:	cmp	r5, r0
   22be8:	beq	22c10 <ftello64@plt+0x11328>
   22bec:	ldr	r1, [sp, #20]
   22bf0:	ldr	r2, [sp, #4]
   22bf4:	ldr	r0, [r1, #92]	; 0x5c
   22bf8:	cmp	r0, #1
   22bfc:	mov	r0, #0
   22c00:	movwgt	r0, #1
   22c04:	orr	r2, r2, r0
   22c08:	str	r2, [sp, #4]
   22c0c:	b	22c14 <ftello64@plt+0x1132c>
   22c10:	ldr	r1, [sp, #20]
   22c14:	sub	lr, fp, #3072	; 0xc00
   22c18:	sub	r0, fp, #72	; 0x48
   22c1c:	mov	r3, #2
   22c20:	sub	r2, lr, #84	; 0x54
   22c24:	bl	1f728 <ftello64@plt+0xde40>
   22c28:	ldr	r2, [sp, #16]
   22c2c:	ldr	r6, [fp, #-72]	; 0xffffffb8
   22c30:	sub	lr, fp, #3072	; 0xc00
   22c34:	cmp	r0, #0
   22c38:	sub	r1, lr, #72	; 0x48
   22c3c:	str	r0, [r1, r2, lsl #2]
   22c40:	mov	r1, r2
   22c44:	bne	22c50 <ftello64@plt+0x11368>
   22c48:	cmp	r6, #0
   22c4c:	bne	22dd4 <ftello64@plt+0x114ec>
   22c50:	mov	r0, #0
   22c54:	add	r2, sl, r0
   22c58:	add	r3, r7, r0
   22c5c:	add	r0, r0, #16
   22c60:	vld1.32	{d16-d17}, [r3]
   22c64:	vld1.32	{d18-d19}, [r2]
   22c68:	cmp	r0, #32
   22c6c:	vorr	q8, q9, q8
   22c70:	vst1.32	{d16-d17}, [r2]
   22c74:	bne	22c54 <ftello64@plt+0x1136c>
   22c78:	add	r1, r1, #1
   22c7c:	add	r7, r7, #32
   22c80:	cmp	r1, r8
   22c84:	blt	22ad0 <ftello64@plt+0x111e8>
   22c88:	ldr	r0, [sp, #4]
   22c8c:	tst	r0, #1
   22c90:	bne	22e90 <ftello64@plt+0x115a8>
   22c94:	mov	r0, #4
   22c98:	mov	r1, #256	; 0x100
   22c9c:	bl	25564 <ftello64@plt+0x13c7c>
   22ca0:	ldr	r1, [sp, #12]
   22ca4:	cmp	r0, #0
   22ca8:	str	r0, [r1, #44]	; 0x2c
   22cac:	beq	22dd4 <ftello64@plt+0x114ec>
   22cb0:	mov	r1, #0
   22cb4:	add	sl, sp, #24
   22cb8:	mov	r3, #0
   22cbc:	sub	lr, fp, #3072	; 0xc00
   22cc0:	sub	r2, lr, #120	; 0x78
   22cc4:	ldr	r7, [r2, r3, lsl #2]
   22cc8:	cmp	r7, #0
   22ccc:	beq	22d40 <ftello64@plt+0x11458>
   22cd0:	ldr	r2, [sp, #20]
   22cd4:	lsl	r5, r3, #5
   22cd8:	add	r6, r2, r3, lsl #2
   22cdc:	add	ip, r6, #96	; 0x60
   22ce0:	mov	r6, #1
   22ce4:	b	22d20 <ftello64@plt+0x11438>
   22ce8:	mov	lr, #0
   22cec:	ldr	r8, [sl, lr, lsl #3]
   22cf0:	add	lr, lr, #4
   22cf4:	tst	r8, r6
   22cf8:	beq	22cec <ftello64@plt+0x11404>
   22cfc:	ldr	r2, [ip]
   22d00:	ldr	r8, [sp, #8]
   22d04:	tst	r2, r6
   22d08:	mov	r2, r9
   22d0c:	moveq	r2, r4
   22d10:	add	r2, r2, lr
   22d14:	ldr	r2, [r2, #-4]
   22d18:	str	r2, [r0, r5, lsl #2]
   22d1c:	b	22d28 <ftello64@plt+0x11440>
   22d20:	tst	r7, #1
   22d24:	bne	22ce8 <ftello64@plt+0x11400>
   22d28:	lsr	r2, r7, #1
   22d2c:	cmp	r1, r7, lsr #1
   22d30:	add	r5, r5, #1
   22d34:	lsl	r6, r6, #1
   22d38:	mov	r7, r2
   22d3c:	bne	22d20 <ftello64@plt+0x11438>
   22d40:	add	r3, r3, #1
   22d44:	add	sl, sl, #4
   22d48:	cmp	r3, #8
   22d4c:	bne	22cbc <ftello64@plt+0x113d4>
   22d50:	ldrb	r1, [fp, #-3191]	; 0xfffff389
   22d54:	sub	lr, fp, #6144	; 0x1800
   22d58:	sub	r4, lr, #120	; 0x78
   22d5c:	tst	r1, #4
   22d60:	beq	22da8 <ftello64@plt+0x114c0>
   22d64:	mov	r1, #0
   22d68:	add	r2, sp, #24
   22d6c:	add	r3, r2, r1, lsl #5
   22d70:	ldrb	r3, [r3, #1]
   22d74:	tst	r3, #4
   22d78:	bne	22d8c <ftello64@plt+0x114a4>
   22d7c:	add	r1, r1, #1
   22d80:	cmp	r1, r8
   22d84:	blt	22d6c <ftello64@plt+0x11484>
   22d88:	b	22da8 <ftello64@plt+0x114c0>
   22d8c:	sub	lr, fp, #3072	; 0xc00
   22d90:	sub	r2, lr, #72	; 0x48
   22d94:	ldr	r1, [r2, r1, lsl #2]
   22d98:	ldr	r2, [sp, #4]
   22d9c:	tst	r2, #1
   22da0:	str	r1, [r0, #40]	; 0x28
   22da4:	strne	r1, [r0, #1064]	; 0x428
   22da8:	ldr	r0, [fp, #-3148]	; 0xfffff3b4
   22dac:	bl	150fc <ftello64@plt+0x3814>
   22db0:	add	r4, r4, #8
   22db4:	ldr	r0, [r4], #12
   22db8:	bl	150fc <ftello64@plt+0x3814>
   22dbc:	subs	r8, r8, #1
   22dc0:	bne	22db4 <ftello64@plt+0x114cc>
   22dc4:	mov	r0, #1
   22dc8:	b	22e64 <ftello64@plt+0x1157c>
   22dcc:	ldr	r8, [sp, #8]
   22dd0:	str	r0, [fp, #-72]	; 0xffffffb8
   22dd4:	ldr	r0, [fp, #-3148]	; 0xfffff3b4
   22dd8:	bl	150fc <ftello64@plt+0x3814>
   22ddc:	cmp	r8, #1
   22de0:	blt	22e00 <ftello64@plt+0x11518>
   22de4:	sub	lr, fp, #6144	; 0x1800
   22de8:	sub	r0, lr, #120	; 0x78
   22dec:	add	r4, r0, #8
   22df0:	ldr	r0, [r4], #12
   22df4:	bl	150fc <ftello64@plt+0x3814>
   22df8:	subs	r8, r8, #1
   22dfc:	bne	22df0 <ftello64@plt+0x11508>
   22e00:	mov	r0, #0
   22e04:	b	22e64 <ftello64@plt+0x1157c>
   22e08:	mov	r7, r8
   22e0c:	ldr	r1, [sp, #12]
   22e10:	mvn	r8, #0
   22e14:	cmp	r7, #1
   22e18:	blt	22e3c <ftello64@plt+0x11554>
   22e1c:	sub	lr, fp, #6144	; 0x1800
   22e20:	sub	r0, lr, #120	; 0x78
   22e24:	add	r4, r0, #8
   22e28:	ldr	r0, [r4], #12
   22e2c:	bl	150fc <ftello64@plt+0x3814>
   22e30:	subs	r7, r7, #1
   22e34:	bne	22e28 <ftello64@plt+0x11540>
   22e38:	ldr	r1, [sp, #12]
   22e3c:	mov	r0, #0
   22e40:	cmp	r8, #0
   22e44:	bne	22e64 <ftello64@plt+0x1157c>
   22e48:	mov	r4, r1
   22e4c:	mov	r0, #4
   22e50:	mov	r1, #256	; 0x100
   22e54:	bl	25564 <ftello64@plt+0x13c7c>
   22e58:	cmp	r0, #0
   22e5c:	str	r0, [r4, #44]	; 0x2c
   22e60:	movwne	r0, #1
   22e64:	sub	sp, fp, #64	; 0x40
   22e68:	vpop	{d8-d11}
   22e6c:	add	sp, sp, #4
   22e70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22e74:	mov	r0, #0
   22e78:	str	r0, [r6]
   22e7c:	str	r0, [r5]
   22e80:	b	22e0c <ftello64@plt+0x11524>
   22e84:	ldr	r0, [fp, #-3148]	; 0xfffff3b4
   22e88:	bl	150fc <ftello64@plt+0x3814>
   22e8c:	b	22de4 <ftello64@plt+0x114fc>
   22e90:	mov	r0, #4
   22e94:	mov	r1, #512	; 0x200
   22e98:	bl	25564 <ftello64@plt+0x13c7c>
   22e9c:	ldr	r1, [sp, #12]
   22ea0:	cmp	r0, #0
   22ea4:	str	r0, [r1, #48]	; 0x30
   22ea8:	beq	22dd4 <ftello64@plt+0x114ec>
   22eac:	sub	ip, r4, #4
   22eb0:	sub	lr, r9, #4
   22eb4:	mov	r3, #0
   22eb8:	add	r7, sp, #24
   22ebc:	mov	r6, #0
   22ec0:	ldr	r5, [sl, r6, lsl #2]
   22ec4:	cmp	r5, #0
   22ec8:	beq	22f3c <ftello64@plt+0x11654>
   22ecc:	lsl	r4, r6, #5
   22ed0:	mov	r1, #1
   22ed4:	b	22f1c <ftello64@plt+0x11634>
   22ed8:	mov	sl, r7
   22edc:	mov	r9, ip
   22ee0:	mov	r8, lr
   22ee4:	ldr	r2, [sl], #32
   22ee8:	add	r9, r9, #4
   22eec:	add	r8, r8, #4
   22ef0:	tst	r2, r1
   22ef4:	beq	22ee4 <ftello64@plt+0x115fc>
   22ef8:	ldr	r9, [r9]
   22efc:	mov	sl, r0
   22f00:	str	r9, [sl, r4, lsl #2]!
   22f04:	ldr	r2, [r8]
   22f08:	ldr	r8, [sp, #8]
   22f0c:	str	r2, [sl, #1024]	; 0x400
   22f10:	sub	r2, fp, #3072	; 0xc00
   22f14:	sub	sl, r2, #120	; 0x78
   22f18:	b	22f24 <ftello64@plt+0x1163c>
   22f1c:	tst	r5, #1
   22f20:	bne	22ed8 <ftello64@plt+0x115f0>
   22f24:	lsr	r2, r5, #1
   22f28:	cmp	r3, r5, lsr #1
   22f2c:	add	r4, r4, #1
   22f30:	lsl	r1, r1, #1
   22f34:	mov	r5, r2
   22f38:	bne	22f1c <ftello64@plt+0x11634>
   22f3c:	add	r6, r6, #1
   22f40:	add	r7, r7, #4
   22f44:	cmp	r6, #8
   22f48:	bne	22ec0 <ftello64@plt+0x115d8>
   22f4c:	b	22d50 <ftello64@plt+0x11468>
   22f50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22f54:	add	fp, sp, #28
   22f58:	sub	sp, sp, #44	; 0x2c
   22f5c:	ldr	r4, [r1, #8]
   22f60:	ldr	r6, [r1, #12]
   22f64:	mov	r9, r0
   22f68:	mov	r0, #1
   22f6c:	mov	sl, r1
   22f70:	str	r0, [sp, #36]	; 0x24
   22f74:	str	r0, [sp, #32]
   22f78:	mov	r0, #4
   22f7c:	bl	255b8 <ftello64@plt+0x13cd0>
   22f80:	cmp	r0, #0
   22f84:	str	r0, [sp, #40]	; 0x28
   22f88:	beq	231d4 <ftello64@plt+0x118ec>
   22f8c:	str	r4, [r0]
   22f90:	add	r3, sp, #32
   22f94:	mov	r0, r9
   22f98:	mov	r1, sl
   22f9c:	mov	r2, r6
   22fa0:	bl	23294 <ftello64@plt+0x119ac>
   22fa4:	cmp	r0, #0
   22fa8:	bne	23198 <ftello64@plt+0x118b0>
   22fac:	add	r0, sl, #16
   22fb0:	mov	r1, #0
   22fb4:	str	r0, [sp, #12]
   22fb8:	cmp	r6, #1
   22fbc:	blt	231a8 <ftello64@plt+0x118c0>
   22fc0:	ldr	r0, [sl]
   22fc4:	ldr	r2, [r0, r6, lsl #2]
   22fc8:	cmp	r2, #0
   22fcc:	mov	r2, #0
   22fd0:	addeq	r2, r1, #1
   22fd4:	ldr	r1, [r9, #120]	; 0x78
   22fd8:	cmp	r2, r1
   22fdc:	bgt	231b0 <ftello64@plt+0x118c8>
   22fe0:	mov	r0, #0
   22fe4:	str	r6, [sp, #16]
   22fe8:	sub	r6, r6, #1
   22fec:	str	r2, [sp, #8]
   22ff0:	str	r0, [sp, #36]	; 0x24
   22ff4:	ldr	r0, [r9, #100]	; 0x64
   22ff8:	ldr	r1, [r0, r6, lsl #2]
   22ffc:	cmp	r1, #0
   23000:	beq	23178 <ftello64@plt+0x11890>
   23004:	ldr	r0, [r1, #20]
   23008:	cmp	r0, #1
   2300c:	blt	23178 <ftello64@plt+0x11890>
   23010:	ldr	r0, [r9, #84]	; 0x54
   23014:	mov	r5, #0
   23018:	str	r1, [sp, #24]
   2301c:	str	r0, [sp, #28]
   23020:	ldr	r0, [r1, #24]
   23024:	ldr	r7, [r0, r5, lsl #2]
   23028:	ldr	r0, [sp, #28]
   2302c:	ldr	r0, [r0]
   23030:	add	r0, r0, r7, lsl #3
   23034:	ldrb	r0, [r0, #6]
   23038:	tst	r0, #16
   2303c:	bne	23098 <ftello64@plt+0x117b0>
   23040:	ldr	r0, [sp, #28]
   23044:	mov	r2, r6
   23048:	ldr	r0, [r0]
   2304c:	add	r1, r0, r7, lsl #3
   23050:	mov	r0, r9
   23054:	bl	22310 <ftello64@plt+0x10a28>
   23058:	cmp	r0, #0
   2305c:	beq	23164 <ftello64@plt+0x1187c>
   23060:	ldr	r0, [sl]
   23064:	ldr	r1, [sp, #16]
   23068:	ldr	r0, [r0, r1, lsl #2]
   2306c:	cmp	r0, #0
   23070:	beq	23164 <ftello64@plt+0x1187c>
   23074:	ldr	r1, [sp, #28]
   23078:	add	r0, r0, #4
   2307c:	ldr	r1, [r1, #12]
   23080:	ldr	r1, [r1, r7, lsl #2]
   23084:	bl	1f6c4 <ftello64@plt+0xdddc>
   23088:	mov	r4, #1
   2308c:	cmp	r0, #0
   23090:	bne	23118 <ftello64@plt+0x11830>
   23094:	b	23164 <ftello64@plt+0x1187c>
   23098:	ldr	r0, [sl, #12]
   2309c:	ldr	r8, [r9, #84]	; 0x54
   230a0:	mov	r2, r9
   230a4:	mov	r1, r7
   230a8:	mov	r3, r6
   230ac:	str	r0, [sp, #20]
   230b0:	mov	r0, r8
   230b4:	bl	22020 <ftello64@plt+0x10738>
   230b8:	mov	r4, r0
   230bc:	cmp	r0, #1
   230c0:	blt	230e0 <ftello64@plt+0x117f8>
   230c4:	ldr	r1, [sp, #20]
   230c8:	add	r0, r4, r6
   230cc:	mov	r2, r6
   230d0:	cmp	r0, r1
   230d4:	ble	230ec <ftello64@plt+0x11804>
   230d8:	mov	r6, r2
   230dc:	b	23118 <ftello64@plt+0x11830>
   230e0:	cmp	r4, #0
   230e4:	bne	23118 <ftello64@plt+0x11830>
   230e8:	b	23040 <ftello64@plt+0x11758>
   230ec:	ldr	r1, [sl]
   230f0:	mov	r6, r2
   230f4:	ldr	r0, [r1, r0, lsl #2]
   230f8:	cmp	r0, #0
   230fc:	beq	23040 <ftello64@plt+0x11758>
   23100:	ldr	r1, [r8, #12]
   23104:	add	r0, r0, #4
   23108:	ldr	r1, [r1, r7, lsl #2]
   2310c:	bl	1f6c4 <ftello64@plt+0xdddc>
   23110:	cmp	r0, #0
   23114:	beq	23040 <ftello64@plt+0x11758>
   23118:	ldr	r0, [sl, #20]
   2311c:	cmp	r0, #0
   23120:	beq	23150 <ftello64@plt+0x11868>
   23124:	ldr	r0, [sp, #28]
   23128:	ldr	r1, [sp, #12]
   2312c:	add	r3, r4, r6
   23130:	ldr	r0, [r0, #12]
   23134:	ldr	r2, [r0, r7, lsl #2]
   23138:	mov	r0, r9
   2313c:	str	r7, [sp]
   23140:	str	r6, [sp, #4]
   23144:	bl	23dc0 <ftello64@plt+0x124d8>
   23148:	cmp	r0, #0
   2314c:	bne	23164 <ftello64@plt+0x1187c>
   23150:	add	r0, sp, #32
   23154:	mov	r1, r7
   23158:	bl	1f4ac <ftello64@plt+0xdbc4>
   2315c:	cmp	r0, #0
   23160:	beq	231a0 <ftello64@plt+0x118b8>
   23164:	ldr	r1, [sp, #24]
   23168:	add	r5, r5, #1
   2316c:	ldr	r0, [r1, #20]
   23170:	cmp	r5, r0
   23174:	blt	23020 <ftello64@plt+0x11738>
   23178:	mov	r0, r9
   2317c:	mov	r1, sl
   23180:	mov	r2, r6
   23184:	add	r3, sp, #32
   23188:	bl	23294 <ftello64@plt+0x119ac>
   2318c:	ldr	r1, [sp, #8]
   23190:	cmp	r0, #0
   23194:	beq	22fb8 <ftello64@plt+0x116d0>
   23198:	mov	r4, r0
   2319c:	b	231c0 <ftello64@plt+0x118d8>
   231a0:	mov	r4, #12
   231a4:	b	231c0 <ftello64@plt+0x118d8>
   231a8:	mov	r4, #0
   231ac:	b	231c0 <ftello64@plt+0x118d8>
   231b0:	lsl	r2, r6, #2
   231b4:	mov	r1, #0
   231b8:	mov	r4, #0
   231bc:	bl	117a4 <memset@plt>
   231c0:	ldr	r0, [sp, #40]	; 0x28
   231c4:	bl	150fc <ftello64@plt+0x3814>
   231c8:	mov	r0, r4
   231cc:	sub	sp, fp, #28
   231d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   231d4:	mov	r0, #0
   231d8:	mov	r4, #12
   231dc:	str	r0, [sp, #32]
   231e0:	str	r0, [sp, #36]	; 0x24
   231e4:	b	231c8 <ftello64@plt+0x118e0>
   231e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   231ec:	add	fp, sp, #28
   231f0:	sub	sp, sp, #20
   231f4:	cmp	r3, #1
   231f8:	blt	23288 <ftello64@plt+0x119a0>
   231fc:	mov	r4, r3
   23200:	mov	r5, r2
   23204:	mov	r6, r1
   23208:	mov	sl, r0
   2320c:	mov	r7, #0
   23210:	add	r8, sp, #4
   23214:	add	r9, sp, #16
   23218:	ldr	r1, [r6, r7, lsl #2]
   2321c:	ldr	r0, [r5, r7, lsl #2]
   23220:	cmp	r1, #0
   23224:	beq	23278 <ftello64@plt+0x11990>
   23228:	cmp	r0, #0
   2322c:	beq	2327c <ftello64@plt+0x11994>
   23230:	add	r2, r0, #4
   23234:	add	r1, r1, #4
   23238:	mov	r0, r8
   2323c:	bl	20ed4 <ftello64@plt+0xf5ec>
   23240:	cmp	r0, #0
   23244:	str	r0, [sp, #16]
   23248:	bne	2328c <ftello64@plt+0x119a4>
   2324c:	mov	r0, r9
   23250:	mov	r1, sl
   23254:	mov	r2, r8
   23258:	bl	21e24 <ftello64@plt+0x1053c>
   2325c:	str	r0, [r6, r7, lsl #2]
   23260:	ldr	r0, [sp, #12]
   23264:	bl	150fc <ftello64@plt+0x3814>
   23268:	ldr	r0, [sp, #16]
   2326c:	cmp	r0, #0
   23270:	beq	2327c <ftello64@plt+0x11994>
   23274:	b	2328c <ftello64@plt+0x119a4>
   23278:	str	r0, [r6, r7, lsl #2]
   2327c:	add	r7, r7, #1
   23280:	cmp	r7, r4
   23284:	blt	23218 <ftello64@plt+0x11930>
   23288:	mov	r0, #0
   2328c:	sub	sp, fp, #28
   23290:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23294:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23298:	add	fp, sp, #28
   2329c:	sub	sp, sp, #84	; 0x54
   232a0:	mov	r6, r3
   232a4:	mov	r3, #0
   232a8:	ldr	r7, [r0, #84]	; 0x54
   232ac:	mov	r4, r2
   232b0:	str	r0, [sp, #44]	; 0x2c
   232b4:	str	r1, [sp, #48]	; 0x30
   232b8:	str	r3, [sp, #52]	; 0x34
   232bc:	str	r4, [sp, #40]	; 0x28
   232c0:	ldr	r2, [r0, #100]	; 0x64
   232c4:	ldr	r8, [r2, r4, lsl #2]
   232c8:	ldr	r2, [r6, #4]
   232cc:	cmp	r8, #0
   232d0:	mov	r0, r8
   232d4:	addne	r0, r0, #4
   232d8:	cmp	r2, #0
   232dc:	str	r0, [sp, #36]	; 0x24
   232e0:	beq	23660 <ftello64@plt+0x11d78>
   232e4:	cmp	r8, #0
   232e8:	beq	23634 <ftello64@plt+0x11d4c>
   232ec:	mov	r0, #0
   232f0:	mov	r1, r7
   232f4:	mov	r2, r6
   232f8:	str	r7, [sp, #28]
   232fc:	str	r6, [sp, #20]
   23300:	str	r0, [sp, #56]	; 0x38
   23304:	add	r0, sp, #56	; 0x38
   23308:	bl	21e24 <ftello64@plt+0x1053c>
   2330c:	ldr	r9, [sp, #56]	; 0x38
   23310:	cmp	r9, #0
   23314:	bne	2397c <ftello64@plt+0x12094>
   23318:	mov	r6, r0
   2331c:	mov	r5, r0
   23320:	ldr	r2, [sp, #20]
   23324:	ldr	r0, [r6, #28]!
   23328:	cmp	r0, #0
   2332c:	bne	233c0 <ftello64@plt+0x11ad8>
   23330:	ldr	r0, [r2, #4]
   23334:	mov	r4, #0
   23338:	mov	r7, r2
   2333c:	str	r0, [r5, #28]
   23340:	lsl	r0, r0, #2
   23344:	str	r4, [r5, #32]
   23348:	bl	255b8 <ftello64@plt+0x13cd0>
   2334c:	cmp	r0, #0
   23350:	mov	r9, #12
   23354:	str	r0, [r5, #36]	; 0x24
   23358:	movweq	r4, #12
   2335c:	str	r4, [sp, #56]	; 0x38
   23360:	beq	2397c <ftello64@plt+0x12094>
   23364:	ldr	r0, [r7, #4]
   23368:	mov	r2, r7
   2336c:	cmp	r0, #1
   23370:	blt	233c0 <ftello64@plt+0x11ad8>
   23374:	mov	r5, #0
   23378:	ldr	r0, [r2, #8]
   2337c:	ldr	r1, [sp, #28]
   23380:	mov	r4, r2
   23384:	ldr	r0, [r0, r5, lsl #2]
   23388:	ldr	r1, [r1, #28]
   2338c:	add	r0, r0, r0, lsl #1
   23390:	add	r1, r1, r0, lsl #2
   23394:	mov	r0, r6
   23398:	bl	1f298 <ftello64@plt+0xd9b0>
   2339c:	cmp	r0, #0
   233a0:	bne	2398c <ftello64@plt+0x120a4>
   233a4:	ldr	r0, [r4, #4]
   233a8:	add	r5, r5, #1
   233ac:	mov	r2, r4
   233b0:	cmp	r5, r0
   233b4:	blt	23378 <ftello64@plt+0x11a90>
   233b8:	mov	r0, #0
   233bc:	str	r0, [sp, #56]	; 0x38
   233c0:	ldr	r1, [sp, #36]	; 0x24
   233c4:	mov	r0, r2
   233c8:	mov	r2, r6
   233cc:	bl	239a8 <ftello64@plt+0x120c0>
   233d0:	cmp	r0, #0
   233d4:	str	r0, [sp, #52]	; 0x34
   233d8:	bne	239a0 <ftello64@plt+0x120b8>
   233dc:	ldr	ip, [sp, #48]	; 0x30
   233e0:	ldr	r4, [sp, #40]	; 0x28
   233e4:	ldr	r7, [sp, #28]
   233e8:	ldr	r6, [sp, #20]
   233ec:	ldr	r0, [ip, #20]
   233f0:	cmp	r0, #0
   233f4:	beq	23634 <ftello64@plt+0x11d4c>
   233f8:	cmp	r0, #1
   233fc:	str	r8, [sp, #12]
   23400:	blt	23628 <ftello64@plt+0x11d40>
   23404:	ldr	r0, [sp, #44]	; 0x2c
   23408:	mov	r8, #0
   2340c:	ldr	r0, [r0, #116]	; 0x74
   23410:	str	r0, [sp, #24]
   23414:	ldr	r0, [ip, #24]
   23418:	ldr	r1, [sp, #24]
   2341c:	ldr	r0, [r0, r8, lsl #2]
   23420:	add	r0, r0, r0, lsl #1
   23424:	add	r1, r1, r0, lsl #3
   23428:	ldr	r2, [r1, #8]
   2342c:	cmp	r2, r4
   23430:	bge	23618 <ftello64@plt+0x11d30>
   23434:	ldr	r1, [r1, #4]
   23438:	cmp	r1, r4
   2343c:	blt	23618 <ftello64@plt+0x11d30>
   23440:	ldr	r1, [sp, #24]
   23444:	ldr	r2, [r7]
   23448:	ldr	r0, [r1, r0, lsl #3]!
   2344c:	ldr	r1, [r1, #12]
   23450:	ldr	sl, [r2, r0, lsl #3]
   23454:	ldr	r0, [r6, #4]
   23458:	cmp	r1, r4
   2345c:	bne	23518 <ftello64@plt+0x11c30>
   23460:	cmp	r0, #1
   23464:	blt	23618 <ftello64@plt+0x11d30>
   23468:	ldr	r3, [r6, #8]
   2346c:	mvn	r1, #0
   23470:	str	r1, [sp, #32]
   23474:	mvn	r1, #0
   23478:	ldr	r5, [r3]
   2347c:	add	r4, r2, r5, lsl #3
   23480:	ldrb	r4, [r4, #4]
   23484:	cmp	r4, #9
   23488:	beq	234a4 <ftello64@plt+0x11bbc>
   2348c:	cmp	r4, #8
   23490:	bne	234b8 <ftello64@plt+0x11bd0>
   23494:	ldr	r4, [r2, r5, lsl #3]
   23498:	cmp	sl, r4
   2349c:	moveq	r1, r5
   234a0:	b	234b8 <ftello64@plt+0x11bd0>
   234a4:	ldr	r4, [r2, r5, lsl #3]
   234a8:	cmp	sl, r4
   234ac:	ldr	r4, [sp, #32]
   234b0:	moveq	r4, r5
   234b4:	str	r4, [sp, #32]
   234b8:	add	r3, r3, #4
   234bc:	subs	r0, r0, #1
   234c0:	bne	23478 <ftello64@plt+0x11b90>
   234c4:	cmp	r1, #0
   234c8:	blt	234f0 <ftello64@plt+0x11c08>
   234cc:	ldr	r3, [sp, #36]	; 0x24
   234d0:	mov	r0, r7
   234d4:	mov	r2, r6
   234d8:	bl	23bb0 <ftello64@plt+0x122c8>
   234dc:	ldr	r6, [sp, #20]
   234e0:	ldr	r7, [sp, #28]
   234e4:	ldr	ip, [sp, #48]	; 0x30
   234e8:	cmp	r0, #0
   234ec:	bne	23978 <ftello64@plt+0x12090>
   234f0:	ldr	sl, [sp, #32]
   234f4:	ldr	r4, [sp, #40]	; 0x28
   234f8:	cmp	sl, #0
   234fc:	blt	23618 <ftello64@plt+0x11d30>
   23500:	ldr	r0, [r6, #4]
   23504:	cmp	r0, #1
   23508:	str	r0, [sp, #16]
   2350c:	blt	23618 <ftello64@plt+0x11d30>
   23510:	mov	r5, #0
   23514:	b	235c0 <ftello64@plt+0x11cd8>
   23518:	cmp	r0, #1
   2351c:	blt	23618 <ftello64@plt+0x11d30>
   23520:	mov	r5, #0
   23524:	ldr	r1, [r6, #8]
   23528:	ldr	r1, [r1, r5, lsl #2]
   2352c:	add	r3, r2, r1, lsl #3
   23530:	ldr	r3, [r3, #4]
   23534:	and	r3, r3, #254	; 0xfe
   23538:	orr	r3, r3, #1
   2353c:	cmp	r3, #9
   23540:	ldreq	r2, [r2, r1, lsl #3]
   23544:	cmpeq	sl, r2
   23548:	beq	23560 <ftello64@plt+0x11c78>
   2354c:	add	r5, r5, #1
   23550:	cmp	r5, r0
   23554:	bge	23618 <ftello64@plt+0x11d30>
   23558:	ldr	r2, [r7]
   2355c:	b	23524 <ftello64@plt+0x11c3c>
   23560:	ldr	r3, [sp, #36]	; 0x24
   23564:	mov	r0, r7
   23568:	mov	r2, r6
   2356c:	bl	23bb0 <ftello64@plt+0x122c8>
   23570:	cmp	r0, #0
   23574:	bne	23978 <ftello64@plt+0x12090>
   23578:	ldr	r0, [r6, #4]
   2357c:	ldr	r4, [sp, #40]	; 0x28
   23580:	ldr	ip, [sp, #48]	; 0x30
   23584:	ldr	r7, [sp, #28]
   23588:	b	2354c <ftello64@plt+0x11c64>
   2358c:	mov	r1, r6
   23590:	ldr	r6, [sp, #20]
   23594:	ldr	r3, [sp, #36]	; 0x24
   23598:	mov	r0, r7
   2359c:	mov	r2, r6
   235a0:	bl	23bb0 <ftello64@plt+0x122c8>
   235a4:	cmp	r0, #0
   235a8:	bne	23978 <ftello64@plt+0x12090>
   235ac:	ldr	r0, [r6, #4]
   235b0:	ldr	r7, [sp, #28]
   235b4:	sub	r5, r5, #1
   235b8:	str	r0, [sp, #16]
   235bc:	b	23600 <ftello64@plt+0x11d18>
   235c0:	ldr	r0, [r6, #8]
   235c4:	mov	r1, sl
   235c8:	ldr	r6, [r0, r5, lsl #2]
   235cc:	ldr	r0, [r7, #28]
   235d0:	add	r9, r6, r6, lsl #1
   235d4:	add	r0, r0, r9, lsl #2
   235d8:	bl	1f6c4 <ftello64@plt+0xdddc>
   235dc:	cmp	r0, #0
   235e0:	bne	235fc <ftello64@plt+0x11d14>
   235e4:	ldr	r0, [r7, #24]
   235e8:	mov	r1, sl
   235ec:	add	r0, r0, r9, lsl #2
   235f0:	bl	1f6c4 <ftello64@plt+0xdddc>
   235f4:	cmp	r0, #0
   235f8:	beq	2358c <ftello64@plt+0x11ca4>
   235fc:	ldr	r6, [sp, #20]
   23600:	ldr	r0, [sp, #16]
   23604:	ldr	r4, [sp, #40]	; 0x28
   23608:	ldr	ip, [sp, #48]	; 0x30
   2360c:	add	r5, r5, #1
   23610:	cmp	r5, r0
   23614:	blt	235c0 <ftello64@plt+0x11cd8>
   23618:	ldr	r0, [ip, #20]
   2361c:	add	r8, r8, #1
   23620:	cmp	r8, r0
   23624:	blt	23414 <ftello64@plt+0x11b2c>
   23628:	ldr	r8, [sp, #12]
   2362c:	mov	r0, #0
   23630:	str	r0, [sp, #52]	; 0x34
   23634:	add	r0, sp, #52	; 0x34
   23638:	mov	r1, r7
   2363c:	mov	r2, r6
   23640:	bl	21e24 <ftello64@plt+0x1053c>
   23644:	ldr	r1, [sp, #48]	; 0x30
   23648:	ldr	r1, [r1]
   2364c:	str	r0, [r1, r4, lsl #2]
   23650:	ldr	r9, [sp, #52]	; 0x34
   23654:	cmp	r9, #0
   23658:	beq	23668 <ftello64@plt+0x11d80>
   2365c:	b	2396c <ftello64@plt+0x12084>
   23660:	ldr	r1, [r1]
   23664:	str	r3, [r1, r4, lsl #2]
   23668:	cmp	r8, #0
   2366c:	beq	23968 <ftello64@plt+0x12080>
   23670:	ldr	r0, [sp, #44]	; 0x2c
   23674:	ldr	r1, [sp, #40]	; 0x28
   23678:	ldr	r0, [r0, #100]	; 0x64
   2367c:	ldr	r0, [r0, r1, lsl #2]
   23680:	ldrb	r0, [r0, #52]	; 0x34
   23684:	tst	r0, #64	; 0x40
   23688:	beq	23968 <ftello64@plt+0x12080>
   2368c:	ldr	r0, [sp, #44]	; 0x2c
   23690:	ldr	r9, [sp, #40]	; 0x28
   23694:	ldr	r8, [r0, #84]	; 0x54
   23698:	mov	r1, r9
   2369c:	bl	210d8 <ftello64@plt+0xf7f0>
   236a0:	cmn	r0, #1
   236a4:	str	r0, [sp, #16]
   236a8:	beq	23958 <ftello64@plt+0x12070>
   236ac:	ldr	r0, [sp, #36]	; 0x24
   236b0:	mov	r6, #0
   236b4:	str	r6, [sp, #56]	; 0x38
   236b8:	ldr	r0, [r0, #4]
   236bc:	cmp	r0, #0
   236c0:	ble	23964 <ftello64@plt+0x1207c>
   236c4:	ldr	r3, [sp, #48]	; 0x30
   236c8:	add	r1, r9, #1
   236cc:	mov	r7, #0
   236d0:	str	r1, [sp, #8]
   236d4:	add	r1, sp, #56	; 0x38
   236d8:	add	r1, r1, #16
   236dc:	str	r1, [sp, #24]
   236e0:	add	r1, r3, #16
   236e4:	str	r1, [sp, #28]
   236e8:	ldr	r1, [sp, #16]
   236ec:	add	r1, r1, r1, lsl #1
   236f0:	str	r1, [sp, #12]
   236f4:	ldr	r1, [sp, #36]	; 0x24
   236f8:	ldr	r2, [r3, #8]
   236fc:	ldr	r1, [r1, #8]
   23700:	ldr	sl, [r1, r7, lsl #2]
   23704:	ldr	r1, [r8]
   23708:	add	r1, r1, sl, lsl #3
   2370c:	cmp	sl, r2
   23710:	ldrb	r1, [r1, #4]
   23714:	bne	23730 <ftello64@plt+0x11e48>
   23718:	cmp	r1, #4
   2371c:	bne	23928 <ftello64@plt+0x12040>
   23720:	ldr	r1, [r3, #12]
   23724:	cmp	r1, r9
   23728:	bne	23738 <ftello64@plt+0x11e50>
   2372c:	b	23928 <ftello64@plt+0x12040>
   23730:	cmp	r1, #4
   23734:	bne	23928 <ftello64@plt+0x12040>
   23738:	ldr	r0, [sp, #44]	; 0x2c
   2373c:	ldr	r1, [sp, #12]
   23740:	str	r7, [sp, #20]
   23744:	ldr	r7, [sp, #16]
   23748:	str	r6, [sp, #32]
   2374c:	ldr	r0, [r0, #116]	; 0x74
   23750:	add	r5, r0, r1, lsl #3
   23754:	b	23868 <ftello64@plt+0x11f80>
   23758:	ldr	r0, [sp, #32]
   2375c:	cmp	r0, #0
   23760:	bne	23794 <ftello64@plt+0x11eac>
   23764:	ldr	r0, [sp, #48]	; 0x30
   23768:	mov	r1, #12
   2376c:	vld1.32	{d16-d17}, [r0], r1
   23770:	vld1.32	{d18-d19}, [r0]
   23774:	add	r0, sp, #56	; 0x38
   23778:	vst1.64	{d16-d17}, [r0], r1
   2377c:	ldr	r1, [sp, #28]
   23780:	vst1.32	{d18-d19}, [r0]
   23784:	ldr	r0, [sp, #24]
   23788:	bl	1f648 <ftello64@plt+0xdd60>
   2378c:	cmp	r0, #0
   23790:	bne	23984 <ftello64@plt+0x1209c>
   23794:	ldr	r4, [sp, #40]	; 0x28
   23798:	ldr	r0, [sp, #24]
   2379c:	mov	r1, r7
   237a0:	str	r4, [sp, #68]	; 0x44
   237a4:	str	sl, [sp, #64]	; 0x40
   237a8:	bl	1f4ac <ftello64@plt+0xdbc4>
   237ac:	cmp	r0, #0
   237b0:	beq	23994 <ftello64@plt+0x120ac>
   237b4:	ldr	r5, [sp, #56]	; 0x38
   237b8:	ldr	r0, [sp, #44]	; 0x2c
   237bc:	add	r1, sp, #56	; 0x38
   237c0:	ldr	r4, [r5, r4, lsl #2]
   237c4:	bl	22f50 <ftello64@plt+0x11668>
   237c8:	cmp	r0, #0
   237cc:	bne	23984 <ftello64@plt+0x1209c>
   237d0:	ldr	r0, [sp, #48]	; 0x30
   237d4:	ldr	r1, [r0, #4]
   237d8:	cmp	r1, #0
   237dc:	beq	237f8 <ftello64@plt+0x11f10>
   237e0:	ldr	r3, [sp, #8]
   237e4:	mov	r0, r8
   237e8:	mov	r2, r5
   237ec:	bl	231e8 <ftello64@plt+0x11900>
   237f0:	cmp	r0, #0
   237f4:	bne	23984 <ftello64@plt+0x1209c>
   237f8:	ldr	r9, [sp, #40]	; 0x28
   237fc:	ldr	r0, [sp, #24]
   23800:	mov	r1, r7
   23804:	str	r5, [sp, #32]
   23808:	str	r4, [r5, r9, lsl #2]
   2380c:	bl	1f6c4 <ftello64@plt+0xdddc>
   23810:	subs	r1, r0, #1
   23814:	blt	2382c <ftello64@plt+0x11f44>
   23818:	ldr	r2, [sp, #76]	; 0x4c
   2381c:	cmp	r2, r0
   23820:	subge	r2, r2, #1
   23824:	strge	r2, [sp, #76]	; 0x4c
   23828:	bgt	23844 <ftello64@plt+0x11f5c>
   2382c:	ldr	r0, [sp, #44]	; 0x2c
   23830:	add	r1, r7, r7, lsl #1
   23834:	ldr	r0, [r0, #116]	; 0x74
   23838:	add	r0, r0, r1, lsl #3
   2383c:	ldr	r3, [sp, #48]	; 0x30
   23840:	b	23904 <ftello64@plt+0x1201c>
   23844:	ldr	r3, [sp, #80]	; 0x50
   23848:	add	r0, r3, r0, lsl #2
   2384c:	ldr	r3, [r0]
   23850:	add	r1, r1, #1
   23854:	cmp	r1, r2
   23858:	str	r3, [r0, #-4]
   2385c:	add	r0, r0, #4
   23860:	blt	2384c <ftello64@plt+0x11f64>
   23864:	b	2382c <ftello64@plt+0x11f44>
   23868:	ldr	r0, [r5]
   2386c:	cmp	r0, sl
   23870:	bne	23900 <ftello64@plt+0x12018>
   23874:	ldr	r0, [r5, #8]
   23878:	ldr	r1, [r5, #12]
   2387c:	subs	r0, r1, r0
   23880:	add	r6, r0, r9
   23884:	beq	23894 <ftello64@plt+0x11fac>
   23888:	ldr	r0, [r8, #12]
   2388c:	add	r0, r0, sl, lsl #2
   23890:	b	238a4 <ftello64@plt+0x11fbc>
   23894:	ldr	r0, [r8, #20]
   23898:	add	r1, sl, sl, lsl #1
   2389c:	add	r0, r0, r1, lsl #2
   238a0:	ldr	r0, [r0, #8]
   238a4:	ldr	r1, [r3, #12]
   238a8:	cmp	r6, r1
   238ac:	bgt	23900 <ftello64@plt+0x12018>
   238b0:	ldr	r1, [r3]
   238b4:	ldr	r1, [r1, r6, lsl #2]
   238b8:	cmp	r1, #0
   238bc:	beq	23900 <ftello64@plt+0x12018>
   238c0:	ldr	r4, [r0]
   238c4:	add	r0, r1, #4
   238c8:	mov	r1, r4
   238cc:	bl	1f6c4 <ftello64@plt+0xdddc>
   238d0:	cmp	r0, #0
   238d4:	beq	238f8 <ftello64@plt+0x12010>
   238d8:	stm	sp, {r4, r6}
   238dc:	mov	r2, sl
   238e0:	mov	r3, r9
   238e4:	ldr	r0, [sp, #44]	; 0x2c
   238e8:	ldr	r1, [sp, #28]
   238ec:	bl	23dc0 <ftello64@plt+0x124d8>
   238f0:	cmp	r0, #0
   238f4:	beq	23758 <ftello64@plt+0x11e70>
   238f8:	mov	r0, r5
   238fc:	b	2383c <ftello64@plt+0x11f54>
   23900:	mov	r0, r5
   23904:	add	r5, r0, #24
   23908:	ldrb	r0, [r0, #20]
   2390c:	add	r7, r7, #1
   23910:	cmp	r0, #0
   23914:	bne	23868 <ftello64@plt+0x11f80>
   23918:	ldr	r0, [sp, #36]	; 0x24
   2391c:	ldr	r7, [sp, #20]
   23920:	ldr	r6, [sp, #32]
   23924:	ldr	r0, [r0, #4]
   23928:	add	r7, r7, #1
   2392c:	cmp	r7, r0
   23930:	blt	236f4 <ftello64@plt+0x11e0c>
   23934:	mov	r9, #0
   23938:	cmp	r6, #0
   2393c:	beq	23948 <ftello64@plt+0x12060>
   23940:	ldr	r0, [sp, #80]	; 0x50
   23944:	bl	150fc <ftello64@plt+0x3814>
   23948:	cmp	r9, #0
   2394c:	str	r9, [sp, #52]	; 0x34
   23950:	moveq	r9, #0
   23954:	b	2396c <ftello64@plt+0x12084>
   23958:	mov	r0, #0
   2395c:	str	r0, [sp, #52]	; 0x34
   23960:	b	23968 <ftello64@plt+0x12080>
   23964:	str	r6, [sp, #52]	; 0x34
   23968:	mov	r9, #0
   2396c:	mov	r0, r9
   23970:	sub	sp, fp, #28
   23974:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23978:	mov	r9, r0
   2397c:	str	r9, [sp, #52]	; 0x34
   23980:	b	2396c <ftello64@plt+0x12084>
   23984:	mov	r9, r0
   23988:	b	23998 <ftello64@plt+0x120b0>
   2398c:	str	r0, [sp, #56]	; 0x38
   23990:	b	2397c <ftello64@plt+0x12094>
   23994:	mov	r9, #12
   23998:	ldr	r6, [sp, #56]	; 0x38
   2399c:	b	23938 <ftello64@plt+0x12050>
   239a0:	mov	r9, r0
   239a4:	b	2396c <ftello64@plt+0x12084>
   239a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   239ac:	add	fp, sp, #28
   239b0:	sub	sp, sp, #12
   239b4:	ldr	ip, [r1, #4]
   239b8:	mov	sl, r0
   239bc:	mov	r0, #0
   239c0:	cmp	ip, #0
   239c4:	ldrne	lr, [r2, #4]
   239c8:	cmpne	lr, #0
   239cc:	beq	23ba0 <ftello64@plt+0x122b8>
   239d0:	mov	r7, r1
   239d4:	ldr	r1, [sl, #4]
   239d8:	ldr	r6, [sl]
   239dc:	add	r3, lr, ip
   239e0:	add	r4, r1, r3
   239e4:	cmp	r4, r6
   239e8:	ble	23a2c <ftello64@plt+0x12144>
   239ec:	mov	r5, r2
   239f0:	mov	r2, sl
   239f4:	add	r4, r6, r3
   239f8:	ldr	r0, [r2, #8]!
   239fc:	lsl	r1, r4, #2
   23a00:	str	r2, [sp, #8]
   23a04:	bl	255e8 <ftello64@plt+0x13d00>
   23a08:	cmp	r0, #0
   23a0c:	beq	23ba8 <ftello64@plt+0x122c0>
   23a10:	str	r4, [sl]
   23a14:	str	r0, [sl, #8]
   23a18:	mov	r2, r5
   23a1c:	ldr	r1, [sl, #4]
   23a20:	ldr	lr, [r5, #4]
   23a24:	ldr	ip, [r7, #4]
   23a28:	b	23a34 <ftello64@plt+0x1214c>
   23a2c:	add	r0, sl, #8
   23a30:	str	r0, [sp, #8]
   23a34:	str	r2, [sp, #4]
   23a38:	ldr	r2, [r2, #8]
   23a3c:	ldr	r4, [r7, #8]
   23a40:	add	r3, ip, r1
   23a44:	sub	r8, r1, #1
   23a48:	add	r9, r3, lr
   23a4c:	sub	ip, ip, #1
   23a50:	sub	r3, lr, #1
   23a54:	ldr	r1, [r2, r3, lsl #2]
   23a58:	ldr	r6, [r4, ip, lsl #2]
   23a5c:	cmp	r6, r1
   23a60:	beq	23a8c <ftello64@plt+0x121a4>
   23a64:	blt	23a7c <ftello64@plt+0x12194>
   23a68:	sub	r5, ip, #1
   23a6c:	cmp	ip, #0
   23a70:	mov	ip, r5
   23a74:	bgt	23a58 <ftello64@plt+0x12170>
   23a78:	b	23b00 <ftello64@plt+0x12218>
   23a7c:	cmp	lr, #2
   23a80:	mov	lr, r3
   23a84:	bge	23a50 <ftello64@plt+0x12168>
   23a88:	b	23b00 <ftello64@plt+0x12218>
   23a8c:	mov	r0, r9
   23a90:	cmp	r8, #0
   23a94:	blt	23ad8 <ftello64@plt+0x121f0>
   23a98:	ldr	r1, [sp, #8]
   23a9c:	ldr	r9, [r1]
   23aa0:	mov	r1, r8
   23aa4:	ldr	r5, [r9, r1, lsl #2]
   23aa8:	cmp	r5, r6
   23aac:	ble	23ac4 <ftello64@plt+0x121dc>
   23ab0:	sub	r8, r1, #1
   23ab4:	cmp	r1, #0
   23ab8:	mov	r1, r8
   23abc:	bgt	23aa4 <ftello64@plt+0x121bc>
   23ac0:	b	23ad8 <ftello64@plt+0x121f0>
   23ac4:	mov	r8, r1
   23ac8:	bne	23ad8 <ftello64@plt+0x121f0>
   23acc:	mov	r8, r1
   23ad0:	mov	r9, r0
   23ad4:	b	23aec <ftello64@plt+0x12204>
   23ad8:	ldr	r1, [sp, #8]
   23adc:	mov	r9, r0
   23ae0:	sub	r9, r0, #1
   23ae4:	ldr	r1, [r1]
   23ae8:	str	r6, [r1, r9, lsl #2]
   23aec:	cmp	ip, #1
   23af0:	blt	23b00 <ftello64@plt+0x12218>
   23af4:	cmp	lr, #2
   23af8:	mov	lr, r3
   23afc:	bge	23a4c <ftello64@plt+0x12164>
   23b00:	ldr	lr, [r7, #4]
   23b04:	ldr	r7, [sp, #4]
   23b08:	ldr	r2, [sl, #4]
   23b0c:	ldr	r0, [sl, #8]
   23b10:	ldr	r4, [r7, #4]
   23b14:	subs	r1, r2, #1
   23b18:	add	r3, r1, lr
   23b1c:	add	r3, r3, r4
   23b20:	sub	r5, r3, r9
   23b24:	add	r6, r5, #1
   23b28:	cmpge	r5, #0
   23b2c:	add	r7, r6, r2
   23b30:	str	r7, [sl, #4]
   23b34:	blt	23b8c <ftello64@plt+0x122a4>
   23b38:	add	r2, r2, r4
   23b3c:	add	r2, r2, lr
   23b40:	sub	r2, r2, r9
   23b44:	add	r7, r0, r2, lsl #2
   23b48:	ldr	r2, [r0, r1, lsl #2]
   23b4c:	ldr	r5, [r0, r3, lsl #2]
   23b50:	cmp	r5, r2
   23b54:	bgt	23b70 <ftello64@plt+0x12288>
   23b58:	str	r2, [r7, r1, lsl #2]
   23b5c:	sub	r2, r1, #1
   23b60:	cmp	r1, #0
   23b64:	mov	r1, r2
   23b68:	bgt	23b48 <ftello64@plt+0x12260>
   23b6c:	b	23b8c <ftello64@plt+0x122a4>
   23b70:	str	r5, [r7, r1, lsl #2]
   23b74:	sub	r7, r7, #4
   23b78:	subs	r6, r6, #1
   23b7c:	sub	r3, r3, #1
   23b80:	mov	r2, #0
   23b84:	bne	23b48 <ftello64@plt+0x12260>
   23b88:	b	23b90 <ftello64@plt+0x122a8>
   23b8c:	mov	r2, r6
   23b90:	add	r1, r0, r9, lsl #2
   23b94:	lsl	r2, r2, #2
   23b98:	bl	115c4 <memcpy@plt>
   23b9c:	mov	r0, #0
   23ba0:	sub	sp, fp, #28
   23ba4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23ba8:	mov	r0, #12
   23bac:	b	23ba0 <ftello64@plt+0x122b8>
   23bb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23bb4:	add	fp, sp, #28
   23bb8:	sub	sp, sp, #36	; 0x24
   23bbc:	mov	r5, r2
   23bc0:	mov	r2, r0
   23bc4:	ldr	r0, [r0, #28]
   23bc8:	str	r1, [sp, #20]
   23bcc:	add	r1, r1, r1, lsl #1
   23bd0:	mov	r9, #0
   23bd4:	str	r3, [sp, #4]
   23bd8:	str	r9, [sp, #28]
   23bdc:	str	r9, [sp, #24]
   23be0:	str	r9, [sp, #32]
   23be4:	add	r1, r0, r1, lsl #2
   23be8:	mov	r0, r1
   23bec:	ldr	r4, [r0, #4]!
   23bf0:	cmp	r4, #1
   23bf4:	blt	23d98 <ftello64@plt+0x124b0>
   23bf8:	add	r9, r1, #8
   23bfc:	mov	r6, #0
   23c00:	str	r0, [sp, #8]
   23c04:	str	r1, [sp, #16]
   23c08:	ldr	r0, [r9]
   23c0c:	ldr	r1, [sp, #20]
   23c10:	ldr	r0, [r0, r6, lsl #2]
   23c14:	cmp	r0, r1
   23c18:	beq	23cf0 <ftello64@plt+0x12408>
   23c1c:	ldr	r1, [r2]
   23c20:	add	r1, r1, r0, lsl #3
   23c24:	ldrb	r1, [r1, #4]
   23c28:	tst	r1, #8
   23c2c:	beq	23cf0 <ftello64@plt+0x12408>
   23c30:	ldr	r1, [r2, #20]
   23c34:	add	r0, r0, r0, lsl #1
   23c38:	mvn	sl, #0
   23c3c:	mov	r7, r2
   23c40:	str	r0, [sp, #12]
   23c44:	add	r0, r1, r0, lsl #2
   23c48:	ldr	r1, [r0, #4]
   23c4c:	ldr	r0, [r0, #8]
   23c50:	cmp	r1, #2
   23c54:	ldr	r8, [r0]
   23c58:	ldrge	sl, [r0, #4]
   23c5c:	ldr	r0, [sp, #16]
   23c60:	mov	r1, r8
   23c64:	bl	1f6c4 <ftello64@plt+0xdddc>
   23c68:	cmp	r0, #0
   23c6c:	mov	r2, r7
   23c70:	beq	23cac <ftello64@plt+0x123c4>
   23c74:	cmp	sl, #1
   23c78:	blt	23cf0 <ftello64@plt+0x12408>
   23c7c:	ldr	r0, [sp, #16]
   23c80:	mov	r1, sl
   23c84:	bl	1f6c4 <ftello64@plt+0xdddc>
   23c88:	cmp	r0, #0
   23c8c:	bne	23cec <ftello64@plt+0x12404>
   23c90:	mov	r0, r5
   23c94:	mov	r1, sl
   23c98:	bl	1f6c4 <ftello64@plt+0xdddc>
   23c9c:	cmp	r0, #0
   23ca0:	mov	r2, r7
   23ca4:	bne	23cc4 <ftello64@plt+0x123dc>
   23ca8:	b	23cf0 <ftello64@plt+0x12408>
   23cac:	mov	r0, r5
   23cb0:	mov	r1, r8
   23cb4:	bl	1f6c4 <ftello64@plt+0xdddc>
   23cb8:	mov	r2, r7
   23cbc:	cmp	r0, #0
   23cc0:	beq	23c74 <ftello64@plt+0x1238c>
   23cc4:	ldr	r0, [r2, #28]
   23cc8:	ldr	r1, [sp, #12]
   23ccc:	add	r2, r0, r1, lsl #2
   23cd0:	ldr	r1, [sp, #4]
   23cd4:	add	r0, sp, #24
   23cd8:	bl	239a8 <ftello64@plt+0x120c0>
   23cdc:	cmp	r0, #0
   23ce0:	bne	23dac <ftello64@plt+0x124c4>
   23ce4:	ldr	r0, [sp, #8]
   23ce8:	ldr	r4, [r0]
   23cec:	mov	r2, r7
   23cf0:	add	r6, r6, #1
   23cf4:	cmp	r6, r4
   23cf8:	blt	23c08 <ftello64@plt+0x12320>
   23cfc:	ldr	sl, [sp, #8]
   23d00:	ldr	r0, [sp, #16]
   23d04:	cmp	r4, #1
   23d08:	mov	r9, #0
   23d0c:	blt	23d98 <ftello64@plt+0x124b0>
   23d10:	ldr	r7, [r0, #8]
   23d14:	mov	r4, #0
   23d18:	add	r8, sp, #24
   23d1c:	b	23d48 <ftello64@plt+0x12460>
   23d20:	ldr	r2, [r5, #8]
   23d24:	add	r0, r2, r0, lsl #2
   23d28:	ldr	r2, [r0]
   23d2c:	add	r1, r1, #1
   23d30:	str	r2, [r0, #-4]
   23d34:	add	r0, r0, #4
   23d38:	ldr	r2, [r5, #4]
   23d3c:	cmp	r1, r2
   23d40:	blt	23d28 <ftello64@plt+0x12440>
   23d44:	b	23d88 <ftello64@plt+0x124a0>
   23d48:	ldr	r6, [r7, r4, lsl #2]
   23d4c:	mov	r0, r8
   23d50:	mov	r1, r6
   23d54:	bl	1f6c4 <ftello64@plt+0xdddc>
   23d58:	cmp	r0, #0
   23d5c:	bne	23d88 <ftello64@plt+0x124a0>
   23d60:	mov	r0, r5
   23d64:	mov	r1, r6
   23d68:	bl	1f6c4 <ftello64@plt+0xdddc>
   23d6c:	subs	r1, r0, #1
   23d70:	blt	23d88 <ftello64@plt+0x124a0>
   23d74:	ldr	r2, [r5, #4]
   23d78:	cmp	r2, r0
   23d7c:	subge	r2, r2, #1
   23d80:	strge	r2, [r5, #4]
   23d84:	bgt	23d20 <ftello64@plt+0x12438>
   23d88:	ldr	r0, [sl]
   23d8c:	add	r4, r4, #1
   23d90:	cmp	r4, r0
   23d94:	blt	23d48 <ftello64@plt+0x12460>
   23d98:	ldr	r0, [sp, #32]
   23d9c:	bl	150fc <ftello64@plt+0x3814>
   23da0:	mov	r0, r9
   23da4:	sub	sp, fp, #28
   23da8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23dac:	mov	r4, r0
   23db0:	ldr	r0, [sp, #32]
   23db4:	bl	150fc <ftello64@plt+0x3814>
   23db8:	mov	r9, r4
   23dbc:	b	23da0 <ftello64@plt+0x124b8>
   23dc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23dc4:	add	fp, sp, #28
   23dc8:	sub	sp, sp, #20
   23dcc:	mov	r6, r1
   23dd0:	mov	r1, r3
   23dd4:	str	r2, [sp, #12]
   23dd8:	mov	r7, r0
   23ddc:	str	r3, [sp, #16]
   23de0:	bl	210d8 <ftello64@plt+0xf7f0>
   23de4:	ldr	r1, [fp, #12]
   23de8:	str	r0, [sp, #8]
   23dec:	mov	r0, r7
   23df0:	bl	210d8 <ftello64@plt+0xf7f0>
   23df4:	mov	r4, r0
   23df8:	ldr	r0, [r6, #4]
   23dfc:	cmp	r0, #1
   23e00:	blt	23e84 <ftello64@plt+0x1259c>
   23e04:	ldr	sl, [r7, #84]	; 0x54
   23e08:	mov	r5, #0
   23e0c:	ldr	r0, [r6, #8]
   23e10:	ldr	r2, [r7, #116]	; 0x74
   23e14:	ldr	r3, [sp, #12]
   23e18:	ldr	r1, [r0, r5, lsl #2]
   23e1c:	add	r0, r1, r1, lsl #1
   23e20:	ldr	r0, [r2, r0, lsl #3]
   23e24:	ldr	r2, [sl]
   23e28:	ldr	r9, [r2, r0, lsl #3]
   23e2c:	ldr	r0, [sp, #16]
   23e30:	str	r0, [sp]
   23e34:	ldr	r0, [sp, #8]
   23e38:	mov	r2, r9
   23e3c:	str	r0, [sp, #4]
   23e40:	mov	r0, r7
   23e44:	bl	23e98 <ftello64@plt+0x125b0>
   23e48:	mov	r8, r0
   23e4c:	ldr	r0, [r6, #8]
   23e50:	ldr	r3, [fp, #8]
   23e54:	mov	r2, r9
   23e58:	ldr	r1, [r0, r5, lsl #2]
   23e5c:	ldr	r0, [fp, #12]
   23e60:	stm	sp, {r0, r4}
   23e64:	mov	r0, r7
   23e68:	bl	23e98 <ftello64@plt+0x125b0>
   23e6c:	cmp	r0, r8
   23e70:	bne	23e8c <ftello64@plt+0x125a4>
   23e74:	ldr	r0, [r6, #4]
   23e78:	add	r5, r5, #1
   23e7c:	cmp	r5, r0
   23e80:	blt	23e0c <ftello64@plt+0x12524>
   23e84:	mov	r0, #0
   23e88:	b	23e90 <ftello64@plt+0x125a8>
   23e8c:	mov	r0, #1
   23e90:	sub	sp, fp, #28
   23e94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23e98:	push	{r4, r5, fp, lr}
   23e9c:	add	fp, sp, #8
   23ea0:	sub	sp, sp, #8
   23ea4:	ldr	r4, [r0, #116]	; 0x74
   23ea8:	add	r1, r1, r1, lsl #1
   23eac:	ldr	lr, [fp, #8]
   23eb0:	add	r4, r4, r1, lsl #3
   23eb4:	mvn	r1, #0
   23eb8:	ldr	ip, [r4, #8]
   23ebc:	cmp	ip, lr
   23ec0:	bgt	23f10 <ftello64@plt+0x12628>
   23ec4:	ldr	r4, [r4, #12]
   23ec8:	mov	r1, #1
   23ecc:	cmp	r4, lr
   23ed0:	blt	23f10 <ftello64@plt+0x12628>
   23ed4:	sub	r1, r4, lr
   23ed8:	mov	r5, #1
   23edc:	cmp	ip, lr
   23ee0:	clz	r1, r1
   23ee4:	lsr	r4, r1, #5
   23ee8:	lsl	r1, r4, #1
   23eec:	orreq	r1, r5, r4, lsl #1
   23ef0:	cmp	r1, #0
   23ef4:	beq	23f0c <ftello64@plt+0x12624>
   23ef8:	ldr	r5, [fp, #12]
   23efc:	str	r5, [sp]
   23f00:	bl	23f1c <ftello64@plt+0x12634>
   23f04:	sub	sp, fp, #8
   23f08:	pop	{r4, r5, fp, pc}
   23f0c:	mov	r1, #0
   23f10:	mov	r0, r1
   23f14:	sub	sp, fp, #8
   23f18:	pop	{r4, r5, fp, pc}
   23f1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23f20:	add	fp, sp, #28
   23f24:	sub	sp, sp, #36	; 0x24
   23f28:	ldr	r4, [r0, #84]	; 0x54
   23f2c:	mov	r7, r0
   23f30:	mov	r5, r1
   23f34:	add	r1, r3, r3, lsl #1
   23f38:	str	r3, [sp, #32]
   23f3c:	ldr	r0, [r4, #24]
   23f40:	add	r1, r0, r1, lsl #2
   23f44:	mov	lr, r1
   23f48:	ldr	r0, [lr, #4]!
   23f4c:	cmp	r0, #1
   23f50:	blt	240ec <ftello64@plt+0x12804>
   23f54:	mov	ip, #1
   23f58:	mov	r6, r2
   23f5c:	and	r3, r5, #2
   23f60:	mov	sl, #0
   23f64:	mvn	r2, ip, lsl r2
   23f68:	cmp	r6, #31
   23f6c:	str	r3, [sp, #16]
   23f70:	str	r2, [sp, #24]
   23f74:	lsl	r2, ip, r6
   23f78:	and	ip, r5, #1
   23f7c:	str	r2, [sp, #28]
   23f80:	mov	r2, #0
   23f84:	str	ip, [sp, #12]
   23f88:	movwgt	r2, #1
   23f8c:	orr	r2, r2, r3, lsr #1
   23f90:	add	r3, r1, #8
   23f94:	str	r2, [sp, #20]
   23f98:	stmib	sp, {r3, lr}
   23f9c:	ldr	r1, [r3]
   23fa0:	ldr	r9, [r1, sl, lsl #2]
   23fa4:	ldr	r1, [r4]
   23fa8:	add	r2, r1, r9, lsl #3
   23fac:	ldrb	r2, [r2, #4]
   23fb0:	cmp	r2, #9
   23fb4:	beq	240b0 <ftello64@plt+0x127c8>
   23fb8:	cmp	r2, #8
   23fbc:	beq	240cc <ftello64@plt+0x127e4>
   23fc0:	cmp	r2, #4
   23fc4:	bne	240e0 <ftello64@plt+0x127f8>
   23fc8:	ldr	r1, [fp, #8]
   23fcc:	cmn	r1, #1
   23fd0:	beq	240e0 <ftello64@plt+0x127f8>
   23fd4:	ldr	r1, [fp, #8]
   23fd8:	ldr	r0, [r7, #116]	; 0x74
   23fdc:	add	r1, r1, r1, lsl #1
   23fe0:	add	r0, r0, r1, lsl #3
   23fe4:	add	r8, r0, #16
   23fe8:	ldr	r0, [r8, #-16]
   23fec:	cmp	r0, r9
   23ff0:	bne	2408c <ftello64@plt+0x127a4>
   23ff4:	cmp	r6, #31
   23ff8:	bgt	2400c <ftello64@plt+0x12724>
   23ffc:	ldr	r0, [r8]
   24000:	ldr	r1, [sp, #28]
   24004:	tst	r0, r1
   24008:	beq	2408c <ftello64@plt+0x127a4>
   2400c:	ldr	r0, [r4, #20]
   24010:	add	r1, r9, r9, lsl #1
   24014:	add	r0, r0, r1, lsl #2
   24018:	ldr	r0, [r0, #8]
   2401c:	ldr	r3, [r0]
   24020:	ldr	r0, [sp, #32]
   24024:	cmp	r3, r0
   24028:	beq	240f4 <ftello64@plt+0x1280c>
   2402c:	ldr	r0, [fp, #8]
   24030:	mov	r1, r5
   24034:	mov	r2, r6
   24038:	str	r0, [sp]
   2403c:	mov	r0, r7
   24040:	bl	23f1c <ftello64@plt+0x12634>
   24044:	cmp	r0, #0
   24048:	beq	24060 <ftello64@plt+0x12778>
   2404c:	cmn	r0, #1
   24050:	beq	2410c <ftello64@plt+0x12824>
   24054:	cmp	r6, #31
   24058:	ble	2407c <ftello64@plt+0x12794>
   2405c:	b	2408c <ftello64@plt+0x127a4>
   24060:	ldr	r0, [sp, #20]
   24064:	cmp	r0, #0
   24068:	beq	2407c <ftello64@plt+0x12794>
   2406c:	ldr	r0, [sp, #16]
   24070:	cmp	r0, #0
   24074:	beq	2408c <ftello64@plt+0x127a4>
   24078:	b	24100 <ftello64@plt+0x12818>
   2407c:	ldr	r0, [r8]
   24080:	ldr	r1, [sp, #24]
   24084:	and	r0, r0, r1
   24088:	str	r0, [r8]
   2408c:	ldrb	r0, [r8, #4]
   24090:	add	r8, r8, #24
   24094:	cmp	r0, #0
   24098:	bne	23fe8 <ftello64@plt+0x12700>
   2409c:	ldr	lr, [sp, #8]
   240a0:	ldr	ip, [sp, #12]
   240a4:	ldr	r3, [sp, #4]
   240a8:	ldr	r0, [lr]
   240ac:	b	240e0 <ftello64@plt+0x127f8>
   240b0:	ldr	r2, [sp, #16]
   240b4:	cmp	r2, #0
   240b8:	beq	240e0 <ftello64@plt+0x127f8>
   240bc:	ldr	r1, [r1, r9, lsl #3]
   240c0:	cmp	r1, r6
   240c4:	bne	240e0 <ftello64@plt+0x127f8>
   240c8:	b	24100 <ftello64@plt+0x12818>
   240cc:	cmp	ip, #0
   240d0:	beq	240e0 <ftello64@plt+0x127f8>
   240d4:	ldr	r1, [r1, r9, lsl #3]
   240d8:	cmp	r1, r6
   240dc:	beq	24108 <ftello64@plt+0x12820>
   240e0:	add	sl, sl, #1
   240e4:	cmp	sl, r0
   240e8:	blt	23f9c <ftello64@plt+0x126b4>
   240ec:	ubfx	r0, r5, #1, #1
   240f0:	b	2410c <ftello64@plt+0x12824>
   240f4:	ldr	r0, [sp, #12]
   240f8:	rsb	r0, r0, #0
   240fc:	b	2410c <ftello64@plt+0x12824>
   24100:	mov	r0, #0
   24104:	b	2410c <ftello64@plt+0x12824>
   24108:	mvn	r0, #0
   2410c:	sub	sp, fp, #28
   24110:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24114:	cmp	r0, #0
   24118:	bxeq	lr
   2411c:	push	{r4, r5, r6, sl, fp, lr}
   24120:	add	fp, sp, #16
   24124:	ldr	r1, [r0]
   24128:	mov	r4, r0
   2412c:	ldr	r0, [r0, #8]
   24130:	cmp	r1, #1
   24134:	blt	24174 <ftello64@plt+0x1288c>
   24138:	mov	r5, #0
   2413c:	mov	r6, #0
   24140:	add	r0, r0, r5
   24144:	ldr	r0, [r0, #20]
   24148:	bl	150fc <ftello64@plt+0x3814>
   2414c:	ldr	r0, [r4, #8]
   24150:	add	r0, r0, r5
   24154:	ldr	r0, [r0, #8]
   24158:	bl	150fc <ftello64@plt+0x3814>
   2415c:	ldr	r1, [r4]
   24160:	ldr	r0, [r4, #8]
   24164:	add	r6, r6, #1
   24168:	add	r5, r5, #24
   2416c:	cmp	r6, r1
   24170:	blt	24140 <ftello64@plt+0x12858>
   24174:	pop	{r4, r5, r6, sl, fp, lr}
   24178:	b	150fc <ftello64@plt+0x3814>
   2417c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   24180:	add	fp, sp, #24
   24184:	mov	r4, r0
   24188:	mvn	r0, #0
   2418c:	cmp	r4, #0
   24190:	beq	24230 <ftello64@plt+0x12948>
   24194:	mov	r5, r2
   24198:	ldr	r2, [r4]
   2419c:	cmp	r2, #0
   241a0:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   241a4:	sub	r0, r2, #1
   241a8:	ldr	r9, [fp, #12]
   241ac:	ldr	r8, [fp, #8]
   241b0:	lsl	r7, r5, #3
   241b4:	str	r0, [r4]
   241b8:	add	r6, r0, r0, lsl #1
   241bc:	ldr	r2, [r4, #8]
   241c0:	ldr	r0, [r2, r6, lsl #3]!
   241c4:	str	r0, [r1]
   241c8:	mov	r0, r3
   241cc:	ldr	r1, [r2, #8]
   241d0:	mov	r2, r7
   241d4:	bl	115c4 <memcpy@plt>
   241d8:	ldr	r0, [r4, #8]
   241dc:	mov	r2, r7
   241e0:	add	r0, r0, r6, lsl #3
   241e4:	ldr	r0, [r0, #8]
   241e8:	add	r1, r0, r5, lsl #3
   241ec:	mov	r0, r8
   241f0:	bl	115c4 <memcpy@plt>
   241f4:	ldr	r0, [r9, #8]
   241f8:	bl	150fc <ftello64@plt+0x3814>
   241fc:	ldr	r0, [r4, #8]
   24200:	add	r0, r0, r6, lsl #3
   24204:	ldr	r0, [r0, #8]
   24208:	bl	150fc <ftello64@plt+0x3814>
   2420c:	ldr	r0, [r4, #8]
   24210:	add	r0, r0, r6, lsl #3
   24214:	vldr	d16, [r0, #12]
   24218:	ldr	r0, [r0, #20]
   2421c:	str	r0, [r9, #8]
   24220:	vstr	d16, [r9]
   24224:	ldr	r0, [r4, #8]
   24228:	add	r0, r0, r6, lsl #3
   2422c:	ldr	r0, [r0, #4]
   24230:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   24234:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   24238:	add	fp, sp, #24
   2423c:	sub	sp, sp, #64	; 0x40
   24240:	mov	r5, r1
   24244:	bl	11624 <strdup@plt>
   24248:	cmp	r0, #0
   2424c:	beq	244f8 <ftello64@plt+0x12c10>
   24250:	mov	r4, r0
   24254:	bl	11684 <__ctype_get_mb_cur_max@plt>
   24258:	cmp	r0, #2
   2425c:	bcc	24448 <ftello64@plt+0x12b60>
   24260:	cmp	r5, #0
   24264:	beq	24308 <ftello64@plt+0x12a20>
   24268:	mov	r0, r4
   2426c:	str	r4, [sp, #24]
   24270:	bl	11750 <strlen@plt>
   24274:	mov	r7, #0
   24278:	add	r1, r4, r0
   2427c:	cmp	r0, #1
   24280:	mov	r6, r4
   24284:	str	r7, [sp, #16]
   24288:	str	r7, [sp, #12]
   2428c:	strb	r7, [sp, #8]
   24290:	strb	r7, [sp, #20]
   24294:	str	r1, [sp, #4]
   24298:	blt	242e8 <ftello64@plt+0x12a00>
   2429c:	add	r6, sp, #4
   242a0:	mov	r0, r6
   242a4:	bl	2599c <ftello64@plt+0x140b4>
   242a8:	ldrb	r0, [sp, #32]
   242ac:	cmp	r0, #0
   242b0:	beq	242e4 <ftello64@plt+0x129fc>
   242b4:	ldr	r0, [sp, #36]	; 0x24
   242b8:	bl	11744 <iswspace@plt>
   242bc:	cmp	r0, #0
   242c0:	beq	242e4 <ftello64@plt+0x129fc>
   242c4:	strb	r7, [sp, #20]
   242c8:	ldr	r1, [sp, #24]
   242cc:	ldr	r2, [sp, #28]
   242d0:	ldr	r0, [sp, #4]
   242d4:	add	r1, r1, r2
   242d8:	cmp	r1, r0
   242dc:	str	r1, [sp, #24]
   242e0:	bcc	242a0 <ftello64@plt+0x129b8>
   242e4:	ldr	r6, [sp, #24]
   242e8:	mov	r0, r6
   242ec:	bl	11750 <strlen@plt>
   242f0:	add	r2, r0, #1
   242f4:	mov	r0, r4
   242f8:	mov	r1, r6
   242fc:	bl	11588 <memmove@plt>
   24300:	cmp	r5, #1
   24304:	beq	244ec <ftello64@plt+0x12c04>
   24308:	add	r0, sp, #4
   2430c:	str	r4, [sp, #24]
   24310:	add	r5, r0, #8
   24314:	mov	r0, r4
   24318:	bl	11750 <strlen@plt>
   2431c:	mov	r6, #0
   24320:	cmp	r0, #1
   24324:	add	r1, r4, r0
   24328:	strb	r6, [sp, #8]
   2432c:	str	r1, [sp, #4]
   24330:	str	r6, [r5]
   24334:	str	r6, [r5, #4]
   24338:	strb	r6, [sp, #20]
   2433c:	blt	244ec <ftello64@plt+0x12c04>
   24340:	add	r5, sp, #4
   24344:	mov	r7, #0
   24348:	b	2436c <ftello64@plt+0x12a84>
   2434c:	ldrb	r0, [sp, #32]
   24350:	cmp	r0, #0
   24354:	beq	24418 <ftello64@plt+0x12b30>
   24358:	ldr	r0, [sp, #36]	; 0x24
   2435c:	bl	11744 <iswspace@plt>
   24360:	cmp	r0, #0
   24364:	movne	r7, #1
   24368:	b	24418 <ftello64@plt+0x12b30>
   2436c:	mov	r0, r5
   24370:	bl	2599c <ftello64@plt+0x140b4>
   24374:	cmp	r7, #1
   24378:	beq	243ac <ftello64@plt+0x12ac4>
   2437c:	cmp	r7, #0
   24380:	bne	243f4 <ftello64@plt+0x12b0c>
   24384:	ldrb	r0, [sp, #32]
   24388:	mov	r7, #1
   2438c:	cmp	r0, #0
   24390:	beq	24418 <ftello64@plt+0x12b30>
   24394:	ldr	r0, [sp, #36]	; 0x24
   24398:	bl	11744 <iswspace@plt>
   2439c:	cmp	r0, #0
   243a0:	beq	2434c <ftello64@plt+0x12a64>
   243a4:	mov	r7, #0
   243a8:	b	24418 <ftello64@plt+0x12b30>
   243ac:	ldrb	r0, [sp, #32]
   243b0:	mov	r7, #1
   243b4:	cmp	r0, #0
   243b8:	beq	24418 <ftello64@plt+0x12b30>
   243bc:	ldr	r0, [sp, #36]	; 0x24
   243c0:	bl	11744 <iswspace@plt>
   243c4:	cmp	r0, #0
   243c8:	beq	24418 <ftello64@plt+0x12b30>
   243cc:	ldrb	r0, [sp, #32]
   243d0:	cmp	r0, #0
   243d4:	beq	24414 <ftello64@plt+0x12b2c>
   243d8:	ldr	r0, [sp, #36]	; 0x24
   243dc:	bl	11744 <iswspace@plt>
   243e0:	cmp	r0, #0
   243e4:	beq	24414 <ftello64@plt+0x12b2c>
   243e8:	ldr	r8, [sp, #24]
   243ec:	mov	r7, #2
   243f0:	b	24418 <ftello64@plt+0x12b30>
   243f4:	ldrb	r0, [sp, #32]
   243f8:	cmp	r0, #0
   243fc:	beq	24414 <ftello64@plt+0x12b2c>
   24400:	ldr	r0, [sp, #36]	; 0x24
   24404:	bl	11744 <iswspace@plt>
   24408:	mov	r7, #2
   2440c:	cmp	r0, #0
   24410:	bne	24418 <ftello64@plt+0x12b30>
   24414:	mov	r7, #1
   24418:	strb	r6, [sp, #20]
   2441c:	ldr	r1, [sp, #24]
   24420:	ldr	r2, [sp, #28]
   24424:	ldr	r0, [sp, #4]
   24428:	add	r1, r1, r2
   2442c:	cmp	r1, r0
   24430:	str	r1, [sp, #24]
   24434:	bcc	2436c <ftello64@plt+0x12a84>
   24438:	cmp	r7, #2
   2443c:	moveq	r0, #0
   24440:	strbeq	r0, [r8]
   24444:	b	244ec <ftello64@plt+0x12c04>
   24448:	cmp	r5, #0
   2444c:	beq	244a8 <ftello64@plt+0x12bc0>
   24450:	ldrb	r7, [r4]
   24454:	mov	r6, r4
   24458:	cmp	r7, #0
   2445c:	beq	24488 <ftello64@plt+0x12ba0>
   24460:	bl	1172c <__ctype_b_loc@plt>
   24464:	ldr	r0, [r0]
   24468:	mov	r6, r4
   2446c:	uxtb	r1, r7
   24470:	add	r1, r0, r1, lsl #1
   24474:	ldrb	r1, [r1, #1]
   24478:	tst	r1, #32
   2447c:	ldrbne	r7, [r6, #1]!
   24480:	cmpne	r7, #0
   24484:	bne	2446c <ftello64@plt+0x12b84>
   24488:	mov	r0, r6
   2448c:	bl	11750 <strlen@plt>
   24490:	add	r2, r0, #1
   24494:	mov	r0, r4
   24498:	mov	r1, r6
   2449c:	bl	11588 <memmove@plt>
   244a0:	cmp	r5, #1
   244a4:	beq	244ec <ftello64@plt+0x12c04>
   244a8:	mov	r0, r4
   244ac:	bl	11750 <strlen@plt>
   244b0:	add	r0, r4, r0
   244b4:	sub	r5, r0, #1
   244b8:	cmp	r5, r4
   244bc:	bcc	244ec <ftello64@plt+0x12c04>
   244c0:	bl	1172c <__ctype_b_loc@plt>
   244c4:	mov	r1, #0
   244c8:	ldrb	r2, [r5]
   244cc:	ldr	r3, [r0]
   244d0:	add	r2, r3, r2, lsl #1
   244d4:	ldrb	r2, [r2, #1]
   244d8:	tst	r2, #32
   244dc:	beq	244ec <ftello64@plt+0x12c04>
   244e0:	strb	r1, [r5], #-1
   244e4:	cmp	r5, r4
   244e8:	bcs	244c8 <ftello64@plt+0x12be0>
   244ec:	mov	r0, r4
   244f0:	sub	sp, fp, #24
   244f4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   244f8:	bl	24e08 <ftello64@plt+0x13520>
   244fc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   24500:	add	fp, sp, #24
   24504:	sub	sp, sp, #32
   24508:	ldr	r6, [fp, #12]
   2450c:	ldr	r7, [fp, #8]
   24510:	mov	r4, r2
   24514:	mov	r8, r0
   24518:	cmp	r1, #0
   2451c:	beq	24544 <ftello64@plt+0x12c5c>
   24520:	movw	r2, #33711	; 0x83af
   24524:	mov	r5, r1
   24528:	str	r3, [sp, #4]
   2452c:	str	r4, [sp]
   24530:	mov	r0, r8
   24534:	mov	r1, #1
   24538:	movt	r2, #2
   2453c:	mov	r3, r5
   24540:	b	2455c <ftello64@plt+0x12c74>
   24544:	movw	r2, #33723	; 0x83bb
   24548:	str	r3, [sp]
   2454c:	mov	r0, r8
   24550:	mov	r1, #1
   24554:	mov	r3, r4
   24558:	movt	r2, #2
   2455c:	bl	117d4 <__fprintf_chk@plt>
   24560:	movw	r1, #33730	; 0x83c2
   24564:	mov	r0, #0
   24568:	mov	r2, #5
   2456c:	movt	r1, #2
   24570:	bl	11618 <dcgettext@plt>
   24574:	movw	r2, #34448	; 0x8690
   24578:	mov	r3, r0
   2457c:	movw	r0, #2022	; 0x7e6
   24580:	mov	r1, #1
   24584:	str	r0, [sp]
   24588:	movt	r2, #2
   2458c:	mov	r0, r8
   24590:	bl	117d4 <__fprintf_chk@plt>
   24594:	movw	r4, #30247	; 0x7627
   24598:	mov	r1, r8
   2459c:	movt	r4, #2
   245a0:	mov	r0, r4
   245a4:	bl	11504 <fputs_unlocked@plt>
   245a8:	movw	r1, #33734	; 0x83c6
   245ac:	mov	r0, #0
   245b0:	mov	r2, #5
   245b4:	movt	r1, #2
   245b8:	bl	11618 <dcgettext@plt>
   245bc:	movw	r3, #33905	; 0x8471
   245c0:	mov	r2, r0
   245c4:	mov	r0, r8
   245c8:	mov	r1, #1
   245cc:	movt	r3, #2
   245d0:	bl	117d4 <__fprintf_chk@plt>
   245d4:	mov	r0, r4
   245d8:	mov	r1, r8
   245dc:	bl	11504 <fputs_unlocked@plt>
   245e0:	cmp	r6, #9
   245e4:	bhi	24648 <ftello64@plt+0x12d60>
   245e8:	add	r0, pc, #0
   245ec:	ldr	pc, [r0, r6, lsl #2]
   245f0:	andeq	r4, r2, r0, lsr #16
   245f4:	andeq	r4, r2, r8, lsl r6
   245f8:	andeq	r4, r2, r4, asr r6
   245fc:	andeq	r4, r2, ip, ror r6
   24600:	andeq	r4, r2, r4, lsr #13
   24604:	andeq	r4, r2, ip, asr #13
   24608:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   2460c:	andeq	r4, r2, ip, lsr #14
   24610:	andeq	r4, r2, ip, asr #15
   24614:	andeq	r4, r2, r4, ror r7
   24618:	movw	r1, #33939	; 0x8493
   2461c:	mov	r0, #0
   24620:	mov	r2, #5
   24624:	movt	r1, #2
   24628:	bl	11618 <dcgettext@plt>
   2462c:	ldr	r3, [r7]
   24630:	mov	r2, r0
   24634:	mov	r0, r8
   24638:	mov	r1, #1
   2463c:	sub	sp, fp, #24
   24640:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   24644:	b	117d4 <__fprintf_chk@plt>
   24648:	movw	r1, #34258	; 0x85d2
   2464c:	movt	r1, #2
   24650:	b	2477c <ftello64@plt+0x12e94>
   24654:	movw	r1, #33955	; 0x84a3
   24658:	mov	r0, #0
   2465c:	mov	r2, #5
   24660:	movt	r1, #2
   24664:	bl	11618 <dcgettext@plt>
   24668:	mov	r2, r0
   2466c:	ldr	r3, [r7]
   24670:	ldr	r0, [r7, #4]
   24674:	str	r0, [sp]
   24678:	b	24768 <ftello64@plt+0x12e80>
   2467c:	movw	r1, #33978	; 0x84ba
   24680:	mov	r0, #0
   24684:	mov	r2, #5
   24688:	movt	r1, #2
   2468c:	bl	11618 <dcgettext@plt>
   24690:	ldr	r3, [r7]
   24694:	mov	r2, r0
   24698:	ldmib	r7, {r0, r1}
   2469c:	stm	sp, {r0, r1}
   246a0:	b	24768 <ftello64@plt+0x12e80>
   246a4:	movw	r1, #34006	; 0x84d6
   246a8:	mov	r0, #0
   246ac:	mov	r2, #5
   246b0:	movt	r1, #2
   246b4:	bl	11618 <dcgettext@plt>
   246b8:	ldr	r3, [r7]
   246bc:	mov	r2, r0
   246c0:	ldmib	r7, {r0, r1, r7}
   246c4:	stm	sp, {r0, r1, r7}
   246c8:	b	24768 <ftello64@plt+0x12e80>
   246cc:	movw	r1, #34038	; 0x84f6
   246d0:	mov	r0, #0
   246d4:	mov	r2, #5
   246d8:	movt	r1, #2
   246dc:	bl	11618 <dcgettext@plt>
   246e0:	ldr	r3, [r7]
   246e4:	mov	r2, r0
   246e8:	ldmib	r7, {r0, r1, r6, r7}
   246ec:	stm	sp, {r0, r1, r6, r7}
   246f0:	b	24768 <ftello64@plt+0x12e80>
   246f4:	movw	r1, #34074	; 0x851a
   246f8:	mov	r0, #0
   246fc:	mov	r2, #5
   24700:	movt	r1, #2
   24704:	bl	11618 <dcgettext@plt>
   24708:	ldr	r3, [r7]
   2470c:	mov	r2, r0
   24710:	ldmib	r7, {r0, r1, r6}
   24714:	ldr	r5, [r7, #16]
   24718:	ldr	r7, [r7, #20]
   2471c:	stm	sp, {r0, r1, r6}
   24720:	str	r5, [sp, #12]
   24724:	str	r7, [sp, #16]
   24728:	b	24768 <ftello64@plt+0x12e80>
   2472c:	movw	r1, #34114	; 0x8542
   24730:	mov	r0, #0
   24734:	mov	r2, #5
   24738:	movt	r1, #2
   2473c:	bl	11618 <dcgettext@plt>
   24740:	ldr	r3, [r7]
   24744:	mov	r2, r0
   24748:	ldmib	r7, {r0, r1, r6}
   2474c:	ldr	r5, [r7, #16]
   24750:	ldr	r4, [r7, #20]
   24754:	ldr	r7, [r7, #24]
   24758:	stm	sp, {r0, r1, r6}
   2475c:	str	r5, [sp, #12]
   24760:	str	r4, [sp, #16]
   24764:	str	r7, [sp, #20]
   24768:	mov	r0, r8
   2476c:	mov	r1, #1
   24770:	b	2481c <ftello64@plt+0x12f34>
   24774:	movw	r1, #34206	; 0x859e
   24778:	movt	r1, #2
   2477c:	mov	r0, #0
   24780:	mov	r2, #5
   24784:	bl	11618 <dcgettext@plt>
   24788:	mov	ip, r0
   2478c:	ldr	r3, [r7]
   24790:	ldr	r0, [r7, #4]
   24794:	ldr	r1, [r7, #8]
   24798:	ldr	r6, [r7, #12]
   2479c:	ldr	r5, [r7, #16]
   247a0:	ldr	r4, [r7, #20]
   247a4:	ldr	r2, [r7, #24]
   247a8:	ldr	lr, [r7, #28]
   247ac:	ldr	r7, [r7, #32]
   247b0:	stm	sp, {r0, r1, r6}
   247b4:	str	r5, [sp, #12]
   247b8:	str	r4, [sp, #16]
   247bc:	str	r2, [sp, #20]
   247c0:	str	lr, [sp, #24]
   247c4:	str	r7, [sp, #28]
   247c8:	b	24810 <ftello64@plt+0x12f28>
   247cc:	movw	r1, #34158	; 0x856e
   247d0:	mov	r0, #0
   247d4:	mov	r2, #5
   247d8:	movt	r1, #2
   247dc:	bl	11618 <dcgettext@plt>
   247e0:	mov	ip, r0
   247e4:	ldr	r3, [r7]
   247e8:	ldmib	r7, {r0, r1, r6}
   247ec:	ldr	r5, [r7, #16]
   247f0:	ldr	r4, [r7, #20]
   247f4:	ldr	r2, [r7, #24]
   247f8:	ldr	r7, [r7, #28]
   247fc:	stm	sp, {r0, r1, r6}
   24800:	str	r5, [sp, #12]
   24804:	str	r4, [sp, #16]
   24808:	str	r2, [sp, #20]
   2480c:	str	r7, [sp, #24]
   24810:	mov	r0, r8
   24814:	mov	r1, #1
   24818:	mov	r2, ip
   2481c:	bl	117d4 <__fprintf_chk@plt>
   24820:	sub	sp, fp, #24
   24824:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   24828:	push	{r4, sl, fp, lr}
   2482c:	add	fp, sp, #8
   24830:	sub	sp, sp, #8
   24834:	ldr	ip, [fp, #8]
   24838:	mov	lr, #0
   2483c:	ldr	r4, [ip, lr, lsl #2]
   24840:	add	lr, lr, #1
   24844:	cmp	r4, #0
   24848:	bne	2483c <ftello64@plt+0x12f54>
   2484c:	sub	r4, lr, #1
   24850:	str	ip, [sp]
   24854:	str	r4, [sp, #4]
   24858:	bl	244fc <ftello64@plt+0x12c14>
   2485c:	sub	sp, fp, #8
   24860:	pop	{r4, sl, fp, pc}
   24864:	push	{r4, r5, fp, lr}
   24868:	add	fp, sp, #8
   2486c:	sub	sp, sp, #48	; 0x30
   24870:	ldr	r4, [fp, #8]
   24874:	mov	ip, #0
   24878:	add	lr, sp, #8
   2487c:	ldr	r5, [r4]
   24880:	cmp	r5, #0
   24884:	str	r5, [lr, ip, lsl #2]
   24888:	beq	2489c <ftello64@plt+0x12fb4>
   2488c:	add	ip, ip, #1
   24890:	add	r4, r4, #4
   24894:	cmp	ip, #10
   24898:	bcc	2487c <ftello64@plt+0x12f94>
   2489c:	str	lr, [sp]
   248a0:	str	ip, [sp, #4]
   248a4:	bl	244fc <ftello64@plt+0x12c14>
   248a8:	sub	sp, fp, #8
   248ac:	pop	{r4, r5, fp, pc}
   248b0:	push	{fp, lr}
   248b4:	mov	fp, sp
   248b8:	sub	sp, sp, #8
   248bc:	add	ip, fp, #8
   248c0:	str	ip, [sp, #4]
   248c4:	str	ip, [sp]
   248c8:	bl	24864 <ftello64@plt+0x12f7c>
   248cc:	mov	sp, fp
   248d0:	pop	{fp, pc}
   248d4:	push	{fp, lr}
   248d8:	mov	fp, sp
   248dc:	movw	r0, #37356	; 0x91ec
   248e0:	movt	r0, #3
   248e4:	ldr	r1, [r0]
   248e8:	movw	r0, #30247	; 0x7627
   248ec:	movt	r0, #2
   248f0:	bl	11504 <fputs_unlocked@plt>
   248f4:	movw	r1, #34318	; 0x860e
   248f8:	mov	r0, #0
   248fc:	mov	r2, #5
   24900:	movt	r1, #2
   24904:	bl	11618 <dcgettext@plt>
   24908:	movw	r2, #34338	; 0x8622
   2490c:	mov	r1, r0
   24910:	mov	r0, #1
   24914:	movt	r2, #2
   24918:	bl	117bc <__printf_chk@plt>
   2491c:	movw	r1, #34360	; 0x8638
   24920:	mov	r0, #0
   24924:	mov	r2, #5
   24928:	movt	r1, #2
   2492c:	bl	11618 <dcgettext@plt>
   24930:	movw	r2, #31430	; 0x7ac6
   24934:	movw	r3, #31739	; 0x7bfb
   24938:	mov	r1, r0
   2493c:	mov	r0, #1
   24940:	movt	r2, #2
   24944:	movt	r3, #2
   24948:	bl	117bc <__printf_chk@plt>
   2494c:	movw	r1, #34380	; 0x864c
   24950:	mov	r0, #0
   24954:	mov	r2, #5
   24958:	movt	r1, #2
   2495c:	bl	11618 <dcgettext@plt>
   24960:	movw	r2, #34419	; 0x8673
   24964:	mov	r1, r0
   24968:	mov	r0, #1
   2496c:	movt	r2, #2
   24970:	pop	{fp, lr}
   24974:	b	117bc <__printf_chk@plt>
   24978:	b	2497c <ftello64@plt+0x13094>
   2497c:	push	{r4, r5, r6, sl, fp, lr}
   24980:	add	fp, sp, #16
   24984:	mov	r4, r2
   24988:	mov	r5, r1
   2498c:	mov	r6, r0
   24990:	bl	268bc <ftello64@plt+0x14fd4>
   24994:	cmp	r0, #0
   24998:	popne	{r4, r5, r6, sl, fp, pc}
   2499c:	cmp	r6, #0
   249a0:	beq	249b4 <ftello64@plt+0x130cc>
   249a4:	cmp	r5, #0
   249a8:	cmpne	r4, #0
   249ac:	bne	249b4 <ftello64@plt+0x130cc>
   249b0:	pop	{r4, r5, r6, sl, fp, pc}
   249b4:	bl	24e08 <ftello64@plt+0x13520>
   249b8:	push	{fp, lr}
   249bc:	mov	fp, sp
   249c0:	bl	255b8 <ftello64@plt+0x13cd0>
   249c4:	cmp	r0, #0
   249c8:	popne	{fp, pc}
   249cc:	bl	24e08 <ftello64@plt+0x13520>
   249d0:	push	{fp, lr}
   249d4:	mov	fp, sp
   249d8:	bl	255b8 <ftello64@plt+0x13cd0>
   249dc:	cmp	r0, #0
   249e0:	popne	{fp, pc}
   249e4:	bl	24e08 <ftello64@plt+0x13520>
   249e8:	push	{fp, lr}
   249ec:	mov	fp, sp
   249f0:	bl	255b8 <ftello64@plt+0x13cd0>
   249f4:	cmp	r0, #0
   249f8:	popne	{fp, pc}
   249fc:	bl	24e08 <ftello64@plt+0x13520>
   24a00:	push	{r4, r5, fp, lr}
   24a04:	add	fp, sp, #8
   24a08:	mov	r4, r1
   24a0c:	mov	r5, r0
   24a10:	bl	255e8 <ftello64@plt+0x13d00>
   24a14:	cmp	r0, #0
   24a18:	popne	{r4, r5, fp, pc}
   24a1c:	cmp	r5, #0
   24a20:	beq	24a30 <ftello64@plt+0x13148>
   24a24:	cmp	r4, #0
   24a28:	bne	24a30 <ftello64@plt+0x13148>
   24a2c:	pop	{r4, r5, fp, pc}
   24a30:	bl	24e08 <ftello64@plt+0x13520>
   24a34:	push	{fp, lr}
   24a38:	mov	fp, sp
   24a3c:	cmp	r1, #0
   24a40:	orreq	r1, r1, #1
   24a44:	bl	255e8 <ftello64@plt+0x13d00>
   24a48:	cmp	r0, #0
   24a4c:	popne	{fp, pc}
   24a50:	bl	24e08 <ftello64@plt+0x13520>
   24a54:	push	{fp, lr}
   24a58:	mov	fp, sp
   24a5c:	clz	r3, r2
   24a60:	lsr	ip, r3, #5
   24a64:	clz	r3, r1
   24a68:	lsr	r3, r3, #5
   24a6c:	orrs	r3, r3, ip
   24a70:	movwne	r1, #1
   24a74:	movwne	r2, #1
   24a78:	bl	268bc <ftello64@plt+0x14fd4>
   24a7c:	cmp	r0, #0
   24a80:	popne	{fp, pc}
   24a84:	bl	24e08 <ftello64@plt+0x13520>
   24a88:	push	{fp, lr}
   24a8c:	mov	fp, sp
   24a90:	mov	r2, r1
   24a94:	mov	r1, r0
   24a98:	mov	r0, #0
   24a9c:	bl	268bc <ftello64@plt+0x14fd4>
   24aa0:	cmp	r0, #0
   24aa4:	popne	{fp, pc}
   24aa8:	bl	24e08 <ftello64@plt+0x13520>
   24aac:	mov	r2, r1
   24ab0:	mov	r1, r0
   24ab4:	mov	r0, #0
   24ab8:	b	24a54 <ftello64@plt+0x1316c>
   24abc:	mov	r2, #1
   24ac0:	b	24ac4 <ftello64@plt+0x131dc>
   24ac4:	push	{r4, r5, fp, lr}
   24ac8:	add	fp, sp, #8
   24acc:	ldr	r5, [r1]
   24ad0:	mov	r4, r1
   24ad4:	cmp	r0, #0
   24ad8:	beq	24af0 <ftello64@plt+0x13208>
   24adc:	mov	r1, #1
   24ae0:	add	r1, r1, r5, lsr #1
   24ae4:	adds	r5, r5, r1
   24ae8:	bcc	24b08 <ftello64@plt+0x13220>
   24aec:	bl	24e08 <ftello64@plt+0x13520>
   24af0:	cmp	r5, #0
   24af4:	bne	24b08 <ftello64@plt+0x13220>
   24af8:	mov	r1, #64	; 0x40
   24afc:	cmp	r2, #64	; 0x40
   24b00:	udiv	r5, r1, r2
   24b04:	addhi	r5, r5, #1
   24b08:	mov	r1, r5
   24b0c:	bl	2497c <ftello64@plt+0x13094>
   24b10:	str	r5, [r4]
   24b14:	pop	{r4, r5, fp, pc}
   24b18:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   24b1c:	add	fp, sp, #24
   24b20:	ldr	r6, [r1]
   24b24:	mov	r8, r1
   24b28:	ldr	r4, [fp, #8]
   24b2c:	add	r1, r6, r6, asr #1
   24b30:	cmp	r1, r6
   24b34:	mvnvs	r1, #-2147483648	; 0x80000000
   24b38:	cmp	r1, r3
   24b3c:	mov	r5, r1
   24b40:	movgt	r5, r3
   24b44:	cmn	r3, #1
   24b48:	movle	r5, r1
   24b4c:	cmn	r4, #1
   24b50:	ble	24b70 <ftello64@plt+0x13288>
   24b54:	cmp	r4, #0
   24b58:	beq	24bc4 <ftello64@plt+0x132dc>
   24b5c:	cmn	r5, #1
   24b60:	ble	24b98 <ftello64@plt+0x132b0>
   24b64:	mvn	r7, #-2147483648	; 0x80000000
   24b68:	udiv	r1, r7, r4
   24b6c:	b	24b8c <ftello64@plt+0x132a4>
   24b70:	cmn	r5, #1
   24b74:	ble	24bb4 <ftello64@plt+0x132cc>
   24b78:	cmn	r4, #1
   24b7c:	beq	24bc4 <ftello64@plt+0x132dc>
   24b80:	mov	r1, #-2147483648	; 0x80000000
   24b84:	mvn	r7, #-2147483648	; 0x80000000
   24b88:	sdiv	r1, r1, r4
   24b8c:	cmp	r1, r5
   24b90:	bge	24bc4 <ftello64@plt+0x132dc>
   24b94:	b	24bd4 <ftello64@plt+0x132ec>
   24b98:	beq	24bc4 <ftello64@plt+0x132dc>
   24b9c:	mov	r1, #-2147483648	; 0x80000000
   24ba0:	mvn	r7, #-2147483648	; 0x80000000
   24ba4:	sdiv	r1, r1, r5
   24ba8:	cmp	r1, r4
   24bac:	bge	24bc4 <ftello64@plt+0x132dc>
   24bb0:	b	24bd4 <ftello64@plt+0x132ec>
   24bb4:	mvn	r7, #-2147483648	; 0x80000000
   24bb8:	sdiv	r1, r7, r4
   24bbc:	cmp	r5, r1
   24bc0:	blt	24bd4 <ftello64@plt+0x132ec>
   24bc4:	mul	r1, r5, r4
   24bc8:	mov	r7, #64	; 0x40
   24bcc:	cmp	r1, #63	; 0x3f
   24bd0:	bgt	24bdc <ftello64@plt+0x132f4>
   24bd4:	sdiv	r5, r7, r4
   24bd8:	mul	r1, r5, r4
   24bdc:	cmp	r0, #0
   24be0:	moveq	r7, #0
   24be4:	streq	r7, [r8]
   24be8:	sub	r7, r5, r6
   24bec:	cmp	r7, r2
   24bf0:	bge	24c94 <ftello64@plt+0x133ac>
   24bf4:	add	r5, r6, r2
   24bf8:	mov	r2, #0
   24bfc:	mov	r1, #0
   24c00:	cmp	r5, r3
   24c04:	movwgt	r2, #1
   24c08:	cmn	r3, #1
   24c0c:	movwgt	r1, #1
   24c10:	cmp	r5, r6
   24c14:	bvs	24c7c <ftello64@plt+0x13394>
   24c18:	ands	r1, r1, r2
   24c1c:	bne	24c7c <ftello64@plt+0x13394>
   24c20:	cmn	r4, #1
   24c24:	ble	24c44 <ftello64@plt+0x1335c>
   24c28:	cmp	r4, #0
   24c2c:	beq	24c90 <ftello64@plt+0x133a8>
   24c30:	cmn	r5, #1
   24c34:	ble	24c68 <ftello64@plt+0x13380>
   24c38:	mvn	r1, #-2147483648	; 0x80000000
   24c3c:	udiv	r1, r1, r4
   24c40:	b	24c5c <ftello64@plt+0x13374>
   24c44:	cmn	r5, #1
   24c48:	ble	24c80 <ftello64@plt+0x13398>
   24c4c:	cmn	r4, #1
   24c50:	beq	24c90 <ftello64@plt+0x133a8>
   24c54:	mov	r1, #-2147483648	; 0x80000000
   24c58:	sdiv	r1, r1, r4
   24c5c:	cmp	r1, r5
   24c60:	bge	24c90 <ftello64@plt+0x133a8>
   24c64:	b	24c7c <ftello64@plt+0x13394>
   24c68:	beq	24c90 <ftello64@plt+0x133a8>
   24c6c:	mov	r1, #-2147483648	; 0x80000000
   24c70:	sdiv	r1, r1, r5
   24c74:	cmp	r1, r4
   24c78:	bge	24c90 <ftello64@plt+0x133a8>
   24c7c:	bl	24e08 <ftello64@plt+0x13520>
   24c80:	mvn	r1, #-2147483648	; 0x80000000
   24c84:	sdiv	r1, r1, r4
   24c88:	cmp	r5, r1
   24c8c:	blt	24c7c <ftello64@plt+0x13394>
   24c90:	mul	r1, r5, r4
   24c94:	bl	24a00 <ftello64@plt+0x13118>
   24c98:	str	r5, [r8]
   24c9c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   24ca0:	push	{fp, lr}
   24ca4:	mov	fp, sp
   24ca8:	mov	r1, #1
   24cac:	bl	25564 <ftello64@plt+0x13c7c>
   24cb0:	cmp	r0, #0
   24cb4:	popne	{fp, pc}
   24cb8:	bl	24e08 <ftello64@plt+0x13520>
   24cbc:	push	{fp, lr}
   24cc0:	mov	fp, sp
   24cc4:	bl	25564 <ftello64@plt+0x13c7c>
   24cc8:	cmp	r0, #0
   24ccc:	popne	{fp, pc}
   24cd0:	bl	24e08 <ftello64@plt+0x13520>
   24cd4:	push	{fp, lr}
   24cd8:	mov	fp, sp
   24cdc:	mov	r1, #1
   24ce0:	bl	25564 <ftello64@plt+0x13c7c>
   24ce4:	cmp	r0, #0
   24ce8:	popne	{fp, pc}
   24cec:	bl	24e08 <ftello64@plt+0x13520>
   24cf0:	push	{fp, lr}
   24cf4:	mov	fp, sp
   24cf8:	bl	25564 <ftello64@plt+0x13c7c>
   24cfc:	cmp	r0, #0
   24d00:	popne	{fp, pc}
   24d04:	bl	24e08 <ftello64@plt+0x13520>
   24d08:	push	{r4, r5, r6, sl, fp, lr}
   24d0c:	add	fp, sp, #16
   24d10:	mov	r5, r0
   24d14:	mov	r0, r1
   24d18:	mov	r4, r1
   24d1c:	bl	255b8 <ftello64@plt+0x13cd0>
   24d20:	cmp	r0, #0
   24d24:	beq	24d40 <ftello64@plt+0x13458>
   24d28:	mov	r1, r5
   24d2c:	mov	r2, r4
   24d30:	mov	r6, r0
   24d34:	bl	115c4 <memcpy@plt>
   24d38:	mov	r0, r6
   24d3c:	pop	{r4, r5, r6, sl, fp, pc}
   24d40:	bl	24e08 <ftello64@plt+0x13520>
   24d44:	push	{r4, r5, r6, sl, fp, lr}
   24d48:	add	fp, sp, #16
   24d4c:	mov	r5, r0
   24d50:	mov	r0, r1
   24d54:	mov	r4, r1
   24d58:	bl	255b8 <ftello64@plt+0x13cd0>
   24d5c:	cmp	r0, #0
   24d60:	beq	24d7c <ftello64@plt+0x13494>
   24d64:	mov	r1, r5
   24d68:	mov	r2, r4
   24d6c:	mov	r6, r0
   24d70:	bl	115c4 <memcpy@plt>
   24d74:	mov	r0, r6
   24d78:	pop	{r4, r5, r6, sl, fp, pc}
   24d7c:	bl	24e08 <ftello64@plt+0x13520>
   24d80:	push	{r4, r5, r6, sl, fp, lr}
   24d84:	add	fp, sp, #16
   24d88:	mov	r5, r0
   24d8c:	add	r0, r1, #1
   24d90:	mov	r4, r1
   24d94:	bl	255b8 <ftello64@plt+0x13cd0>
   24d98:	cmp	r0, #0
   24d9c:	beq	24dc4 <ftello64@plt+0x134dc>
   24da0:	mov	r6, r0
   24da4:	mov	r0, #0
   24da8:	mov	r1, r5
   24dac:	mov	r2, r4
   24db0:	strb	r0, [r6, r4]
   24db4:	mov	r0, r6
   24db8:	bl	115c4 <memcpy@plt>
   24dbc:	mov	r0, r6
   24dc0:	pop	{r4, r5, r6, sl, fp, pc}
   24dc4:	bl	24e08 <ftello64@plt+0x13520>
   24dc8:	push	{r4, r5, r6, sl, fp, lr}
   24dcc:	add	fp, sp, #16
   24dd0:	mov	r4, r0
   24dd4:	bl	11750 <strlen@plt>
   24dd8:	add	r5, r0, #1
   24ddc:	mov	r0, r5
   24de0:	bl	255b8 <ftello64@plt+0x13cd0>
   24de4:	cmp	r0, #0
   24de8:	beq	24e04 <ftello64@plt+0x1351c>
   24dec:	mov	r1, r4
   24df0:	mov	r2, r5
   24df4:	mov	r6, r0
   24df8:	bl	115c4 <memcpy@plt>
   24dfc:	mov	r0, r6
   24e00:	pop	{r4, r5, r6, sl, fp, pc}
   24e04:	bl	24e08 <ftello64@plt+0x13520>
   24e08:	push	{fp, lr}
   24e0c:	mov	fp, sp
   24e10:	movw	r0, #37256	; 0x9188
   24e14:	movw	r1, #34495	; 0x86bf
   24e18:	mov	r2, #5
   24e1c:	movt	r0, #3
   24e20:	movt	r1, #2
   24e24:	ldr	r4, [r0]
   24e28:	mov	r0, #0
   24e2c:	bl	11618 <dcgettext@plt>
   24e30:	movw	r2, #32822	; 0x8036
   24e34:	mov	r3, r0
   24e38:	mov	r0, r4
   24e3c:	mov	r1, #0
   24e40:	movt	r2, #2
   24e44:	bl	116c0 <error@plt>
   24e48:	bl	118ac <abort@plt>
   24e4c:	push	{r4, sl, fp, lr}
   24e50:	add	fp, sp, #8
   24e54:	sub	sp, sp, #8
   24e58:	ldr	r4, [fp, #8]
   24e5c:	str	r4, [sp]
   24e60:	bl	268f8 <ftello64@plt+0x15010>
   24e64:	mov	r4, r0
   24e68:	cmn	r0, #1
   24e6c:	bgt	24e80 <ftello64@plt+0x13598>
   24e70:	bl	11768 <__errno_location@plt>
   24e74:	ldr	r0, [r0]
   24e78:	cmp	r0, #12
   24e7c:	beq	24e8c <ftello64@plt+0x135a4>
   24e80:	mov	r0, r4
   24e84:	sub	sp, fp, #8
   24e88:	pop	{r4, sl, fp, pc}
   24e8c:	bl	24e08 <ftello64@plt+0x13520>
   24e90:	push	{r4, sl, fp, lr}
   24e94:	add	fp, sp, #8
   24e98:	bl	26b7c <ftello64@plt+0x15294>
   24e9c:	mov	r4, r0
   24ea0:	cmp	r0, #0
   24ea4:	bne	24eb8 <ftello64@plt+0x135d0>
   24ea8:	bl	11768 <__errno_location@plt>
   24eac:	ldr	r0, [r0]
   24eb0:	cmp	r0, #12
   24eb4:	beq	24ec0 <ftello64@plt+0x135d8>
   24eb8:	mov	r0, r4
   24ebc:	pop	{r4, sl, fp, pc}
   24ec0:	bl	24e08 <ftello64@plt+0x13520>
   24ec4:	push	{r4, sl, fp, lr}
   24ec8:	add	fp, sp, #8
   24ecc:	bl	26db4 <ftello64@plt+0x154cc>
   24ed0:	mov	r4, r0
   24ed4:	cmp	r0, #0
   24ed8:	bne	24eec <ftello64@plt+0x13604>
   24edc:	bl	11768 <__errno_location@plt>
   24ee0:	ldr	r0, [r0]
   24ee4:	cmp	r0, #12
   24ee8:	beq	24ef4 <ftello64@plt+0x1360c>
   24eec:	mov	r0, r4
   24ef0:	pop	{r4, sl, fp, pc}
   24ef4:	bl	24e08 <ftello64@plt+0x13520>
   24ef8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24efc:	add	fp, sp, #28
   24f00:	sub	sp, sp, #28
   24f04:	cmp	r2, #37	; 0x25
   24f08:	str	r3, [sp, #12]
   24f0c:	bcs	2541c <ftello64@plt+0x13b34>
   24f10:	ldr	sl, [fp, #8]
   24f14:	mov	r4, r2
   24f18:	mov	r6, r1
   24f1c:	mov	r5, r0
   24f20:	bl	11768 <__errno_location@plt>
   24f24:	add	r8, sp, #24
   24f28:	cmp	r6, #0
   24f2c:	mov	r7, r0
   24f30:	mov	r0, #0
   24f34:	mov	r2, r4
   24f38:	movne	r8, r6
   24f3c:	str	r0, [r7]
   24f40:	mov	r0, r5
   24f44:	mov	r1, r8
   24f48:	bl	117ec <strtoimax@plt>
   24f4c:	str	r1, [sp, #20]
   24f50:	str	r0, [sp, #16]
   24f54:	ldr	r4, [r8]
   24f58:	cmp	r4, r5
   24f5c:	beq	24f88 <ftello64@plt+0x136a0>
   24f60:	mov	r6, r0
   24f64:	ldr	r0, [r7]
   24f68:	mov	r9, r1
   24f6c:	cmp	r0, #0
   24f70:	beq	24fc4 <ftello64@plt+0x136dc>
   24f74:	mov	r7, #4
   24f78:	cmp	r0, #34	; 0x22
   24f7c:	bne	25410 <ftello64@plt+0x13b28>
   24f80:	mov	r7, #1
   24f84:	b	24fc8 <ftello64@plt+0x136e0>
   24f88:	cmp	sl, #0
   24f8c:	mov	r7, #4
   24f90:	ldrbne	r1, [r5]
   24f94:	cmpne	r1, #0
   24f98:	beq	25410 <ftello64@plt+0x13b28>
   24f9c:	mov	r0, sl
   24fa0:	bl	1175c <strchr@plt>
   24fa4:	cmp	r0, #0
   24fa8:	beq	25410 <ftello64@plt+0x13b28>
   24fac:	mov	r9, #0
   24fb0:	mov	r6, #1
   24fb4:	mov	r7, #0
   24fb8:	str	r9, [sp, #20]
   24fbc:	str	r6, [sp, #16]
   24fc0:	b	24fd0 <ftello64@plt+0x136e8>
   24fc4:	mov	r7, r0
   24fc8:	cmp	sl, #0
   24fcc:	beq	25074 <ftello64@plt+0x1378c>
   24fd0:	ldrb	r5, [r4]
   24fd4:	cmp	r5, #0
   24fd8:	beq	2507c <ftello64@plt+0x13794>
   24fdc:	mov	r0, sl
   24fe0:	mov	r1, r5
   24fe4:	bl	1175c <strchr@plt>
   24fe8:	cmp	r0, #0
   24fec:	beq	25084 <ftello64@plt+0x1379c>
   24ff0:	sub	r0, r5, #69	; 0x45
   24ff4:	str	r7, [sp, #4]
   24ff8:	mov	r1, #1
   24ffc:	mov	r7, #1024	; 0x400
   25000:	cmp	r0, #21
   25004:	str	r1, [sp, #8]
   25008:	bhi	25020 <ftello64@plt+0x13738>
   2500c:	movw	r2, #35141	; 0x8945
   25010:	mov	r1, #1
   25014:	movt	r2, #48	; 0x30
   25018:	tst	r2, r1, lsl r0
   2501c:	bne	2503c <ftello64@plt+0x13754>
   25020:	sub	r0, r5, #103	; 0x67
   25024:	cmp	r0, #13
   25028:	bhi	25094 <ftello64@plt+0x137ac>
   2502c:	mov	r1, #1
   25030:	movw	r2, #8273	; 0x2051
   25034:	tst	r2, r1, lsl r0
   25038:	beq	25094 <ftello64@plt+0x137ac>
   2503c:	ldr	r0, [fp, #8]
   25040:	mov	r1, #48	; 0x30
   25044:	bl	1175c <strchr@plt>
   25048:	cmp	r0, #0
   2504c:	beq	25094 <ftello64@plt+0x137ac>
   25050:	ldrb	r0, [r4, #1]
   25054:	ldr	sl, [sp, #12]
   25058:	cmp	r0, #66	; 0x42
   2505c:	cmpne	r0, #68	; 0x44
   25060:	bne	25168 <ftello64@plt+0x13880>
   25064:	mov	r0, #2
   25068:	mov	r7, #1000	; 0x3e8
   2506c:	str	r0, [sp, #8]
   25070:	b	25098 <ftello64@plt+0x137b0>
   25074:	ldr	r0, [sp, #12]
   25078:	b	2508c <ftello64@plt+0x137a4>
   2507c:	ldr	sl, [sp, #12]
   25080:	b	2540c <ftello64@plt+0x13b24>
   25084:	ldr	r0, [sp, #12]
   25088:	orr	r7, r7, #2
   2508c:	stm	r0, {r6, r9}
   25090:	b	25410 <ftello64@plt+0x13b28>
   25094:	ldr	sl, [sp, #12]
   25098:	cmp	r5, #89	; 0x59
   2509c:	bgt	25104 <ftello64@plt+0x1381c>
   250a0:	sub	r0, r5, #66	; 0x42
   250a4:	cmp	r0, #14
   250a8:	bhi	25188 <ftello64@plt+0x138a0>
   250ac:	add	r1, pc, #0
   250b0:	ldr	pc, [r1, r0, lsl #2]
   250b4:	strdeq	r5, [r2], -r0
   250b8:	andeq	r5, r2, r0, lsr #5
   250bc:	andeq	r5, r2, r0, lsr #5
   250c0:			; <UNDEFINED> instruction: 0x000252b0
   250c4:	andeq	r5, r2, r0, lsr #5
   250c8:	andeq	r5, r2, r4, ror #3
   250cc:	andeq	r5, r2, r0, lsr #5
   250d0:	andeq	r5, r2, r0, lsr #5
   250d4:	andeq	r5, r2, r0, lsr #5
   250d8:	andeq	r5, r2, ip, lsl #4
   250dc:	andeq	r5, r2, r0, lsr #5
   250e0:	andeq	r5, r2, r0, lsr #4
   250e4:	andeq	r5, r2, r0, lsr #5
   250e8:	andeq	r5, r2, r0, lsr #5
   250ec:	ldrdeq	r5, [r2], -r8
   250f0:	cmn	r9, #1
   250f4:	ble	25300 <ftello64@plt+0x13a18>
   250f8:	cmp	r9, #2097152	; 0x200000
   250fc:	blt	2532c <ftello64@plt+0x13a44>
   25100:	b	253ac <ftello64@plt+0x13ac4>
   25104:	cmp	r5, #115	; 0x73
   25108:	bgt	251c0 <ftello64@plt+0x138d8>
   2510c:	sub	r0, r5, #98	; 0x62
   25110:	cmp	r0, #11
   25114:	bhi	25270 <ftello64@plt+0x13988>
   25118:	add	r1, pc, #4
   2511c:	mov	r4, #0
   25120:	ldr	pc, [r1, r0, lsl #2]
   25124:	andeq	r5, r2, r4, asr r1
   25128:	andeq	r5, r2, r0, ror #7
   2512c:	andeq	r5, r2, r0, lsr #5
   25130:	andeq	r5, r2, r0, lsr #5
   25134:	andeq	r5, r2, r0, lsr #5
   25138:	andeq	r5, r2, r4, ror #3
   2513c:	andeq	r5, r2, r0, lsr #5
   25140:	andeq	r5, r2, r0, lsr #5
   25144:	andeq	r5, r2, r0, lsr #5
   25148:	andeq	r5, r2, ip, lsl #4
   2514c:	andeq	r5, r2, r0, lsr #5
   25150:	andeq	r5, r2, r0, lsr #4
   25154:	cmn	r9, #1
   25158:	ble	25340 <ftello64@plt+0x13a58>
   2515c:	cmp	r9, #4194304	; 0x400000
   25160:	blt	2536c <ftello64@plt+0x13a84>
   25164:	b	253ac <ftello64@plt+0x13ac4>
   25168:	cmp	r0, #105	; 0x69
   2516c:	bne	25098 <ftello64@plt+0x137b0>
   25170:	ldrb	r0, [r4, #2]
   25174:	mov	r1, #1
   25178:	cmp	r0, #66	; 0x42
   2517c:	movweq	r1, #3
   25180:	str	r1, [sp, #8]
   25184:	b	25098 <ftello64@plt+0x137b0>
   25188:	cmp	r5, #84	; 0x54
   2518c:	beq	25248 <ftello64@plt+0x13960>
   25190:	cmp	r5, #89	; 0x59
   25194:	bne	252a0 <ftello64@plt+0x139b8>
   25198:	mov	r4, #0
   2519c:	mvn	r6, #7
   251a0:	add	r5, sp, #16
   251a4:	mov	r0, r5
   251a8:	mov	r1, r7
   251ac:	bl	2543c <ftello64@plt+0x13b54>
   251b0:	orr	r4, r0, r4
   251b4:	adds	r6, r6, #1
   251b8:	bne	251a4 <ftello64@plt+0x138bc>
   251bc:	b	253e0 <ftello64@plt+0x13af8>
   251c0:	cmp	r5, #116	; 0x74
   251c4:	beq	25248 <ftello64@plt+0x13960>
   251c8:	cmp	r5, #119	; 0x77
   251cc:	bne	252a0 <ftello64@plt+0x139b8>
   251d0:	cmn	r9, #1
   251d4:	ble	25380 <ftello64@plt+0x13a98>
   251d8:	cmp	r9, #1073741824	; 0x40000000
   251dc:	bge	253ac <ftello64@plt+0x13ac4>
   251e0:	b	253c8 <ftello64@plt+0x13ae0>
   251e4:	mov	r4, #0
   251e8:	mvn	r6, #2
   251ec:	add	r5, sp, #16
   251f0:	mov	r0, r5
   251f4:	mov	r1, r7
   251f8:	bl	2543c <ftello64@plt+0x13b54>
   251fc:	orr	r4, r0, r4
   25200:	adds	r6, r6, #1
   25204:	bne	251f0 <ftello64@plt+0x13908>
   25208:	b	253e0 <ftello64@plt+0x13af8>
   2520c:	add	r0, sp, #16
   25210:	mov	r1, r7
   25214:	bl	2543c <ftello64@plt+0x13b54>
   25218:	mov	r4, r0
   2521c:	b	253e0 <ftello64@plt+0x13af8>
   25220:	mov	r4, #0
   25224:	mvn	r6, #1
   25228:	add	r5, sp, #16
   2522c:	mov	r0, r5
   25230:	mov	r1, r7
   25234:	bl	2543c <ftello64@plt+0x13b54>
   25238:	orr	r4, r0, r4
   2523c:	adds	r6, r6, #1
   25240:	bne	2522c <ftello64@plt+0x13944>
   25244:	b	253e0 <ftello64@plt+0x13af8>
   25248:	mov	r4, #0
   2524c:	mvn	r6, #3
   25250:	add	r5, sp, #16
   25254:	mov	r0, r5
   25258:	mov	r1, r7
   2525c:	bl	2543c <ftello64@plt+0x13b54>
   25260:	orr	r4, r0, r4
   25264:	adds	r6, r6, #1
   25268:	bne	25254 <ftello64@plt+0x1396c>
   2526c:	b	253e0 <ftello64@plt+0x13af8>
   25270:	cmp	r5, #90	; 0x5a
   25274:	bne	252a0 <ftello64@plt+0x139b8>
   25278:	mov	r4, #0
   2527c:	mvn	r6, #6
   25280:	add	r5, sp, #16
   25284:	mov	r0, r5
   25288:	mov	r1, r7
   2528c:	bl	2543c <ftello64@plt+0x13b54>
   25290:	orr	r4, r0, r4
   25294:	adds	r6, r6, #1
   25298:	bne	25284 <ftello64@plt+0x1399c>
   2529c:	b	253e0 <ftello64@plt+0x13af8>
   252a0:	stm	sl, {r6, r9}
   252a4:	ldr	r7, [sp, #4]
   252a8:	orr	r7, r7, #2
   252ac:	b	25410 <ftello64@plt+0x13b28>
   252b0:	mov	r4, #0
   252b4:	mvn	r6, #5
   252b8:	add	r5, sp, #16
   252bc:	mov	r0, r5
   252c0:	mov	r1, r7
   252c4:	bl	2543c <ftello64@plt+0x13b54>
   252c8:	orr	r4, r0, r4
   252cc:	adds	r6, r6, #1
   252d0:	bne	252bc <ftello64@plt+0x139d4>
   252d4:	b	253e0 <ftello64@plt+0x13af8>
   252d8:	mov	r4, #0
   252dc:	mvn	r6, #4
   252e0:	add	r5, sp, #16
   252e4:	mov	r0, r5
   252e8:	mov	r1, r7
   252ec:	bl	2543c <ftello64@plt+0x13b54>
   252f0:	orr	r4, r0, r4
   252f4:	adds	r6, r6, #1
   252f8:	bne	252e4 <ftello64@plt+0x139fc>
   252fc:	b	253e0 <ftello64@plt+0x13af8>
   25300:	and	r0, r6, r9
   25304:	cmn	r0, #1
   25308:	beq	2532c <ftello64@plt+0x13a44>
   2530c:	mov	r0, #0
   25310:	mov	r1, #-2147483648	; 0x80000000
   25314:	mov	r2, r6
   25318:	mov	r3, r9
   2531c:	bl	271a4 <ftello64@plt+0x158bc>
   25320:	subs	r0, r0, #1024	; 0x400
   25324:	sbcs	r0, r1, #0
   25328:	blt	253ac <ftello64@plt+0x13ac4>
   2532c:	lsl	r0, r9, #10
   25330:	lsl	r1, r6, #10
   25334:	mov	r4, #0
   25338:	orr	r0, r0, r6, lsr #22
   2533c:	b	253d8 <ftello64@plt+0x13af0>
   25340:	and	r0, r6, r9
   25344:	cmn	r0, #1
   25348:	beq	2536c <ftello64@plt+0x13a84>
   2534c:	mov	r0, #0
   25350:	mov	r1, #-2147483648	; 0x80000000
   25354:	mov	r2, r6
   25358:	mov	r3, r9
   2535c:	bl	271a4 <ftello64@plt+0x158bc>
   25360:	subs	r0, r0, #512	; 0x200
   25364:	sbcs	r0, r1, #0
   25368:	blt	253ac <ftello64@plt+0x13ac4>
   2536c:	lsl	r0, r9, #9
   25370:	lsl	r1, r6, #9
   25374:	mov	r4, #0
   25378:	orr	r0, r0, r6, lsr #23
   2537c:	b	253d8 <ftello64@plt+0x13af0>
   25380:	and	r0, r6, r9
   25384:	cmn	r0, #1
   25388:	beq	253c8 <ftello64@plt+0x13ae0>
   2538c:	mov	r0, #0
   25390:	mov	r1, #-2147483648	; 0x80000000
   25394:	mov	r2, r6
   25398:	mov	r3, r9
   2539c:	bl	271a4 <ftello64@plt+0x158bc>
   253a0:	subs	r0, r0, #2
   253a4:	sbcs	r0, r1, #0
   253a8:	bge	253c8 <ftello64@plt+0x13ae0>
   253ac:	mvn	r0, #-2147483648	; 0x80000000
   253b0:	cmp	r9, #0
   253b4:	mvn	r1, #0
   253b8:	mov	r4, #1
   253bc:	movlt	r0, #-2147483648	; 0x80000000
   253c0:	movwlt	r1, #0
   253c4:	b	253d8 <ftello64@plt+0x13af0>
   253c8:	lsl	r0, r9, #1
   253cc:	lsl	r1, r6, #1
   253d0:	mov	r4, #0
   253d4:	orr	r0, r0, r6, lsr #31
   253d8:	str	r1, [sp, #16]
   253dc:	str	r0, [sp, #20]
   253e0:	ldr	r0, [r8]
   253e4:	ldr	r2, [sp, #8]
   253e8:	ldr	r7, [sp, #4]
   253ec:	add	r1, r0, r2
   253f0:	orr	r7, r4, r7
   253f4:	str	r1, [r8]
   253f8:	ldrb	r0, [r0, r2]
   253fc:	ldr	r6, [sp, #16]
   25400:	ldr	r9, [sp, #20]
   25404:	cmp	r0, #0
   25408:	orrne	r7, r7, #2
   2540c:	stm	sl, {r6, r9}
   25410:	mov	r0, r7
   25414:	sub	sp, fp, #28
   25418:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2541c:	movw	r0, #34512	; 0x86d0
   25420:	movw	r1, #34550	; 0x86f6
   25424:	movw	r3, #34566	; 0x8706
   25428:	mov	r2, #85	; 0x55
   2542c:	movt	r0, #2
   25430:	movt	r1, #2
   25434:	movt	r3, #2
   25438:	bl	118d0 <__assert_fail@plt>
   2543c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   25440:	add	fp, sp, #24
   25444:	mov	r5, r1
   25448:	mov	r4, r0
   2544c:	cmn	r1, #1
   25450:	ble	25488 <ftello64@plt+0x13ba0>
   25454:	ldrd	r8, [r4]
   25458:	cmp	r5, #0
   2545c:	beq	254c0 <ftello64@plt+0x13bd8>
   25460:	cmn	r9, #1
   25464:	ble	254cc <ftello64@plt+0x13be4>
   25468:	asr	r3, r5, #31
   2546c:	mvn	r0, #0
   25470:	mvn	r1, #-2147483648	; 0x80000000
   25474:	mov	r2, r5
   25478:	bl	271a4 <ftello64@plt+0x158bc>
   2547c:	subs	r0, r0, r8
   25480:	sbcs	r0, r1, r9
   25484:	b	254fc <ftello64@plt+0x13c14>
   25488:	ldrd	r6, [r4]
   2548c:	cmn	r7, #1
   25490:	ble	25524 <ftello64@plt+0x13c3c>
   25494:	cmn	r5, #1
   25498:	beq	25544 <ftello64@plt+0x13c5c>
   2549c:	asr	r3, r5, #31
   254a0:	mov	r0, #0
   254a4:	mov	r1, #-2147483648	; 0x80000000
   254a8:	mov	r2, r5
   254ac:	bl	271a4 <ftello64@plt+0x158bc>
   254b0:	subs	r0, r0, r6
   254b4:	sbcs	r0, r1, r7
   254b8:	blt	25508 <ftello64@plt+0x13c20>
   254bc:	b	25544 <ftello64@plt+0x13c5c>
   254c0:	mov	r6, r8
   254c4:	mov	r7, r9
   254c8:	b	25544 <ftello64@plt+0x13c5c>
   254cc:	and	r0, r8, r9
   254d0:	mvn	r6, #0
   254d4:	mvn	r7, #0
   254d8:	cmn	r0, #1
   254dc:	beq	25544 <ftello64@plt+0x13c5c>
   254e0:	mov	r0, #0
   254e4:	mov	r1, #-2147483648	; 0x80000000
   254e8:	mov	r2, r8
   254ec:	mov	r3, r9
   254f0:	bl	271a4 <ftello64@plt+0x158bc>
   254f4:	subs	r0, r0, r5
   254f8:	sbcs	r0, r1, r5, asr #31
   254fc:	mov	r7, r9
   25500:	mov	r6, r8
   25504:	bge	25544 <ftello64@plt+0x13c5c>
   25508:	mvn	r1, #-2147483648	; 0x80000000
   2550c:	cmp	r7, #0
   25510:	mvn	r2, #0
   25514:	mov	r0, #1
   25518:	movlt	r1, #-2147483648	; 0x80000000
   2551c:	movwlt	r2, #0
   25520:	b	25558 <ftello64@plt+0x13c70>
   25524:	asr	r3, r5, #31
   25528:	mvn	r0, #0
   2552c:	mvn	r1, #-2147483648	; 0x80000000
   25530:	mov	r2, r5
   25534:	bl	271a4 <ftello64@plt+0x158bc>
   25538:	subs	r0, r6, r0
   2553c:	sbcs	r0, r7, r1
   25540:	blt	25508 <ftello64@plt+0x13c20>
   25544:	umull	r2, r0, r6, r5
   25548:	asr	r1, r5, #31
   2554c:	mla	r0, r6, r1, r0
   25550:	mla	r1, r7, r5, r0
   25554:	mov	r0, #0
   25558:	str	r2, [r4]
   2555c:	str	r1, [r4, #4]
   25560:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   25564:	clz	r2, r1
   25568:	clz	r3, r0
   2556c:	lsr	r2, r2, #5
   25570:	lsr	r3, r3, #5
   25574:	orrs	r2, r3, r2
   25578:	movwne	r1, #1
   2557c:	movwne	r0, #1
   25580:	cmp	r1, #0
   25584:	beq	255b4 <ftello64@plt+0x13ccc>
   25588:	mvn	r2, #-2147483648	; 0x80000000
   2558c:	udiv	r2, r2, r1
   25590:	cmp	r2, r0
   25594:	bcs	255b4 <ftello64@plt+0x13ccc>
   25598:	push	{fp, lr}
   2559c:	mov	fp, sp
   255a0:	bl	11768 <__errno_location@plt>
   255a4:	mov	r1, #12
   255a8:	str	r1, [r0]
   255ac:	mov	r0, #0
   255b0:	pop	{fp, pc}
   255b4:	b	114f8 <calloc@plt>
   255b8:	cmp	r0, #0
   255bc:	movweq	r0, #1
   255c0:	cmn	r0, #1
   255c4:	ble	255cc <ftello64@plt+0x13ce4>
   255c8:	b	116d8 <malloc@plt>
   255cc:	push	{fp, lr}
   255d0:	mov	fp, sp
   255d4:	bl	11768 <__errno_location@plt>
   255d8:	mov	r1, #12
   255dc:	str	r1, [r0]
   255e0:	mov	r0, #0
   255e4:	pop	{fp, pc}
   255e8:	push	{fp, lr}
   255ec:	mov	fp, sp
   255f0:	cmp	r0, #0
   255f4:	beq	25610 <ftello64@plt+0x13d28>
   255f8:	cmp	r1, #0
   255fc:	beq	2561c <ftello64@plt+0x13d34>
   25600:	cmn	r1, #1
   25604:	ble	25624 <ftello64@plt+0x13d3c>
   25608:	pop	{fp, lr}
   2560c:	b	1163c <realloc@plt>
   25610:	mov	r0, r1
   25614:	pop	{fp, lr}
   25618:	b	255b8 <ftello64@plt+0x13cd0>
   2561c:	bl	150fc <ftello64@plt+0x3814>
   25620:	b	25630 <ftello64@plt+0x13d48>
   25624:	bl	11768 <__errno_location@plt>
   25628:	mov	r1, #12
   2562c:	str	r1, [r0]
   25630:	mov	r0, #0
   25634:	pop	{fp, pc}
   25638:	cmp	r0, r1
   2563c:	moveq	r0, #0
   25640:	bxeq	lr
   25644:	ldrb	r3, [r1]
   25648:	ldrb	ip, [r0]
   2564c:	sub	r2, r3, #65	; 0x41
   25650:	cmp	r2, #26
   25654:	sub	r2, ip, #65	; 0x41
   25658:	addcc	r3, r3, #32
   2565c:	cmp	r2, #26
   25660:	addcc	ip, ip, #32
   25664:	uxtb	r3, r3
   25668:	uxtb	r2, ip
   2566c:	cmp	r2, #0
   25670:	beq	25684 <ftello64@plt+0x13d9c>
   25674:	add	r1, r1, #1
   25678:	add	r0, r0, #1
   2567c:	cmp	r2, r3
   25680:	beq	25644 <ftello64@plt+0x13d5c>
   25684:	sub	r0, r2, r3
   25688:	bx	lr
   2568c:	push	{r4, r5, r6, sl, fp, lr}
   25690:	add	fp, sp, #16
   25694:	mov	r4, r0
   25698:	bl	1169c <__fpending@plt>
   2569c:	mov	r5, r0
   256a0:	mov	r0, r4
   256a4:	bl	116a8 <ferror_unlocked@plt>
   256a8:	mov	r6, r0
   256ac:	mov	r0, r4
   256b0:	bl	257c8 <ftello64@plt+0x13ee0>
   256b4:	cmp	r6, #0
   256b8:	beq	256d8 <ftello64@plt+0x13df0>
   256bc:	mvn	r4, #0
   256c0:	cmp	r0, #0
   256c4:	bne	25704 <ftello64@plt+0x13e1c>
   256c8:	bl	11768 <__errno_location@plt>
   256cc:	mov	r1, #0
   256d0:	str	r1, [r0]
   256d4:	b	25704 <ftello64@plt+0x13e1c>
   256d8:	cmp	r0, #0
   256dc:	mov	r4, r0
   256e0:	mvnne	r4, #0
   256e4:	cmp	r5, #0
   256e8:	bne	25704 <ftello64@plt+0x13e1c>
   256ec:	cmp	r0, #0
   256f0:	beq	25704 <ftello64@plt+0x13e1c>
   256f4:	bl	11768 <__errno_location@plt>
   256f8:	ldr	r0, [r0]
   256fc:	subs	r4, r0, #9
   25700:	mvnne	r4, #0
   25704:	mov	r0, r4
   25708:	pop	{r4, r5, r6, sl, fp, pc}
   2570c:	push	{r4, r5, r6, r7, fp, lr}
   25710:	add	fp, sp, #16
   25714:	mov	r4, r0
   25718:	ldr	r0, [r0, #4]
   2571c:	mov	r5, r1
   25720:	cmp	r0, r1
   25724:	bcs	25754 <ftello64@plt+0x13e6c>
   25728:	mov	r6, r3
   2572c:	cmp	r3, #0
   25730:	beq	2575c <ftello64@plt+0x13e74>
   25734:	mvn	r0, #0
   25738:	udiv	r0, r0, r6
   2573c:	cmp	r0, r5
   25740:	bcs	2575c <ftello64@plt+0x13e74>
   25744:	bl	11768 <__errno_location@plt>
   25748:	mov	r1, #12
   2574c:	str	r1, [r0]
   25750:	b	257c0 <ftello64@plt+0x13ed8>
   25754:	str	r5, [r4]
   25758:	b	257b8 <ftello64@plt+0x13ed0>
   2575c:	ldr	r0, [r4, #8]
   25760:	mul	r1, r6, r5
   25764:	cmp	r0, r2
   25768:	beq	25780 <ftello64@plt+0x13e98>
   2576c:	bl	255e8 <ftello64@plt+0x13d00>
   25770:	mov	r7, r0
   25774:	cmp	r0, #0
   25778:	bne	257b0 <ftello64@plt+0x13ec8>
   2577c:	b	257c0 <ftello64@plt+0x13ed8>
   25780:	mov	r0, r1
   25784:	bl	255b8 <ftello64@plt+0x13cd0>
   25788:	cmp	r0, #0
   2578c:	beq	257c0 <ftello64@plt+0x13ed8>
   25790:	ldr	r1, [r4, #8]
   25794:	mov	r7, r0
   25798:	cmp	r1, #0
   2579c:	beq	257b0 <ftello64@plt+0x13ec8>
   257a0:	ldr	r0, [r4]
   257a4:	mul	r2, r0, r6
   257a8:	mov	r0, r7
   257ac:	bl	115c4 <memcpy@plt>
   257b0:	str	r5, [r4]
   257b4:	stmib	r4, {r5, r7}
   257b8:	mov	r0, #1
   257bc:	pop	{r4, r5, r6, r7, fp, pc}
   257c0:	mov	r0, #0
   257c4:	pop	{r4, r5, r6, r7, fp, pc}
   257c8:	push	{r4, r5, r6, sl, fp, lr}
   257cc:	add	fp, sp, #16
   257d0:	sub	sp, sp, #8
   257d4:	mov	r4, r0
   257d8:	bl	117c8 <fileno@plt>
   257dc:	cmn	r0, #1
   257e0:	ble	25854 <ftello64@plt+0x13f6c>
   257e4:	mov	r0, r4
   257e8:	bl	116fc <__freading@plt>
   257ec:	cmp	r0, #0
   257f0:	beq	2581c <ftello64@plt+0x13f34>
   257f4:	mov	r0, r4
   257f8:	bl	117c8 <fileno@plt>
   257fc:	mov	r1, #1
   25800:	mov	r2, #0
   25804:	mov	r3, #0
   25808:	str	r1, [sp]
   2580c:	bl	11678 <lseek64@plt>
   25810:	and	r0, r0, r1
   25814:	cmn	r0, #1
   25818:	beq	25854 <ftello64@plt+0x13f6c>
   2581c:	mov	r0, r4
   25820:	bl	25864 <ftello64@plt+0x13f7c>
   25824:	cmp	r0, #0
   25828:	beq	25854 <ftello64@plt+0x13f6c>
   2582c:	bl	11768 <__errno_location@plt>
   25830:	ldr	r6, [r0]
   25834:	mov	r5, r0
   25838:	mov	r0, r4
   2583c:	bl	117f8 <fclose@plt>
   25840:	cmp	r6, #0
   25844:	strne	r6, [r5]
   25848:	mvnne	r0, #0
   2584c:	sub	sp, fp, #16
   25850:	pop	{r4, r5, r6, sl, fp, pc}
   25854:	mov	r0, r4
   25858:	sub	sp, fp, #16
   2585c:	pop	{r4, r5, r6, sl, fp, lr}
   25860:	b	117f8 <fclose@plt>
   25864:	push	{r4, sl, fp, lr}
   25868:	add	fp, sp, #8
   2586c:	sub	sp, sp, #8
   25870:	mov	r4, r0
   25874:	cmp	r0, #0
   25878:	beq	25894 <ftello64@plt+0x13fac>
   2587c:	mov	r0, r4
   25880:	bl	116fc <__freading@plt>
   25884:	cmp	r0, #0
   25888:	ldrbne	r0, [r4, #1]
   2588c:	tstne	r0, #1
   25890:	bne	258a4 <ftello64@plt+0x13fbc>
   25894:	mov	r0, r4
   25898:	sub	sp, fp, #8
   2589c:	pop	{r4, sl, fp, lr}
   258a0:	b	11570 <fflush@plt>
   258a4:	mov	r0, #1
   258a8:	mov	r2, #0
   258ac:	mov	r3, #0
   258b0:	str	r0, [sp]
   258b4:	mov	r0, r4
   258b8:	bl	258c0 <ftello64@plt+0x13fd8>
   258bc:	b	25894 <ftello64@plt+0x13fac>
   258c0:	push	{r4, r5, r6, r7, fp, lr}
   258c4:	add	fp, sp, #16
   258c8:	sub	sp, sp, #8
   258cc:	mov	r4, r0
   258d0:	ldr	r0, [r0, #4]
   258d4:	mov	r5, r3
   258d8:	mov	r6, r2
   258dc:	ldr	r1, [r4, #8]
   258e0:	cmp	r1, r0
   258e4:	bne	25900 <ftello64@plt+0x14018>
   258e8:	ldrd	r0, [r4, #16]
   258ec:	cmp	r1, r0
   258f0:	bne	25900 <ftello64@plt+0x14018>
   258f4:	ldr	r0, [r4, #36]	; 0x24
   258f8:	cmp	r0, #0
   258fc:	beq	25918 <ftello64@plt+0x14030>
   25900:	mov	r0, r4
   25904:	mov	r2, r6
   25908:	mov	r3, r5
   2590c:	sub	sp, fp, #16
   25910:	pop	{r4, r5, r6, r7, fp, lr}
   25914:	b	11810 <fseeko64@plt>
   25918:	ldr	r7, [fp, #8]
   2591c:	mov	r0, r4
   25920:	bl	117c8 <fileno@plt>
   25924:	mov	r2, r6
   25928:	mov	r3, r5
   2592c:	str	r7, [sp]
   25930:	bl	11678 <lseek64@plt>
   25934:	and	r2, r0, r1
   25938:	cmn	r2, #1
   2593c:	beq	25958 <ftello64@plt+0x14070>
   25940:	strd	r0, [r4, #80]	; 0x50
   25944:	ldr	r0, [r4]
   25948:	bic	r0, r0, #16
   2594c:	str	r0, [r4]
   25950:	mov	r0, #0
   25954:	b	2595c <ftello64@plt+0x14074>
   25958:	mvn	r0, #0
   2595c:	sub	sp, fp, #16
   25960:	pop	{r4, r5, r6, r7, fp, pc}
   25964:	push	{fp, lr}
   25968:	mov	fp, sp
   2596c:	mov	r0, #14
   25970:	bl	1184c <nl_langinfo@plt>
   25974:	movw	r1, #30248	; 0x7628
   25978:	cmp	r0, #0
   2597c:	movt	r1, #2
   25980:	movne	r1, r0
   25984:	movw	r0, #34644	; 0x8754
   25988:	ldrb	r2, [r1]
   2598c:	movt	r0, #2
   25990:	cmp	r2, #0
   25994:	movne	r0, r1
   25998:	pop	{fp, pc}
   2599c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   259a0:	add	fp, sp, #24
   259a4:	mov	r4, r0
   259a8:	ldrb	r0, [r0, #16]
   259ac:	cmp	r0, #0
   259b0:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   259b4:	ldrb	r0, [r4, #4]
   259b8:	cmp	r0, #0
   259bc:	beq	25a14 <ftello64@plt+0x1412c>
   259c0:	mov	r5, r4
   259c4:	ldr	r6, [r5, #20]!
   259c8:	sub	r8, r5, #12
   259cc:	ldr	r0, [r4]
   259d0:	add	r7, r4, #32
   259d4:	mov	r1, r6
   259d8:	mov	r3, r8
   259dc:	sub	r2, r0, r6
   259e0:	mov	r0, r7
   259e4:	bl	25bf4 <ftello64@plt+0x1430c>
   259e8:	cmn	r0, #2
   259ec:	str	r0, [r4, #24]
   259f0:	beq	25a94 <ftello64@plt+0x141ac>
   259f4:	cmp	r0, #0
   259f8:	beq	25a50 <ftello64@plt+0x14168>
   259fc:	cmn	r0, #1
   25a00:	bne	25a74 <ftello64@plt+0x1418c>
   25a04:	mov	r0, #0
   25a08:	strb	r0, [r4, #28]
   25a0c:	mov	r0, #1
   25a10:	b	25aa8 <ftello64@plt+0x141c0>
   25a14:	ldr	r6, [r4, #20]
   25a18:	movw	r2, #34848	; 0x8820
   25a1c:	movt	r2, #2
   25a20:	ldrb	r0, [r6]
   25a24:	ubfx	r1, r0, #5, #3
   25a28:	ldr	r1, [r2, r1, lsl #2]
   25a2c:	and	r2, r0, #31
   25a30:	mov	r0, #1
   25a34:	tst	r1, r0, lsl r2
   25a38:	beq	25ab8 <ftello64@plt+0x141d0>
   25a3c:	str	r0, [r4, #24]
   25a40:	ldrb	r1, [r6]
   25a44:	strb	r0, [r4, #28]
   25a48:	str	r1, [r4, #32]
   25a4c:	b	25aac <ftello64@plt+0x141c4>
   25a50:	mov	r0, #1
   25a54:	str	r0, [r4, #24]
   25a58:	ldr	r0, [r4, #20]
   25a5c:	ldrb	r0, [r0]
   25a60:	cmp	r0, #0
   25a64:	bne	25adc <ftello64@plt+0x141f4>
   25a68:	ldr	r0, [r7]
   25a6c:	cmp	r0, #0
   25a70:	bne	25afc <ftello64@plt+0x14214>
   25a74:	mov	r0, #1
   25a78:	strb	r0, [r4, #28]
   25a7c:	mov	r0, r8
   25a80:	bl	115f4 <mbsinit@plt>
   25a84:	cmp	r0, #0
   25a88:	movne	r0, #0
   25a8c:	strbne	r0, [r4, #4]
   25a90:	b	25aac <ftello64@plt+0x141c4>
   25a94:	mov	r1, #0
   25a98:	ldr	r0, [r5]
   25a9c:	strb	r1, [r4, #28]
   25aa0:	ldr	r1, [r4]
   25aa4:	sub	r0, r1, r0
   25aa8:	str	r0, [r4, #24]
   25aac:	mov	r0, #1
   25ab0:	strb	r0, [r4, #16]
   25ab4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   25ab8:	add	r8, r4, #8
   25abc:	mov	r0, r8
   25ac0:	bl	115f4 <mbsinit@plt>
   25ac4:	cmp	r0, #0
   25ac8:	beq	25b1c <ftello64@plt+0x14234>
   25acc:	mov	r0, #1
   25ad0:	add	r5, r4, #20
   25ad4:	strb	r0, [r4, #4]
   25ad8:	b	259cc <ftello64@plt+0x140e4>
   25adc:	movw	r0, #34734	; 0x87ae
   25ae0:	movw	r1, #34673	; 0x8771
   25ae4:	movw	r3, #34688	; 0x8780
   25ae8:	mov	r2, #162	; 0xa2
   25aec:	movt	r0, #2
   25af0:	movt	r1, #2
   25af4:	movt	r3, #2
   25af8:	bl	118d0 <__assert_fail@plt>
   25afc:	movw	r0, #34757	; 0x87c5
   25b00:	movw	r1, #34673	; 0x8771
   25b04:	movw	r3, #34688	; 0x8780
   25b08:	mov	r2, #163	; 0xa3
   25b0c:	movt	r0, #2
   25b10:	movt	r1, #2
   25b14:	movt	r3, #2
   25b18:	bl	118d0 <__assert_fail@plt>
   25b1c:	movw	r0, #34650	; 0x875a
   25b20:	movw	r1, #34673	; 0x8771
   25b24:	movw	r3, #34688	; 0x8780
   25b28:	mov	r2, #135	; 0x87
   25b2c:	movt	r0, #2
   25b30:	movt	r1, #2
   25b34:	movt	r3, #2
   25b38:	bl	118d0 <__assert_fail@plt>
   25b3c:	ldr	r3, [r0, #20]
   25b40:	ldr	r2, [r0]
   25b44:	add	r3, r3, r1
   25b48:	add	r1, r2, r1
   25b4c:	str	r3, [r0, #20]
   25b50:	str	r1, [r0]
   25b54:	bx	lr
   25b58:	push	{r4, r5, r6, sl, fp, lr}
   25b5c:	add	fp, sp, #16
   25b60:	mov	r4, r0
   25b64:	ldr	r0, [r1]
   25b68:	mov	r5, r1
   25b6c:	str	r0, [r4]
   25b70:	add	r0, r4, #8
   25b74:	ldrb	r1, [r1, #4]
   25b78:	cmp	r1, #0
   25b7c:	strb	r1, [r4, #4]
   25b80:	beq	25b94 <ftello64@plt+0x142ac>
   25b84:	ldr	r1, [r5, #8]
   25b88:	ldr	r2, [r5, #12]
   25b8c:	stm	r0, {r1, r2}
   25b90:	b	25ba0 <ftello64@plt+0x142b8>
   25b94:	mov	r1, #0
   25b98:	str	r1, [r0]
   25b9c:	str	r1, [r0, #4]
   25ba0:	ldrb	r0, [r5, #16]
   25ba4:	strb	r0, [r4, #16]
   25ba8:	add	r0, r5, #36	; 0x24
   25bac:	ldr	r1, [r5, #20]
   25bb0:	cmp	r1, r0
   25bb4:	beq	25bc0 <ftello64@plt+0x142d8>
   25bb8:	mov	r6, r1
   25bbc:	b	25bd0 <ftello64@plt+0x142e8>
   25bc0:	ldr	r2, [r5, #24]
   25bc4:	add	r6, r4, #36	; 0x24
   25bc8:	mov	r0, r6
   25bcc:	bl	115c4 <memcpy@plt>
   25bd0:	str	r6, [r4, #20]
   25bd4:	ldr	r0, [r5, #24]
   25bd8:	str	r0, [r4, #24]
   25bdc:	ldrb	r0, [r5, #28]
   25be0:	strb	r0, [r4, #28]
   25be4:	cmp	r0, #0
   25be8:	ldrne	r0, [r5, #32]
   25bec:	strne	r0, [r4, #32]
   25bf0:	pop	{r4, r5, r6, sl, fp, pc}
   25bf4:	push	{r4, r5, r6, r7, fp, lr}
   25bf8:	add	fp, sp, #16
   25bfc:	sub	sp, sp, #8
   25c00:	add	r5, sp, #4
   25c04:	cmp	r0, #0
   25c08:	mov	r7, r2
   25c0c:	mov	r4, r1
   25c10:	movne	r5, r0
   25c14:	mov	r0, r5
   25c18:	bl	116b4 <mbrtowc@plt>
   25c1c:	mov	r6, r0
   25c20:	cmp	r7, #0
   25c24:	beq	25c48 <ftello64@plt+0x14360>
   25c28:	cmn	r6, #2
   25c2c:	bcc	25c48 <ftello64@plt+0x14360>
   25c30:	mov	r0, #0
   25c34:	bl	26eb8 <ftello64@plt+0x155d0>
   25c38:	cmp	r0, #0
   25c3c:	ldrbeq	r0, [r4]
   25c40:	moveq	r6, #1
   25c44:	streq	r0, [r5]
   25c48:	mov	r0, r6
   25c4c:	sub	sp, fp, #16
   25c50:	pop	{r4, r5, r6, r7, fp, pc}
   25c54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25c58:	add	fp, sp, #28
   25c5c:	sub	sp, sp, #308	; 0x134
   25c60:	mov	r5, r1
   25c64:	mov	r7, r0
   25c68:	bl	11684 <__ctype_get_mb_cur_max@plt>
   25c6c:	cmp	r0, #2
   25c70:	bcc	25fec <ftello64@plt+0x14704>
   25c74:	mov	r4, #0
   25c78:	sub	r0, fp, #88	; 0x58
   25c7c:	str	r4, [fp, #-80]	; 0xffffffb0
   25c80:	str	r4, [fp, #-84]	; 0xffffffac
   25c84:	strb	r4, [fp, #-88]	; 0xffffffa8
   25c88:	str	r5, [fp, #-72]	; 0xffffffb8
   25c8c:	strb	r4, [fp, #-76]	; 0xffffffb4
   25c90:	bl	26680 <ftello64@plt+0x14d98>
   25c94:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   25c98:	cmp	r0, #0
   25c9c:	beq	25cac <ftello64@plt+0x143c4>
   25ca0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   25ca4:	cmp	r0, #0
   25ca8:	beq	2610c <ftello64@plt+0x14824>
   25cac:	add	r0, sp, #136	; 0x88
   25cb0:	str	r4, [fp, #-136]	; 0xffffff78
   25cb4:	str	r4, [fp, #-140]	; 0xffffff74
   25cb8:	strb	r4, [fp, #-144]	; 0xffffff70
   25cbc:	str	r5, [fp, #-128]	; 0xffffff80
   25cc0:	str	r4, [sp, #144]	; 0x90
   25cc4:	str	r4, [sp, #140]	; 0x8c
   25cc8:	str	r7, [sp, #152]	; 0x98
   25ccc:	strb	r4, [sp, #136]	; 0x88
   25cd0:	strb	r4, [fp, #-132]	; 0xffffff7c
   25cd4:	str	r7, [sp, #12]
   25cd8:	strb	r4, [sp, #148]	; 0x94
   25cdc:	bl	26680 <ftello64@plt+0x14d98>
   25ce0:	ldrb	r0, [sp, #160]	; 0xa0
   25ce4:	cmp	r0, #0
   25ce8:	beq	25cf8 <ftello64@plt+0x14410>
   25cec:	ldr	r0, [sp, #164]	; 0xa4
   25cf0:	cmp	r0, #0
   25cf4:	beq	26118 <ftello64@plt+0x14830>
   25cf8:	add	r0, sp, #24
   25cfc:	mov	sl, #0
   25d00:	sub	r7, fp, #144	; 0x90
   25d04:	mov	r1, #0
   25d08:	mov	r6, #0
   25d0c:	mov	r9, #0
   25d10:	add	r0, r0, #4
   25d14:	str	r0, [sp, #8]
   25d18:	mov	r0, #1
   25d1c:	str	r0, [sp, #16]
   25d20:	add	r0, r9, r9, lsl #2
   25d24:	mov	r8, r6
   25d28:	cmp	r6, r0
   25d2c:	bcc	25ddc <ftello64@plt+0x144f4>
   25d30:	ldr	r0, [sp, #16]
   25d34:	tst	r0, #1
   25d38:	beq	25ddc <ftello64@plt+0x144f4>
   25d3c:	cmp	r9, #10
   25d40:	bcc	25ddc <ftello64@plt+0x144f4>
   25d44:	subs	r0, r8, r1
   25d48:	beq	25d8c <ftello64@plt+0x144a4>
   25d4c:	sub	r6, r1, r8
   25d50:	mov	r0, r7
   25d54:	bl	26680 <ftello64@plt+0x14d98>
   25d58:	ldrb	r0, [fp, #-120]	; 0xffffff88
   25d5c:	cmp	r0, #0
   25d60:	beq	25d70 <ftello64@plt+0x14488>
   25d64:	ldr	r0, [fp, #-116]	; 0xffffff8c
   25d68:	cmp	r0, #0
   25d6c:	beq	25d8c <ftello64@plt+0x144a4>
   25d70:	strb	sl, [fp, #-132]	; 0xffffff7c
   25d74:	adds	r6, r6, #1
   25d78:	ldr	r0, [fp, #-128]	; 0xffffff80
   25d7c:	ldr	r1, [fp, #-124]	; 0xffffff84
   25d80:	add	r0, r0, r1
   25d84:	str	r0, [fp, #-128]	; 0xffffff80
   25d88:	bne	25d50 <ftello64@plt+0x14468>
   25d8c:	mov	r0, r7
   25d90:	bl	26680 <ftello64@plt+0x14d98>
   25d94:	ldrb	r0, [fp, #-120]	; 0xffffff88
   25d98:	cmp	r0, #0
   25d9c:	beq	25dd8 <ftello64@plt+0x144f0>
   25da0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   25da4:	mov	r1, r8
   25da8:	cmp	r0, #0
   25dac:	bne	25ddc <ftello64@plt+0x144f4>
   25db0:	ldr	r0, [sp, #12]
   25db4:	mov	r1, r5
   25db8:	add	r2, sp, #80	; 0x50
   25dbc:	bl	26140 <ftello64@plt+0x14858>
   25dc0:	mov	r1, #0
   25dc4:	cmp	r0, #0
   25dc8:	str	r1, [sp, #16]
   25dcc:	mov	r1, r8
   25dd0:	beq	25ddc <ftello64@plt+0x144f4>
   25dd4:	b	26134 <ftello64@plt+0x1484c>
   25dd8:	mov	r1, r8
   25ddc:	ldrb	r0, [sp, #160]	; 0xa0
   25de0:	add	r6, r8, #1
   25de4:	str	r1, [sp, #20]
   25de8:	cmp	r0, #0
   25dec:	ldrbne	r0, [fp, #-64]	; 0xffffffc0
   25df0:	cmpne	r0, #0
   25df4:	bne	25e20 <ftello64@plt+0x14538>
   25df8:	ldr	r2, [sp, #156]	; 0x9c
   25dfc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   25e00:	cmp	r2, r0
   25e04:	bne	25fa8 <ftello64@plt+0x146c0>
   25e08:	ldr	r1, [fp, #-72]	; 0xffffffb8
   25e0c:	ldr	r0, [sp, #152]	; 0x98
   25e10:	bl	11600 <memcmp@plt>
   25e14:	cmp	r0, #0
   25e18:	bne	25fa8 <ftello64@plt+0x146c0>
   25e1c:	b	25e30 <ftello64@plt+0x14548>
   25e20:	ldr	r0, [fp, #-60]	; 0xffffffc4
   25e24:	ldr	r1, [sp, #164]	; 0xa4
   25e28:	cmp	r1, r0
   25e2c:	bne	25fa8 <ftello64@plt+0x146c0>
   25e30:	str	r9, [sp, #4]
   25e34:	add	r1, sp, #136	; 0x88
   25e38:	mov	ip, r5
   25e3c:	add	r0, sp, #80	; 0x50
   25e40:	ldm	r1!, {r2, r3, r5, r6}
   25e44:	stmia	r0!, {r2, r3, r5, r6}
   25e48:	ldm	r1!, {r2, r3, r4, r5, r6}
   25e4c:	stmia	r0!, {r2, r3, r4, r5, r6}
   25e50:	ldm	r1, {r2, r3, r4, r5, r6}
   25e54:	stm	r0, {r2, r3, r4, r5, r6}
   25e58:	strb	sl, [sp, #92]	; 0x5c
   25e5c:	str	ip, [sp, #40]	; 0x28
   25e60:	strb	sl, [sp, #24]
   25e64:	mov	r5, ip
   25e68:	ldr	r0, [sp, #96]	; 0x60
   25e6c:	ldr	r1, [sp, #100]	; 0x64
   25e70:	add	r0, r0, r1
   25e74:	str	r0, [sp, #96]	; 0x60
   25e78:	ldr	r0, [sp, #8]
   25e7c:	str	sl, [r0]
   25e80:	str	sl, [r0, #4]
   25e84:	add	r0, sp, #24
   25e88:	strb	sl, [sp, #36]	; 0x24
   25e8c:	bl	26680 <ftello64@plt+0x14d98>
   25e90:	ldrb	r0, [sp, #48]	; 0x30
   25e94:	cmp	r0, #0
   25e98:	beq	25ea8 <ftello64@plt+0x145c0>
   25e9c:	ldr	r0, [sp, #52]	; 0x34
   25ea0:	cmp	r0, #0
   25ea4:	beq	2613c <ftello64@plt+0x14854>
   25ea8:	strb	sl, [sp, #36]	; 0x24
   25eac:	ldr	r0, [sp, #40]	; 0x28
   25eb0:	ldr	r1, [sp, #44]	; 0x2c
   25eb4:	add	r0, r0, r1
   25eb8:	str	r0, [sp, #40]	; 0x28
   25ebc:	add	r0, sp, #24
   25ec0:	bl	26680 <ftello64@plt+0x14d98>
   25ec4:	ldrb	r0, [sp, #48]	; 0x30
   25ec8:	cmp	r0, #0
   25ecc:	beq	25edc <ftello64@plt+0x145f4>
   25ed0:	ldr	r0, [sp, #52]	; 0x34
   25ed4:	cmp	r0, #0
   25ed8:	beq	26124 <ftello64@plt+0x1483c>
   25edc:	add	r6, r8, #2
   25ee0:	add	r0, sp, #80	; 0x50
   25ee4:	bl	26680 <ftello64@plt+0x14d98>
   25ee8:	ldr	r0, [sp, #108]	; 0x6c
   25eec:	ldrb	r1, [sp, #104]	; 0x68
   25ef0:	cmp	r0, #0
   25ef4:	bne	25f00 <ftello64@plt+0x14618>
   25ef8:	cmp	r1, #0
   25efc:	bne	26114 <ftello64@plt+0x1482c>
   25f00:	cmp	r1, #0
   25f04:	ldrbne	r1, [sp, #48]	; 0x30
   25f08:	cmpne	r1, #0
   25f0c:	bne	25f48 <ftello64@plt+0x14660>
   25f10:	ldr	r4, [sp, #100]	; 0x64
   25f14:	ldr	r0, [sp, #44]	; 0x2c
   25f18:	cmp	r4, r0
   25f1c:	bne	25fa4 <ftello64@plt+0x146bc>
   25f20:	ldr	r8, [sp, #40]	; 0x28
   25f24:	ldr	r9, [sp, #96]	; 0x60
   25f28:	mov	r2, r4
   25f2c:	mov	r0, r9
   25f30:	mov	r1, r8
   25f34:	bl	11600 <memcmp@plt>
   25f38:	cmp	r0, #0
   25f3c:	mov	r0, r4
   25f40:	beq	25f64 <ftello64@plt+0x1467c>
   25f44:	b	25fa4 <ftello64@plt+0x146bc>
   25f48:	ldr	r1, [sp, #52]	; 0x34
   25f4c:	cmp	r0, r1
   25f50:	bne	25fa4 <ftello64@plt+0x146bc>
   25f54:	ldr	r8, [sp, #40]	; 0x28
   25f58:	ldr	r4, [sp, #44]	; 0x2c
   25f5c:	ldr	r9, [sp, #96]	; 0x60
   25f60:	ldr	r0, [sp, #100]	; 0x64
   25f64:	add	r0, r9, r0
   25f68:	strb	sl, [sp, #92]	; 0x5c
   25f6c:	strb	sl, [sp, #36]	; 0x24
   25f70:	str	r0, [sp, #96]	; 0x60
   25f74:	add	r0, r8, r4
   25f78:	str	r0, [sp, #40]	; 0x28
   25f7c:	add	r0, sp, #24
   25f80:	bl	26680 <ftello64@plt+0x14d98>
   25f84:	ldrb	r0, [sp, #48]	; 0x30
   25f88:	add	r6, r6, #1
   25f8c:	cmp	r0, #0
   25f90:	beq	25ee0 <ftello64@plt+0x145f8>
   25f94:	ldr	r0, [sp, #52]	; 0x34
   25f98:	cmp	r0, #0
   25f9c:	bne	25ee0 <ftello64@plt+0x145f8>
   25fa0:	b	26124 <ftello64@plt+0x1483c>
   25fa4:	ldr	r9, [sp, #4]
   25fa8:	mov	r4, #0
   25fac:	add	r9, r9, #1
   25fb0:	strb	r4, [sp, #148]	; 0x94
   25fb4:	ldr	r0, [sp, #152]	; 0x98
   25fb8:	ldr	r1, [sp, #156]	; 0x9c
   25fbc:	add	r0, r0, r1
   25fc0:	str	r0, [sp, #152]	; 0x98
   25fc4:	add	r0, sp, #136	; 0x88
   25fc8:	bl	26680 <ftello64@plt+0x14d98>
   25fcc:	ldrb	r0, [sp, #160]	; 0xa0
   25fd0:	ldr	r1, [sp, #20]
   25fd4:	cmp	r0, #0
   25fd8:	beq	25d20 <ftello64@plt+0x14438>
   25fdc:	ldr	r0, [sp, #164]	; 0xa4
   25fe0:	cmp	r0, #0
   25fe4:	bne	25d20 <ftello64@plt+0x14438>
   25fe8:	b	26118 <ftello64@plt+0x14830>
   25fec:	ldrb	r6, [r5]
   25ff0:	cmp	r6, #0
   25ff4:	beq	2610c <ftello64@plt+0x14824>
   25ff8:	ldrb	r9, [r7]
   25ffc:	cmp	r9, #0
   26000:	beq	26114 <ftello64@plt+0x1482c>
   26004:	mov	r3, #1
   26008:	mov	ip, #0
   2600c:	mov	lr, r5
   26010:	mov	r8, #0
   26014:	mov	sl, #0
   26018:	str	r6, [sp, #16]
   2601c:	add	r0, sl, sl, lsl #2
   26020:	cmp	r8, r0
   26024:	bcc	260b4 <ftello64@plt+0x147cc>
   26028:	tst	r3, #1
   2602c:	beq	260b4 <ftello64@plt+0x147cc>
   26030:	cmp	sl, #10
   26034:	bcc	260b4 <ftello64@plt+0x147cc>
   26038:	cmp	lr, #0
   2603c:	str	r3, [sp, #20]
   26040:	beq	26074 <ftello64@plt+0x1478c>
   26044:	sub	r1, r8, ip
   26048:	mov	r0, lr
   2604c:	mov	r6, lr
   26050:	bl	11804 <strnlen@plt>
   26054:	mov	lr, r6
   26058:	mov	ip, r8
   2605c:	ldrb	r0, [lr, r0]!
   26060:	cmp	r0, #0
   26064:	beq	26074 <ftello64@plt+0x1478c>
   26068:	ldr	r3, [sp, #20]
   2606c:	mov	ip, r8
   26070:	b	260b0 <ftello64@plt+0x147c8>
   26074:	mov	r0, r5
   26078:	mov	r4, ip
   2607c:	bl	11750 <strlen@plt>
   26080:	mov	r2, r0
   26084:	mov	r0, r7
   26088:	mov	r1, r5
   2608c:	sub	r3, fp, #88	; 0x58
   26090:	bl	26538 <ftello64@plt+0x14c50>
   26094:	cmp	r0, #0
   26098:	bne	2612c <ftello64@plt+0x14844>
   2609c:	ldr	r3, [sp, #20]
   260a0:	ldrb	r9, [r7]
   260a4:	mov	lr, #0
   260a8:	mov	ip, r4
   260ac:	and	r3, r3, r0
   260b0:	ldr	r6, [sp, #16]
   260b4:	uxtb	r0, r9
   260b8:	cmp	r0, r6
   260bc:	bne	260f0 <ftello64@plt+0x14808>
   260c0:	mov	r0, #1
   260c4:	ldrb	r1, [r5, r0]
   260c8:	cmp	r1, #0
   260cc:	beq	2610c <ftello64@plt+0x14824>
   260d0:	ldrb	r2, [r7, r0]
   260d4:	cmp	r2, #0
   260d8:	beq	26114 <ftello64@plt+0x1482c>
   260dc:	add	r0, r0, #1
   260e0:	cmp	r2, r1
   260e4:	beq	260c4 <ftello64@plt+0x147dc>
   260e8:	add	r8, r8, r0
   260ec:	b	260f4 <ftello64@plt+0x1480c>
   260f0:	add	r8, r8, #1
   260f4:	ldrb	r9, [r7, #1]!
   260f8:	add	sl, sl, #1
   260fc:	mov	r4, #0
   26100:	cmp	r9, #0
   26104:	bne	2601c <ftello64@plt+0x14734>
   26108:	b	26118 <ftello64@plt+0x14830>
   2610c:	mov	r4, r7
   26110:	b	26118 <ftello64@plt+0x14830>
   26114:	mov	r4, #0
   26118:	mov	r0, r4
   2611c:	sub	sp, fp, #28
   26120:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26124:	ldr	r4, [sp, #152]	; 0x98
   26128:	b	26118 <ftello64@plt+0x14830>
   2612c:	ldr	r4, [fp, #-88]	; 0xffffffa8
   26130:	b	26118 <ftello64@plt+0x14830>
   26134:	ldr	r4, [sp, #80]	; 0x50
   26138:	b	26118 <ftello64@plt+0x14830>
   2613c:	bl	118ac <abort@plt>
   26140:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26144:	add	fp, sp, #28
   26148:	sub	sp, sp, #132	; 0x84
   2614c:	mov	r4, r0
   26150:	mov	r0, r1
   26154:	mov	r8, r2
   26158:	mov	r7, r1
   2615c:	bl	2705c <ftello64@plt+0x15774>
   26160:	mov	sl, r0
   26164:	movw	r0, #47662	; 0xba2e
   26168:	mov	r5, #0
   2616c:	movt	r0, #744	; 0x2e8
   26170:	cmp	sl, r0
   26174:	bhi	26528 <ftello64@plt+0x14c40>
   26178:	mov	r0, #44	; 0x2c
   2617c:	mul	r0, sl, r0
   26180:	cmp	r0, #4016	; 0xfb0
   26184:	bhi	261a4 <ftello64@plt+0x148bc>
   26188:	add	r0, r0, #22
   2618c:	bic	r0, r0, #7
   26190:	sub	r0, sp, r0
   26194:	add	r1, r0, #15
   26198:	bic	r9, r1, #15
   2619c:	mov	sp, r0
   261a0:	b	261ac <ftello64@plt+0x148c4>
   261a4:	bl	26f1c <ftello64@plt+0x15634>
   261a8:	mov	r9, r0
   261ac:	cmp	r9, #0
   261b0:	beq	26528 <ftello64@plt+0x14c40>
   261b4:	sub	r6, fp, #88	; 0x58
   261b8:	str	r4, [fp, #-160]	; 0xffffff60
   261bc:	mov	r4, #0
   261c0:	mov	r0, r6
   261c4:	str	r4, [fp, #-80]	; 0xffffffb0
   261c8:	str	r4, [fp, #-84]	; 0xffffffac
   261cc:	strb	r4, [fp, #-88]	; 0xffffffa8
   261d0:	str	r7, [fp, #-72]	; 0xffffffb8
   261d4:	strb	r4, [fp, #-76]	; 0xffffffb4
   261d8:	bl	26680 <ftello64@plt+0x14d98>
   261dc:	add	r0, sl, sl, lsl #2
   261e0:	add	r3, r9, r0, lsl #3
   261e4:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   261e8:	str	r3, [fp, #-148]	; 0xffffff6c
   261ec:	cmp	r0, #0
   261f0:	beq	26200 <ftello64@plt+0x14918>
   261f4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   261f8:	cmp	r0, #0
   261fc:	beq	26284 <ftello64@plt+0x1499c>
   26200:	add	r7, r9, #16
   26204:	add	r5, r6, #32
   26208:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2620c:	cmp	r0, r5
   26210:	bne	26228 <ftello64@plt+0x14940>
   26214:	ldr	r2, [fp, #-68]	; 0xffffffbc
   26218:	mov	r0, r7
   2621c:	mov	r1, r5
   26220:	bl	115c4 <memcpy@plt>
   26224:	mov	r0, r7
   26228:	str	r0, [r7, #-16]
   2622c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   26230:	str	r0, [r7, #-12]
   26234:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   26238:	strb	r0, [r7, #-8]
   2623c:	cmp	r0, #0
   26240:	ldrne	r0, [fp, #-60]	; 0xffffffc4
   26244:	strne	r0, [r7, #-4]
   26248:	strb	r4, [fp, #-76]	; 0xffffffb4
   2624c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   26250:	ldr	r1, [fp, #-68]	; 0xffffffbc
   26254:	add	r0, r0, r1
   26258:	str	r0, [fp, #-72]	; 0xffffffb8
   2625c:	mov	r0, r6
   26260:	bl	26680 <ftello64@plt+0x14d98>
   26264:	ldrb	r1, [fp, #-64]	; 0xffffffc0
   26268:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2626c:	ldr	r3, [fp, #-148]	; 0xffffff6c
   26270:	add	r7, r7, #40	; 0x28
   26274:	cmp	r1, #0
   26278:	beq	26208 <ftello64@plt+0x14920>
   2627c:	cmp	r0, #0
   26280:	bne	26208 <ftello64@plt+0x14920>
   26284:	mov	r0, #1
   26288:	cmp	sl, #3
   2628c:	str	r8, [fp, #-156]	; 0xffffff64
   26290:	str	sl, [fp, #-152]	; 0xffffff68
   26294:	str	r0, [r3, #4]
   26298:	bcc	26358 <ftello64@plt+0x14a70>
   2629c:	mov	r4, #2
   262a0:	mov	r5, #0
   262a4:	add	r0, r4, r4, lsl #2
   262a8:	add	r0, r9, r0, lsl #3
   262ac:	ldrb	r8, [r0, #-32]	; 0xffffffe0
   262b0:	sub	r7, r0, #28
   262b4:	sub	sl, r0, #40	; 0x28
   262b8:	sub	r6, r0, #36	; 0x24
   262bc:	b	262c8 <ftello64@plt+0x149e0>
   262c0:	ldr	r0, [r3, r5, lsl #2]
   262c4:	sub	r5, r5, r0
   262c8:	cmp	r8, #0
   262cc:	beq	262f8 <ftello64@plt+0x14a10>
   262d0:	add	r0, r5, r5, lsl #2
   262d4:	add	r0, r9, r0, lsl #3
   262d8:	ldrb	r1, [r0, #8]
   262dc:	cmp	r1, #0
   262e0:	beq	262f8 <ftello64@plt+0x14a10>
   262e4:	ldr	r0, [r0, #12]
   262e8:	ldr	r1, [r7]
   262ec:	cmp	r1, r0
   262f0:	bne	26328 <ftello64@plt+0x14a40>
   262f4:	b	2633c <ftello64@plt+0x14a54>
   262f8:	add	r0, r5, r5, lsl #2
   262fc:	ldr	r2, [r6]
   26300:	add	r1, r9, r0, lsl #3
   26304:	ldr	r1, [r1, #4]
   26308:	cmp	r2, r1
   2630c:	bne	26328 <ftello64@plt+0x14a40>
   26310:	ldr	r1, [r9, r0, lsl #3]
   26314:	ldr	r0, [sl]
   26318:	bl	11600 <memcmp@plt>
   2631c:	ldr	r3, [fp, #-148]	; 0xffffff6c
   26320:	cmp	r0, #0
   26324:	beq	2633c <ftello64@plt+0x14a54>
   26328:	cmp	r5, #0
   2632c:	bne	262c0 <ftello64@plt+0x149d8>
   26330:	mov	r5, #0
   26334:	mov	r0, r4
   26338:	b	26344 <ftello64@plt+0x14a5c>
   2633c:	add	r5, r5, #1
   26340:	sub	r0, r4, r5
   26344:	str	r0, [r3, r4, lsl #2]
   26348:	ldr	r0, [fp, #-152]	; 0xffffff68
   2634c:	add	r4, r4, #1
   26350:	cmp	r4, r0
   26354:	bne	262a4 <ftello64@plt+0x149bc>
   26358:	ldr	r8, [fp, #-156]	; 0xffffff64
   2635c:	ldr	r0, [fp, #-160]	; 0xffffff60
   26360:	mov	r6, #0
   26364:	str	r6, [r8]
   26368:	str	r6, [fp, #-80]	; 0xffffffb0
   2636c:	str	r6, [fp, #-84]	; 0xffffffac
   26370:	strb	r6, [fp, #-88]	; 0xffffffa8
   26374:	str	r0, [fp, #-72]	; 0xffffffb8
   26378:	str	r6, [fp, #-136]	; 0xffffff78
   2637c:	str	r6, [fp, #-140]	; 0xffffff74
   26380:	str	r0, [fp, #-128]	; 0xffffff80
   26384:	sub	r0, fp, #144	; 0x90
   26388:	strb	r6, [fp, #-144]	; 0xffffff70
   2638c:	strb	r6, [fp, #-76]	; 0xffffffb4
   26390:	strb	r6, [fp, #-132]	; 0xffffff7c
   26394:	bl	26680 <ftello64@plt+0x14d98>
   26398:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2639c:	ldrb	r1, [fp, #-120]	; 0xffffff88
   263a0:	cmp	r0, #0
   263a4:	bne	263b0 <ftello64@plt+0x14ac8>
   263a8:	cmp	r1, #0
   263ac:	bne	2651c <ftello64@plt+0x14c34>
   263b0:	clz	r1, r1
   263b4:	sub	r4, fp, #88	; 0x58
   263b8:	mov	sl, #0
   263bc:	lsr	r1, r1, #5
   263c0:	add	r2, sl, sl, lsl #2
   263c4:	tst	r1, #1
   263c8:	add	r3, r9, r2, lsl #3
   263cc:	bne	263f4 <ftello64@plt+0x14b0c>
   263d0:	ldrb	r1, [r3, #8]
   263d4:	cmp	r1, #0
   263d8:	beq	263f4 <ftello64@plt+0x14b0c>
   263dc:	ldr	r1, [r3, #12]
   263e0:	cmp	r1, r0
   263e4:	bne	26420 <ftello64@plt+0x14b38>
   263e8:	ldr	r7, [fp, #-128]	; 0xffffff80
   263ec:	ldr	r5, [fp, #-124]	; 0xffffff84
   263f0:	b	2647c <ftello64@plt+0x14b94>
   263f4:	ldr	r5, [r3, #4]
   263f8:	ldr	r0, [fp, #-124]	; 0xffffff84
   263fc:	cmp	r5, r0
   26400:	bne	26420 <ftello64@plt+0x14b38>
   26404:	ldr	r7, [fp, #-128]	; 0xffffff80
   26408:	ldr	r0, [r9, r2, lsl #3]
   2640c:	mov	r2, r5
   26410:	mov	r1, r7
   26414:	bl	11600 <memcmp@plt>
   26418:	cmp	r0, #0
   2641c:	beq	2647c <ftello64@plt+0x14b94>
   26420:	cmp	sl, #0
   26424:	beq	2649c <ftello64@plt+0x14bb4>
   26428:	ldr	r0, [fp, #-148]	; 0xffffff6c
   2642c:	ldr	r5, [r0, sl, lsl #2]
   26430:	sub	sl, sl, r5
   26434:	cmp	r5, #0
   26438:	beq	264e8 <ftello64@plt+0x14c00>
   2643c:	mov	r0, r4
   26440:	bl	26680 <ftello64@plt+0x14d98>
   26444:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   26448:	cmp	r0, #0
   2644c:	beq	2645c <ftello64@plt+0x14b74>
   26450:	ldr	r0, [fp, #-60]	; 0xffffffc4
   26454:	cmp	r0, #0
   26458:	beq	26534 <ftello64@plt+0x14c4c>
   2645c:	strb	r6, [fp, #-76]	; 0xffffffb4
   26460:	subs	r5, r5, #1
   26464:	ldr	r0, [fp, #-72]	; 0xffffffb8
   26468:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2646c:	add	r0, r0, r1
   26470:	str	r0, [fp, #-72]	; 0xffffffb8
   26474:	bne	2643c <ftello64@plt+0x14b54>
   26478:	b	264e8 <ftello64@plt+0x14c00>
   2647c:	add	r0, r7, r5
   26480:	strb	r6, [fp, #-132]	; 0xffffff7c
   26484:	add	sl, sl, #1
   26488:	str	r0, [fp, #-128]	; 0xffffff80
   2648c:	ldr	r0, [fp, #-152]	; 0xffffff68
   26490:	cmp	sl, r0
   26494:	bne	264e8 <ftello64@plt+0x14c00>
   26498:	b	26514 <ftello64@plt+0x14c2c>
   2649c:	mov	r0, r4
   264a0:	bl	26680 <ftello64@plt+0x14d98>
   264a4:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   264a8:	cmp	r0, #0
   264ac:	beq	264bc <ftello64@plt+0x14bd4>
   264b0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   264b4:	cmp	r0, #0
   264b8:	beq	26534 <ftello64@plt+0x14c4c>
   264bc:	mov	sl, #0
   264c0:	strb	sl, [fp, #-76]	; 0xffffffb4
   264c4:	strb	sl, [fp, #-132]	; 0xffffff7c
   264c8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   264cc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   264d0:	add	r0, r0, r1
   264d4:	ldr	r1, [fp, #-124]	; 0xffffff84
   264d8:	str	r0, [fp, #-72]	; 0xffffffb8
   264dc:	ldr	r0, [fp, #-128]	; 0xffffff80
   264e0:	add	r0, r0, r1
   264e4:	str	r0, [fp, #-128]	; 0xffffff80
   264e8:	sub	r0, fp, #144	; 0x90
   264ec:	bl	26680 <ftello64@plt+0x14d98>
   264f0:	ldrb	r2, [fp, #-120]	; 0xffffff88
   264f4:	clz	r0, r2
   264f8:	lsr	r1, r0, #5
   264fc:	ldr	r0, [fp, #-116]	; 0xffffff8c
   26500:	cmp	r0, #0
   26504:	bne	263c0 <ftello64@plt+0x14ad8>
   26508:	cmp	r2, #0
   2650c:	beq	263c0 <ftello64@plt+0x14ad8>
   26510:	b	2651c <ftello64@plt+0x14c34>
   26514:	ldr	r0, [fp, #-72]	; 0xffffffb8
   26518:	str	r0, [r8]
   2651c:	mov	r0, r9
   26520:	bl	26f84 <ftello64@plt+0x1569c>
   26524:	mov	r5, #1
   26528:	mov	r0, r5
   2652c:	sub	sp, fp, #28
   26530:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26534:	bl	118ac <abort@plt>
   26538:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2653c:	add	fp, sp, #24
   26540:	mov	r4, #0
   26544:	cmn	r2, #-536870911	; 0xe0000001
   26548:	bhi	26674 <ftello64@plt+0x14d8c>
   2654c:	mov	r7, r0
   26550:	lsl	r0, r2, #2
   26554:	mov	r8, r3
   26558:	mov	r5, r2
   2655c:	mov	r6, r1
   26560:	cmp	r0, #4016	; 0xfb0
   26564:	bhi	26584 <ftello64@plt+0x14c9c>
   26568:	add	r0, r0, #22
   2656c:	bic	r0, r0, #7
   26570:	sub	r1, sp, r0
   26574:	add	r0, r1, #15
   26578:	bic	r0, r0, #15
   2657c:	mov	sp, r1
   26580:	b	26588 <ftello64@plt+0x14ca0>
   26584:	bl	26f1c <ftello64@plt+0x15634>
   26588:	cmp	r0, #0
   2658c:	beq	26674 <ftello64@plt+0x14d8c>
   26590:	mov	r1, #1
   26594:	cmp	r5, #3
   26598:	str	r1, [r0, #4]
   2659c:	bcc	265f8 <ftello64@plt+0x14d10>
   265a0:	mov	r1, #2
   265a4:	mov	r2, #0
   265a8:	add	r3, r6, r1
   265ac:	ldrb	r4, [r6, r2]
   265b0:	ldrb	r3, [r3, #-1]
   265b4:	b	265c4 <ftello64@plt+0x14cdc>
   265b8:	ldr	r4, [r0, r2, lsl #2]
   265bc:	sub	r2, r2, r4
   265c0:	ldrb	r4, [r6, r2]
   265c4:	cmp	r3, r4
   265c8:	beq	265e0 <ftello64@plt+0x14cf8>
   265cc:	cmp	r2, #0
   265d0:	bne	265b8 <ftello64@plt+0x14cd0>
   265d4:	mov	r2, #0
   265d8:	mov	r3, r1
   265dc:	b	265e8 <ftello64@plt+0x14d00>
   265e0:	add	r2, r2, #1
   265e4:	sub	r3, r1, r2
   265e8:	str	r3, [r0, r1, lsl #2]
   265ec:	add	r1, r1, #1
   265f0:	cmp	r1, r5
   265f4:	bne	265a8 <ftello64@plt+0x14cc0>
   265f8:	mov	r1, #0
   265fc:	str	r1, [r8]
   26600:	ldrb	r3, [r7]
   26604:	cmp	r3, #0
   26608:	beq	2666c <ftello64@plt+0x14d84>
   2660c:	mov	r2, r7
   26610:	ldrb	r4, [r6, r1]
   26614:	uxtb	r3, r3
   26618:	cmp	r4, r3
   2661c:	bne	26634 <ftello64@plt+0x14d4c>
   26620:	add	r1, r1, #1
   26624:	cmp	r1, r5
   26628:	beq	26668 <ftello64@plt+0x14d80>
   2662c:	add	r7, r7, #1
   26630:	b	26658 <ftello64@plt+0x14d70>
   26634:	cmp	r1, #0
   26638:	beq	2664c <ftello64@plt+0x14d64>
   2663c:	ldr	r3, [r0, r1, lsl #2]
   26640:	sub	r1, r1, r3
   26644:	add	r2, r2, r3
   26648:	b	26658 <ftello64@plt+0x14d70>
   2664c:	add	r7, r7, #1
   26650:	add	r2, r2, #1
   26654:	mov	r1, #0
   26658:	ldrb	r3, [r7]
   2665c:	cmp	r3, #0
   26660:	bne	26610 <ftello64@plt+0x14d28>
   26664:	b	2666c <ftello64@plt+0x14d84>
   26668:	str	r2, [r8]
   2666c:	bl	26f84 <ftello64@plt+0x1569c>
   26670:	mov	r4, #1
   26674:	mov	r0, r4
   26678:	sub	sp, fp, #24
   2667c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   26680:	push	{r4, r5, r6, r7, fp, lr}
   26684:	add	fp, sp, #16
   26688:	mov	r4, r0
   2668c:	ldrb	r0, [r0, #12]
   26690:	cmp	r0, #0
   26694:	popne	{r4, r5, r6, r7, fp, pc}
   26698:	ldrb	r0, [r4]
   2669c:	ldr	r6, [r4, #16]
   266a0:	cmp	r0, #0
   266a4:	beq	26704 <ftello64@plt+0x14e1c>
   266a8:	add	r5, r4, #4
   266ac:	bl	11684 <__ctype_get_mb_cur_max@plt>
   266b0:	mov	r1, r0
   266b4:	mov	r0, r6
   266b8:	bl	26e88 <ftello64@plt+0x155a0>
   266bc:	add	r7, r4, #28
   266c0:	mov	r2, r0
   266c4:	mov	r1, r6
   266c8:	mov	r3, r5
   266cc:	mov	r0, r7
   266d0:	bl	25bf4 <ftello64@plt+0x1430c>
   266d4:	cmn	r0, #2
   266d8:	str	r0, [r4, #20]
   266dc:	beq	26780 <ftello64@plt+0x14e98>
   266e0:	cmp	r0, #0
   266e4:	beq	2673c <ftello64@plt+0x14e54>
   266e8:	cmn	r0, #1
   266ec:	bne	26760 <ftello64@plt+0x14e78>
   266f0:	mov	r0, #0
   266f4:	strb	r0, [r4, #24]
   266f8:	mov	r0, #1
   266fc:	str	r0, [r4, #20]
   26700:	b	26794 <ftello64@plt+0x14eac>
   26704:	ldrb	r0, [r6]
   26708:	movw	r2, #34848	; 0x8820
   2670c:	movt	r2, #2
   26710:	ubfx	r1, r0, #5, #3
   26714:	ldr	r1, [r2, r1, lsl #2]
   26718:	and	r2, r0, #31
   2671c:	mov	r0, #1
   26720:	tst	r1, r0, lsl r2
   26724:	beq	267a0 <ftello64@plt+0x14eb8>
   26728:	str	r0, [r4, #20]
   2672c:	ldrb	r1, [r6]
   26730:	strb	r0, [r4, #24]
   26734:	str	r1, [r4, #28]
   26738:	b	26794 <ftello64@plt+0x14eac>
   2673c:	mov	r0, #1
   26740:	str	r0, [r4, #20]
   26744:	ldr	r0, [r4, #16]
   26748:	ldrb	r0, [r0]
   2674c:	cmp	r0, #0
   26750:	bne	267c0 <ftello64@plt+0x14ed8>
   26754:	ldr	r0, [r7]
   26758:	cmp	r0, #0
   2675c:	bne	267e0 <ftello64@plt+0x14ef8>
   26760:	mov	r0, #1
   26764:	strb	r0, [r4, #24]
   26768:	mov	r0, r5
   2676c:	bl	115f4 <mbsinit@plt>
   26770:	cmp	r0, #0
   26774:	movne	r0, #0
   26778:	strbne	r0, [r4]
   2677c:	b	26794 <ftello64@plt+0x14eac>
   26780:	ldr	r0, [r4, #16]
   26784:	bl	11750 <strlen@plt>
   26788:	str	r0, [r4, #20]
   2678c:	mov	r0, #0
   26790:	strb	r0, [r4, #24]
   26794:	mov	r0, #1
   26798:	strb	r0, [r4, #12]
   2679c:	pop	{r4, r5, r6, r7, fp, pc}
   267a0:	add	r5, r4, #4
   267a4:	mov	r0, r5
   267a8:	bl	115f4 <mbsinit@plt>
   267ac:	cmp	r0, #0
   267b0:	beq	26800 <ftello64@plt+0x14f18>
   267b4:	mov	r0, #1
   267b8:	strb	r0, [r4]
   267bc:	b	266ac <ftello64@plt+0x14dc4>
   267c0:	movw	r0, #34734	; 0x87ae
   267c4:	movw	r1, #34775	; 0x87d7
   267c8:	movw	r3, #34791	; 0x87e7
   267cc:	mov	r2, #171	; 0xab
   267d0:	movt	r0, #2
   267d4:	movt	r1, #2
   267d8:	movt	r3, #2
   267dc:	bl	118d0 <__assert_fail@plt>
   267e0:	movw	r0, #34757	; 0x87c5
   267e4:	movw	r1, #34775	; 0x87d7
   267e8:	movw	r3, #34791	; 0x87e7
   267ec:	mov	r2, #172	; 0xac
   267f0:	movt	r0, #2
   267f4:	movt	r1, #2
   267f8:	movt	r3, #2
   267fc:	bl	118d0 <__assert_fail@plt>
   26800:	movw	r0, #34650	; 0x875a
   26804:	movw	r1, #34775	; 0x87d7
   26808:	movw	r3, #34791	; 0x87e7
   2680c:	mov	r2, #143	; 0x8f
   26810:	movt	r0, #2
   26814:	movt	r1, #2
   26818:	movt	r3, #2
   2681c:	bl	118d0 <__assert_fail@plt>
   26820:	ldr	r2, [r0, #16]
   26824:	add	r1, r2, r1
   26828:	str	r1, [r0, #16]
   2682c:	bx	lr
   26830:	push	{r4, r5, r6, sl, fp, lr}
   26834:	add	fp, sp, #16
   26838:	mov	r5, r1
   2683c:	ldrb	r1, [r1]
   26840:	mov	r4, r0
   26844:	strb	r1, [r0], #4
   26848:	cmp	r1, #0
   2684c:	beq	2685c <ftello64@plt+0x14f74>
   26850:	ldmib	r5, {r1, r2}
   26854:	stm	r0, {r1, r2}
   26858:	b	26868 <ftello64@plt+0x14f80>
   2685c:	mov	r1, #0
   26860:	str	r1, [r0]
   26864:	str	r1, [r0, #4]
   26868:	ldrb	r0, [r5, #12]
   2686c:	strb	r0, [r4, #12]
   26870:	add	r0, r5, #32
   26874:	ldr	r1, [r5, #16]
   26878:	cmp	r1, r0
   2687c:	beq	26888 <ftello64@plt+0x14fa0>
   26880:	mov	r6, r1
   26884:	b	26898 <ftello64@plt+0x14fb0>
   26888:	ldr	r2, [r5, #20]
   2688c:	add	r6, r4, #32
   26890:	mov	r0, r6
   26894:	bl	115c4 <memcpy@plt>
   26898:	str	r6, [r4, #16]
   2689c:	ldr	r0, [r5, #20]
   268a0:	str	r0, [r4, #20]
   268a4:	ldrb	r0, [r5, #24]
   268a8:	strb	r0, [r4, #24]
   268ac:	cmp	r0, #0
   268b0:	ldrne	r0, [r5, #28]
   268b4:	strne	r0, [r4, #28]
   268b8:	pop	{r4, r5, r6, sl, fp, pc}
   268bc:	cmp	r2, #0
   268c0:	beq	268f0 <ftello64@plt+0x15008>
   268c4:	mvn	r3, #0
   268c8:	udiv	r3, r3, r2
   268cc:	cmp	r3, r1
   268d0:	bcs	268f0 <ftello64@plt+0x15008>
   268d4:	push	{fp, lr}
   268d8:	mov	fp, sp
   268dc:	bl	11768 <__errno_location@plt>
   268e0:	mov	r1, #12
   268e4:	str	r1, [r0]
   268e8:	mov	r0, #0
   268ec:	pop	{fp, pc}
   268f0:	mul	r1, r2, r1
   268f4:	b	255e8 <ftello64@plt+0x13d00>
   268f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   268fc:	add	fp, sp, #28
   26900:	sub	sp, sp, #44	; 0x2c
   26904:	sub	sp, sp, #4096	; 0x1000
   26908:	str	r3, [sp, #16]
   2690c:	mov	r4, r1
   26910:	mov	r6, r0
   26914:	mov	r5, #0
   26918:	str	r2, [sp, #20]
   2691c:	mov	r0, r2
   26920:	mov	r1, #0
   26924:	mov	r2, #0
   26928:	mov	r3, #0
   2692c:	str	r5, [sp]
   26930:	bl	1154c <iconv@plt>
   26934:	cmp	r4, #0
   26938:	str	r6, [sp, #8]
   2693c:	str	r6, [sp, #36]	; 0x24
   26940:	str	r4, [sp, #32]
   26944:	str	r4, [sp, #12]
   26948:	beq	269b8 <ftello64@plt+0x150d0>
   2694c:	mov	r5, #0
   26950:	add	r4, sp, #40	; 0x28
   26954:	mov	r8, #4096	; 0x1000
   26958:	add	sl, sp, #24
   2695c:	add	r9, sp, #36	; 0x24
   26960:	add	r7, sp, #32
   26964:	add	r6, sp, #28
   26968:	ldr	r0, [sp, #20]
   2696c:	mov	r1, r9
   26970:	mov	r2, r7
   26974:	mov	r3, r6
   26978:	str	r4, [sp, #28]
   2697c:	str	r8, [sp, #24]
   26980:	str	sl, [sp]
   26984:	bl	1154c <iconv@plt>
   26988:	cmn	r0, #1
   2698c:	bne	269a0 <ftello64@plt+0x150b8>
   26990:	bl	11768 <__errno_location@plt>
   26994:	ldr	r0, [r0]
   26998:	cmp	r0, #7
   2699c:	bne	26a08 <ftello64@plt+0x15120>
   269a0:	ldr	r1, [sp, #28]
   269a4:	sub	r0, r5, r4
   269a8:	add	r5, r0, r1
   269ac:	ldr	r0, [sp, #32]
   269b0:	cmp	r0, #0
   269b4:	bne	26968 <ftello64@plt+0x15080>
   269b8:	mov	r0, #4096	; 0x1000
   269bc:	add	r6, sp, #40	; 0x28
   269c0:	add	r3, sp, #28
   269c4:	mov	r1, #0
   269c8:	mov	r2, #0
   269cc:	mov	r4, #0
   269d0:	str	r0, [sp, #24]
   269d4:	add	r0, sp, #24
   269d8:	str	r6, [sp, #28]
   269dc:	str	r0, [sp]
   269e0:	ldr	r0, [sp, #20]
   269e4:	bl	1154c <iconv@plt>
   269e8:	cmn	r0, #1
   269ec:	beq	26a00 <ftello64@plt+0x15118>
   269f0:	ldr	r1, [sp, #28]
   269f4:	sub	r0, r5, r6
   269f8:	add	r5, r0, r1
   269fc:	b	26a14 <ftello64@plt+0x1512c>
   26a00:	mov	r4, #1
   26a04:	b	26a14 <ftello64@plt+0x1512c>
   26a08:	cmp	r0, #22
   26a0c:	beq	269b8 <ftello64@plt+0x150d0>
   26a10:	mov	r4, #1
   26a14:	mvn	r9, #0
   26a18:	cmp	r4, #0
   26a1c:	beq	26a2c <ftello64@plt+0x15144>
   26a20:	mov	r0, r9
   26a24:	sub	sp, fp, #28
   26a28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26a2c:	ldr	r1, [fp, #8]
   26a30:	cmp	r5, #0
   26a34:	beq	26ae8 <ftello64@plt+0x15200>
   26a38:	ldr	r0, [sp, #16]
   26a3c:	ldr	r4, [r0]
   26a40:	cmp	r4, #0
   26a44:	beq	26a54 <ftello64@plt+0x1516c>
   26a48:	ldr	r0, [r1]
   26a4c:	cmp	r0, r5
   26a50:	bcs	26a68 <ftello64@plt+0x15180>
   26a54:	mov	r0, r5
   26a58:	bl	255b8 <ftello64@plt+0x13cd0>
   26a5c:	mov	r4, r0
   26a60:	cmp	r0, #0
   26a64:	beq	26af4 <ftello64@plt+0x1520c>
   26a68:	mov	r0, #0
   26a6c:	mov	r1, #0
   26a70:	mov	r2, #0
   26a74:	mov	r3, #0
   26a78:	str	r0, [sp]
   26a7c:	ldr	r0, [sp, #20]
   26a80:	bl	1154c <iconv@plt>
   26a84:	ldr	r0, [sp, #8]
   26a88:	mov	sl, r4
   26a8c:	str	r4, [sp, #32]
   26a90:	str	r5, [sp, #28]
   26a94:	str	r0, [sp, #40]	; 0x28
   26a98:	ldr	r0, [sp, #12]
   26a9c:	cmp	r0, #0
   26aa0:	str	r0, [sp, #36]	; 0x24
   26aa4:	beq	26b14 <ftello64@plt+0x1522c>
   26aa8:	add	r8, sp, #28
   26aac:	add	r7, sp, #40	; 0x28
   26ab0:	add	r6, sp, #36	; 0x24
   26ab4:	add	r4, sp, #32
   26ab8:	ldr	r0, [sp, #20]
   26abc:	mov	r1, r7
   26ac0:	mov	r2, r6
   26ac4:	mov	r3, r4
   26ac8:	str	r8, [sp]
   26acc:	bl	1154c <iconv@plt>
   26ad0:	cmn	r0, #1
   26ad4:	beq	26b04 <ftello64@plt+0x1521c>
   26ad8:	ldr	r0, [sp, #36]	; 0x24
   26adc:	cmp	r0, #0
   26ae0:	bne	26ab8 <ftello64@plt+0x151d0>
   26ae4:	b	26b14 <ftello64@plt+0x1522c>
   26ae8:	mov	r9, #0
   26aec:	str	r9, [r1]
   26af0:	b	26a20 <ftello64@plt+0x15138>
   26af4:	bl	11768 <__errno_location@plt>
   26af8:	mov	r1, #12
   26afc:	str	r1, [r0]
   26b00:	b	26a20 <ftello64@plt+0x15138>
   26b04:	bl	11768 <__errno_location@plt>
   26b08:	ldr	r0, [r0]
   26b0c:	cmp	r0, #22
   26b10:	bne	26b5c <ftello64@plt+0x15274>
   26b14:	add	r0, sp, #28
   26b18:	add	r3, sp, #32
   26b1c:	mov	r1, #0
   26b20:	mov	r2, #0
   26b24:	str	r0, [sp]
   26b28:	ldr	r0, [sp, #20]
   26b2c:	bl	1154c <iconv@plt>
   26b30:	cmn	r0, #1
   26b34:	beq	26b5c <ftello64@plt+0x15274>
   26b38:	ldr	r0, [sp, #28]
   26b3c:	cmp	r0, #0
   26b40:	bne	26b78 <ftello64@plt+0x15290>
   26b44:	ldr	r0, [sp, #16]
   26b48:	mov	r9, #0
   26b4c:	str	sl, [r0]
   26b50:	ldr	r0, [fp, #8]
   26b54:	str	r5, [r0]
   26b58:	b	26a20 <ftello64@plt+0x15138>
   26b5c:	ldr	r0, [sp, #16]
   26b60:	ldr	r0, [r0]
   26b64:	cmp	sl, r0
   26b68:	beq	26a20 <ftello64@plt+0x15138>
   26b6c:	mov	r0, sl
   26b70:	bl	150fc <ftello64@plt+0x3814>
   26b74:	b	26a20 <ftello64@plt+0x15138>
   26b78:	bl	118ac <abort@plt>
   26b7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26b80:	add	fp, sp, #28
   26b84:	sub	sp, sp, #20
   26b88:	mov	r8, r1
   26b8c:	str	r0, [sp, #16]
   26b90:	bl	11750 <strlen@plt>
   26b94:	mov	r5, r0
   26b98:	cmp	r0, #4096	; 0x1000
   26b9c:	str	r0, [sp, #12]
   26ba0:	lslcc	r5, r0, #4
   26ba4:	add	r4, r5, #1
   26ba8:	mov	r0, r4
   26bac:	bl	255b8 <ftello64@plt+0x13cd0>
   26bb0:	cmp	r0, #0
   26bb4:	beq	26c60 <ftello64@plt+0x15378>
   26bb8:	mov	r6, r0
   26bbc:	mov	r0, #0
   26bc0:	mov	r1, #0
   26bc4:	mov	r2, #0
   26bc8:	mov	r3, #0
   26bcc:	str	r0, [sp]
   26bd0:	mov	r0, r8
   26bd4:	bl	1154c <iconv@plt>
   26bd8:	stmib	sp, {r5, r6}
   26bdc:	add	r5, sp, #4
   26be0:	add	r1, sp, #16
   26be4:	add	r2, sp, #12
   26be8:	add	r3, sp, #8
   26bec:	mov	r0, r8
   26bf0:	str	r5, [sp]
   26bf4:	bl	1154c <iconv@plt>
   26bf8:	cmn	r0, #1
   26bfc:	beq	26c70 <ftello64@plt+0x15388>
   26c00:	mov	r7, r6
   26c04:	add	r3, sp, #8
   26c08:	mov	r0, r8
   26c0c:	mov	r1, #0
   26c10:	mov	r2, #0
   26c14:	str	r5, [sp]
   26c18:	bl	1154c <iconv@plt>
   26c1c:	cmn	r0, #1
   26c20:	beq	26cf0 <ftello64@plt+0x15408>
   26c24:	mov	r5, r7
   26c28:	ldr	r0, [sp, #8]
   26c2c:	add	r1, r0, #1
   26c30:	str	r1, [sp, #8]
   26c34:	mov	r1, #0
   26c38:	strb	r1, [r0]
   26c3c:	ldr	r0, [sp, #8]
   26c40:	sub	r1, r0, r5
   26c44:	cmp	r1, r4
   26c48:	bcs	26d74 <ftello64@plt+0x1548c>
   26c4c:	mov	r0, r5
   26c50:	bl	255e8 <ftello64@plt+0x13d00>
   26c54:	cmp	r0, #0
   26c58:	moveq	r0, r5
   26c5c:	b	26da0 <ftello64@plt+0x154b8>
   26c60:	bl	11768 <__errno_location@plt>
   26c64:	mov	r1, #12
   26c68:	str	r1, [r0]
   26c6c:	b	26d9c <ftello64@plt+0x154b4>
   26c70:	bl	11768 <__errno_location@plt>
   26c74:	mov	r9, r0
   26c78:	ldr	r0, [r9]
   26c7c:	cmp	r0, #7
   26c80:	bne	26da8 <ftello64@plt+0x154c0>
   26c84:	cmp	r4, r4, lsl #1
   26c88:	bcs	26d7c <ftello64@plt+0x15494>
   26c8c:	ldr	sl, [sp, #8]
   26c90:	lsl	r4, r4, #1
   26c94:	mov	r0, r6
   26c98:	mov	r1, r4
   26c9c:	bl	255e8 <ftello64@plt+0x13d00>
   26ca0:	cmp	r0, #0
   26ca4:	beq	26d7c <ftello64@plt+0x15494>
   26ca8:	mov	r7, r0
   26cac:	sub	r0, sl, r6
   26cb0:	add	r5, sp, #4
   26cb4:	add	r2, sp, #12
   26cb8:	add	r3, sp, #8
   26cbc:	add	r1, r7, r0
   26cc0:	mvn	r0, r0
   26cc4:	str	r5, [sp]
   26cc8:	add	r0, r4, r0
   26ccc:	str	r1, [sp, #8]
   26cd0:	add	r1, sp, #16
   26cd4:	str	r0, [sp, #4]
   26cd8:	mov	r0, r8
   26cdc:	bl	1154c <iconv@plt>
   26ce0:	cmn	r0, #1
   26ce4:	mov	r6, r7
   26ce8:	beq	26c78 <ftello64@plt+0x15390>
   26cec:	b	26c04 <ftello64@plt+0x1531c>
   26cf0:	bl	11768 <__errno_location@plt>
   26cf4:	mov	r6, r0
   26cf8:	add	r9, sp, #8
   26cfc:	ldr	r0, [r6]
   26d00:	cmp	r0, #7
   26d04:	bne	26d90 <ftello64@plt+0x154a8>
   26d08:	cmp	r4, r4, lsl #1
   26d0c:	bcs	26d88 <ftello64@plt+0x154a0>
   26d10:	ldr	sl, [sp, #8]
   26d14:	lsl	r4, r4, #1
   26d18:	mov	r0, r7
   26d1c:	mov	r1, r4
   26d20:	bl	255e8 <ftello64@plt+0x13d00>
   26d24:	cmp	r0, #0
   26d28:	beq	26d88 <ftello64@plt+0x154a0>
   26d2c:	mov	r5, r0
   26d30:	sub	r0, sl, r7
   26d34:	mov	r2, #0
   26d38:	mov	r3, r9
   26d3c:	add	r1, r5, r0
   26d40:	mvn	r0, r0
   26d44:	add	r0, r4, r0
   26d48:	str	r1, [sp, #8]
   26d4c:	mov	r1, #0
   26d50:	str	r0, [sp, #4]
   26d54:	add	r0, sp, #4
   26d58:	str	r0, [sp]
   26d5c:	mov	r0, r8
   26d60:	bl	1154c <iconv@plt>
   26d64:	cmn	r0, #1
   26d68:	mov	r7, r5
   26d6c:	beq	26cfc <ftello64@plt+0x15414>
   26d70:	b	26c28 <ftello64@plt+0x15340>
   26d74:	mov	r0, r5
   26d78:	b	26da0 <ftello64@plt+0x154b8>
   26d7c:	mov	r0, #12
   26d80:	str	r0, [r9]
   26d84:	b	26d94 <ftello64@plt+0x154ac>
   26d88:	mov	r0, #12
   26d8c:	str	r0, [r6]
   26d90:	mov	r6, r7
   26d94:	mov	r0, r6
   26d98:	bl	150fc <ftello64@plt+0x3814>
   26d9c:	mov	r0, #0
   26da0:	sub	sp, fp, #28
   26da4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26da8:	cmp	r0, #22
   26dac:	beq	26c00 <ftello64@plt+0x15318>
   26db0:	b	26d94 <ftello64@plt+0x154ac>
   26db4:	push	{r4, r5, r6, r7, fp, lr}
   26db8:	add	fp, sp, #16
   26dbc:	mov	r5, r0
   26dc0:	ldrb	r0, [r0]
   26dc4:	cmp	r0, #0
   26dc8:	beq	26e34 <ftello64@plt+0x1554c>
   26dcc:	mov	r4, r1
   26dd0:	mov	r0, r1
   26dd4:	mov	r1, r2
   26dd8:	mov	r6, r2
   26ddc:	bl	25638 <ftello64@plt+0x13d50>
   26de0:	cmp	r0, #0
   26de4:	beq	26e34 <ftello64@plt+0x1554c>
   26de8:	mov	r0, r6
   26dec:	mov	r1, r4
   26df0:	bl	116e4 <iconv_open@plt>
   26df4:	mov	r4, #0
   26df8:	cmn	r0, #1
   26dfc:	beq	26e80 <ftello64@plt+0x15598>
   26e00:	mov	r6, r0
   26e04:	mov	r0, r5
   26e08:	mov	r1, r6
   26e0c:	bl	26b7c <ftello64@plt+0x15294>
   26e10:	cmp	r0, #0
   26e14:	beq	26e5c <ftello64@plt+0x15574>
   26e18:	mov	r5, r0
   26e1c:	mov	r0, r6
   26e20:	bl	11534 <iconv_close@plt>
   26e24:	cmn	r0, #1
   26e28:	ble	26e78 <ftello64@plt+0x15590>
   26e2c:	mov	r4, r5
   26e30:	b	26e80 <ftello64@plt+0x15598>
   26e34:	mov	r0, r5
   26e38:	bl	11624 <strdup@plt>
   26e3c:	mov	r4, r0
   26e40:	cmp	r0, #0
   26e44:	bne	26e80 <ftello64@plt+0x15598>
   26e48:	bl	11768 <__errno_location@plt>
   26e4c:	mov	r1, #12
   26e50:	mov	r4, #0
   26e54:	str	r1, [r0]
   26e58:	b	26e80 <ftello64@plt+0x15598>
   26e5c:	bl	11768 <__errno_location@plt>
   26e60:	ldr	r7, [r0]
   26e64:	mov	r5, r0
   26e68:	mov	r0, r6
   26e6c:	bl	11534 <iconv_close@plt>
   26e70:	str	r7, [r5]
   26e74:	b	26e80 <ftello64@plt+0x15598>
   26e78:	mov	r0, r5
   26e7c:	bl	150fc <ftello64@plt+0x3814>
   26e80:	mov	r0, r4
   26e84:	pop	{r4, r5, r6, r7, fp, pc}
   26e88:	push	{r4, r5, fp, lr}
   26e8c:	add	fp, sp, #8
   26e90:	mov	r4, r1
   26e94:	mov	r1, #0
   26e98:	mov	r5, r0
   26e9c:	mov	r2, r4
   26ea0:	bl	117e0 <memchr@plt>
   26ea4:	rsb	r1, r5, #1
   26ea8:	cmp	r0, #0
   26eac:	addne	r4, r1, r0
   26eb0:	mov	r0, r4
   26eb4:	pop	{r4, r5, fp, pc}
   26eb8:	push	{r4, sl, fp, lr}
   26ebc:	add	fp, sp, #8
   26ec0:	sub	sp, sp, #264	; 0x108
   26ec4:	add	r1, sp, #7
   26ec8:	movw	r2, #257	; 0x101
   26ecc:	bl	27110 <ftello64@plt+0x15828>
   26ed0:	mov	r4, #0
   26ed4:	cmp	r0, #0
   26ed8:	bne	26f10 <ftello64@plt+0x15628>
   26edc:	movw	r1, #34839	; 0x8817
   26ee0:	add	r0, sp, #7
   26ee4:	movt	r1, #2
   26ee8:	bl	11558 <strcmp@plt>
   26eec:	cmp	r0, #0
   26ef0:	beq	26f10 <ftello64@plt+0x15628>
   26ef4:	movw	r1, #34841	; 0x8819
   26ef8:	add	r0, sp, #7
   26efc:	movt	r1, #2
   26f00:	bl	11558 <strcmp@plt>
   26f04:	mov	r4, r0
   26f08:	cmp	r0, #0
   26f0c:	movwne	r4, #1
   26f10:	mov	r0, r4
   26f14:	sub	sp, fp, #8
   26f18:	pop	{r4, sl, fp, pc}
   26f1c:	push	{r4, sl, fp, lr}
   26f20:	add	fp, sp, #8
   26f24:	mov	r4, #0
   26f28:	adds	r0, r0, #16
   26f2c:	adc	r1, r4, #0
   26f30:	rsb	r2, r1, #0
   26f34:	eors	r2, r2, r1
   26f38:	movwne	r2, #1
   26f3c:	cmp	r0, #0
   26f40:	blt	26f7c <ftello64@plt+0x15694>
   26f44:	cmp	r2, #0
   26f48:	asreq	r2, r0, #31
   26f4c:	eoreq	r3, r0, r0
   26f50:	andeq	r2, r2, #1
   26f54:	eoreq	r1, r1, r2
   26f58:	orrseq	r1, r3, r1
   26f5c:	bne	26f7c <ftello64@plt+0x15694>
   26f60:	bl	116d8 <malloc@plt>
   26f64:	cmp	r0, #0
   26f68:	addne	r4, r0, #8
   26f6c:	movne	r1, #8
   26f70:	bfine	r4, r1, #0, #4
   26f74:	subne	r0, r4, r0
   26f78:	strbne	r0, [r4, #-1]
   26f7c:	mov	r0, r4
   26f80:	pop	{r4, sl, fp, pc}
   26f84:	tst	r0, #7
   26f88:	bne	26fa0 <ftello64@plt+0x156b8>
   26f8c:	tst	r0, #8
   26f90:	bxeq	lr
   26f94:	ldrb	r1, [r0, #-1]
   26f98:	sub	r0, r0, r1
   26f9c:	b	150fc <ftello64@plt+0x3814>
   26fa0:	push	{fp, lr}
   26fa4:	mov	fp, sp
   26fa8:	bl	118ac <abort@plt>
   26fac:	push	{r4, sl, fp, lr}
   26fb0:	add	fp, sp, #8
   26fb4:	mov	r4, r0
   26fb8:	bl	1157c <wcwidth@plt>
   26fbc:	cmn	r0, #1
   26fc0:	popgt	{r4, sl, fp, pc}
   26fc4:	mov	r0, r4
   26fc8:	bl	11654 <iswcntrl@plt>
   26fcc:	clz	r0, r0
   26fd0:	lsr	r0, r0, #5
   26fd4:	pop	{r4, sl, fp, pc}
   26fd8:	push	{r4, r5, r6, sl, fp, lr}
   26fdc:	add	fp, sp, #16
   26fe0:	mov	r4, r0
   26fe4:	mov	r0, r1
   26fe8:	mov	r5, r1
   26fec:	ldr	r1, [r0], #16
   26ff0:	cmp	r1, r0
   26ff4:	beq	27000 <ftello64@plt+0x15718>
   26ff8:	mov	r6, r1
   26ffc:	b	27010 <ftello64@plt+0x15728>
   27000:	ldr	r2, [r5, #4]
   27004:	add	r6, r4, #16
   27008:	mov	r0, r6
   2700c:	bl	115c4 <memcpy@plt>
   27010:	str	r6, [r4]
   27014:	ldr	r0, [r5, #4]
   27018:	str	r0, [r4, #4]
   2701c:	ldrb	r0, [r5, #8]
   27020:	strb	r0, [r4, #8]
   27024:	cmp	r0, #0
   27028:	ldrne	r0, [r5, #12]
   2702c:	strne	r0, [r4, #12]
   27030:	pop	{r4, r5, r6, sl, fp, pc}
   27034:	movw	r2, #34848	; 0x8820
   27038:	ubfx	r1, r0, #5, #3
   2703c:	and	r0, r0, #31
   27040:	movt	r2, #2
   27044:	ldr	r1, [r2, r1, lsl #2]
   27048:	mov	r2, #1
   2704c:	and	r0, r1, r2, lsl r0
   27050:	cmp	r0, #0
   27054:	movwne	r0, #1
   27058:	bx	lr
   2705c:	push	{r4, r5, r6, sl, fp, lr}
   27060:	add	fp, sp, #16
   27064:	sub	sp, sp, #56	; 0x38
   27068:	mov	r5, r0
   2706c:	bl	11684 <__ctype_get_mb_cur_max@plt>
   27070:	cmp	r0, #2
   27074:	bcc	27100 <ftello64@plt+0x15818>
   27078:	mov	r4, #0
   2707c:	mov	r0, sp
   27080:	str	r4, [sp, #8]
   27084:	str	r4, [sp, #4]
   27088:	strb	r4, [sp]
   2708c:	str	r5, [sp, #16]
   27090:	strb	r4, [sp, #12]
   27094:	bl	26680 <ftello64@plt+0x14d98>
   27098:	ldrb	r0, [sp, #24]
   2709c:	cmp	r0, #0
   270a0:	beq	270b0 <ftello64@plt+0x157c8>
   270a4:	ldr	r0, [sp, #28]
   270a8:	cmp	r0, #0
   270ac:	beq	270f4 <ftello64@plt+0x1580c>
   270b0:	mov	r6, #0
   270b4:	mov	r5, sp
   270b8:	mov	r4, #0
   270bc:	strb	r6, [sp, #12]
   270c0:	ldr	r0, [sp, #16]
   270c4:	ldr	r1, [sp, #20]
   270c8:	add	r0, r0, r1
   270cc:	str	r0, [sp, #16]
   270d0:	mov	r0, r5
   270d4:	bl	26680 <ftello64@plt+0x14d98>
   270d8:	ldrb	r1, [sp, #24]
   270dc:	ldr	r0, [sp, #28]
   270e0:	add	r4, r4, #1
   270e4:	cmp	r1, #0
   270e8:	beq	270bc <ftello64@plt+0x157d4>
   270ec:	cmp	r0, #0
   270f0:	bne	270bc <ftello64@plt+0x157d4>
   270f4:	mov	r0, r4
   270f8:	sub	sp, fp, #16
   270fc:	pop	{r4, r5, r6, sl, fp, pc}
   27100:	mov	r0, r5
   27104:	sub	sp, fp, #16
   27108:	pop	{r4, r5, r6, sl, fp, lr}
   2710c:	b	11750 <strlen@plt>
   27110:	push	{r4, r5, r6, r7, fp, lr}
   27114:	add	fp, sp, #16
   27118:	mov	r4, r1
   2711c:	mov	r1, #0
   27120:	mov	r6, r2
   27124:	bl	1181c <setlocale@plt>
   27128:	cmp	r0, #0
   2712c:	beq	27158 <ftello64@plt+0x15870>
   27130:	mov	r7, r0
   27134:	bl	11750 <strlen@plt>
   27138:	cmp	r0, r6
   2713c:	bcs	2716c <ftello64@plt+0x15884>
   27140:	add	r2, r0, #1
   27144:	mov	r0, r4
   27148:	mov	r1, r7
   2714c:	bl	115c4 <memcpy@plt>
   27150:	mov	r5, #0
   27154:	b	27194 <ftello64@plt+0x158ac>
   27158:	cmp	r6, #0
   2715c:	mov	r5, #22
   27160:	movne	r0, #0
   27164:	strbne	r0, [r4]
   27168:	b	27194 <ftello64@plt+0x158ac>
   2716c:	mov	r5, #34	; 0x22
   27170:	cmp	r6, #0
   27174:	beq	27194 <ftello64@plt+0x158ac>
   27178:	sub	r6, r6, #1
   2717c:	mov	r0, r4
   27180:	mov	r1, r7
   27184:	mov	r2, r6
   27188:	bl	115c4 <memcpy@plt>
   2718c:	mov	r0, #0
   27190:	strb	r0, [r4, r6]
   27194:	mov	r0, r5
   27198:	pop	{r4, r5, r6, r7, fp, pc}
   2719c:	mov	r1, #0
   271a0:	b	1181c <setlocale@plt>
   271a4:	cmp	r3, #0
   271a8:	cmpeq	r2, #0
   271ac:	bne	271d0 <ftello64@plt+0x158e8>
   271b0:	cmp	r1, #0
   271b4:	movlt	r1, #-2147483648	; 0x80000000
   271b8:	movlt	r0, #0
   271bc:	blt	271cc <ftello64@plt+0x158e4>
   271c0:	cmpeq	r0, #0
   271c4:	mvnne	r1, #-2147483648	; 0x80000000
   271c8:	mvnne	r0, #0
   271cc:	b	27278 <ftello64@plt+0x15990>
   271d0:	sub	sp, sp, #8
   271d4:	push	{sp, lr}
   271d8:	cmp	r1, #0
   271dc:	blt	271fc <ftello64@plt+0x15914>
   271e0:	cmp	r3, #0
   271e4:	blt	27230 <ftello64@plt+0x15948>
   271e8:	bl	27288 <ftello64@plt+0x159a0>
   271ec:	ldr	lr, [sp, #4]
   271f0:	add	sp, sp, #8
   271f4:	pop	{r2, r3}
   271f8:	bx	lr
   271fc:	rsbs	r0, r0, #0
   27200:	sbc	r1, r1, r1, lsl #1
   27204:	cmp	r3, #0
   27208:	blt	27254 <ftello64@plt+0x1596c>
   2720c:	bl	27288 <ftello64@plt+0x159a0>
   27210:	ldr	lr, [sp, #4]
   27214:	add	sp, sp, #8
   27218:	pop	{r2, r3}
   2721c:	rsbs	r0, r0, #0
   27220:	sbc	r1, r1, r1, lsl #1
   27224:	rsbs	r2, r2, #0
   27228:	sbc	r3, r3, r3, lsl #1
   2722c:	bx	lr
   27230:	rsbs	r2, r2, #0
   27234:	sbc	r3, r3, r3, lsl #1
   27238:	bl	27288 <ftello64@plt+0x159a0>
   2723c:	ldr	lr, [sp, #4]
   27240:	add	sp, sp, #8
   27244:	pop	{r2, r3}
   27248:	rsbs	r0, r0, #0
   2724c:	sbc	r1, r1, r1, lsl #1
   27250:	bx	lr
   27254:	rsbs	r2, r2, #0
   27258:	sbc	r3, r3, r3, lsl #1
   2725c:	bl	27288 <ftello64@plt+0x159a0>
   27260:	ldr	lr, [sp, #4]
   27264:	add	sp, sp, #8
   27268:	pop	{r2, r3}
   2726c:	rsbs	r2, r2, #0
   27270:	sbc	r3, r3, r3, lsl #1
   27274:	bx	lr
   27278:	push	{r1, lr}
   2727c:	mov	r0, #8
   27280:	bl	1151c <raise@plt>
   27284:	pop	{r1, pc}
   27288:	cmp	r1, r3
   2728c:	cmpeq	r0, r2
   27290:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27294:	mov	r4, r0
   27298:	movcc	r0, #0
   2729c:	mov	r5, r1
   272a0:	ldr	lr, [sp, #36]	; 0x24
   272a4:	movcc	r1, r0
   272a8:	bcc	273a4 <ftello64@plt+0x15abc>
   272ac:	cmp	r3, #0
   272b0:	clzeq	ip, r2
   272b4:	clzne	ip, r3
   272b8:	addeq	ip, ip, #32
   272bc:	cmp	r5, #0
   272c0:	clzeq	r1, r4
   272c4:	addeq	r1, r1, #32
   272c8:	clzne	r1, r5
   272cc:	sub	ip, ip, r1
   272d0:	sub	sl, ip, #32
   272d4:	lsl	r9, r3, ip
   272d8:	rsb	fp, ip, #32
   272dc:	orr	r9, r9, r2, lsl sl
   272e0:	orr	r9, r9, r2, lsr fp
   272e4:	lsl	r8, r2, ip
   272e8:	cmp	r5, r9
   272ec:	cmpeq	r4, r8
   272f0:	movcc	r0, #0
   272f4:	movcc	r1, r0
   272f8:	bcc	27314 <ftello64@plt+0x15a2c>
   272fc:	mov	r0, #1
   27300:	subs	r4, r4, r8
   27304:	lsl	r1, r0, sl
   27308:	orr	r1, r1, r0, lsr fp
   2730c:	lsl	r0, r0, ip
   27310:	sbc	r5, r5, r9
   27314:	cmp	ip, #0
   27318:	beq	273a4 <ftello64@plt+0x15abc>
   2731c:	lsr	r6, r8, #1
   27320:	orr	r6, r6, r9, lsl #31
   27324:	lsr	r7, r9, #1
   27328:	mov	r2, ip
   2732c:	b	27350 <ftello64@plt+0x15a68>
   27330:	subs	r3, r4, r6
   27334:	sbc	r8, r5, r7
   27338:	adds	r3, r3, r3
   2733c:	adc	r8, r8, r8
   27340:	adds	r4, r3, #1
   27344:	adc	r5, r8, #0
   27348:	subs	r2, r2, #1
   2734c:	beq	2736c <ftello64@plt+0x15a84>
   27350:	cmp	r5, r7
   27354:	cmpeq	r4, r6
   27358:	bcs	27330 <ftello64@plt+0x15a48>
   2735c:	adds	r4, r4, r4
   27360:	adc	r5, r5, r5
   27364:	subs	r2, r2, #1
   27368:	bne	27350 <ftello64@plt+0x15a68>
   2736c:	lsr	r3, r4, ip
   27370:	orr	r3, r3, r5, lsl fp
   27374:	lsr	r2, r5, ip
   27378:	orr	r3, r3, r5, lsr sl
   2737c:	adds	r0, r0, r4
   27380:	mov	r4, r3
   27384:	lsl	r3, r2, ip
   27388:	orr	r3, r3, r4, lsl sl
   2738c:	lsl	ip, r4, ip
   27390:	orr	r3, r3, r4, lsr fp
   27394:	adc	r1, r1, r5
   27398:	subs	r0, r0, ip
   2739c:	mov	r5, r2
   273a0:	sbc	r1, r1, r3
   273a4:	cmp	lr, #0
   273a8:	strdne	r4, [lr]
   273ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   273b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   273b4:	mov	r7, r0
   273b8:	ldr	r6, [pc, #72]	; 27408 <ftello64@plt+0x15b20>
   273bc:	ldr	r5, [pc, #72]	; 2740c <ftello64@plt+0x15b24>
   273c0:	add	r6, pc, r6
   273c4:	add	r5, pc, r5
   273c8:	sub	r6, r6, r5
   273cc:	mov	r8, r1
   273d0:	mov	r9, r2
   273d4:	bl	114cc <pthread_mutex_unlock@plt-0x20>
   273d8:	asrs	r6, r6, #2
   273dc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   273e0:	mov	r4, #0
   273e4:	add	r4, r4, #1
   273e8:	ldr	r3, [r5], #4
   273ec:	mov	r2, r9
   273f0:	mov	r1, r8
   273f4:	mov	r0, r7
   273f8:	blx	r3
   273fc:	cmp	r6, r4
   27400:	bne	273e4 <ftello64@plt+0x15afc>
   27404:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27408:	andeq	r1, r1, r4, asr #22
   2740c:	andeq	r1, r1, ip, lsr fp
   27410:	bx	lr
   27414:	ldr	r3, [pc, #12]	; 27428 <ftello64@plt+0x15b40>
   27418:	mov	r1, #0
   2741c:	add	r3, pc, r3
   27420:	ldr	r2, [r3]
   27424:	b	1178c <__cxa_atexit@plt>
   27428:	andeq	r1, r1, r8, asr #26
   2742c:	mov	r2, r1
   27430:	mov	r1, r0
   27434:	mov	r0, #3
   27438:	b	1166c <__fxstat64@plt>

Disassembly of section .fini:

0002743c <.fini>:
   2743c:	push	{r3, lr}
   27440:	pop	{r3, pc}
