INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/alveo_hls4ml
	Log files: /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/alveo_hls4ml
WARNING: [v++ 60-2441] The option '--advanced.prop solution.hls_pre_tcl' is being deprecated. Please use '--hls.pre_tcl' option instead
INFO: [v++ 60-1548] Creating build summary session with primary output /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo.compile_summary, at Thu May 16 17:53:59 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/alveo_hls4ml/v++_compile_alveo_hls4ml_guidance.html', at Thu May 16 17:53:59 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'alveo_hls4ml'

===>The following messages were generated while  performing high-level synthesis for kernel: alveo_hls4ml Log file: /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_67_1_VITIS_LOOP_68_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_67_1_VITIS_LOOP_68_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_74_3_VITIS_LOOP_75_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_74_3_VITIS_LOOP_75_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_111_1'
INFO: [v++ 204-61] Pipelining loop 'ReuseLoop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ReuseLoop'
INFO: [v++ 204-61] Pipelining loop 'ReuseLoop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'ReuseLoop'
INFO: [v++ 204-61] Pipelining function 'hard_sigmoid<ap_fixed,ap_ufixed<16,0,4,0,0>,hard_sigmoid_config2_recr>'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'hard_sigmoid<ap_fixed,ap_ufixed<16,0,4,0,0>,hard_sigmoid_config2_recr>'
INFO: [v++ 204-61] Pipelining loop 'ReuseLoop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'ReuseLoop'
INFO: [v++ 204-61] Pipelining loop 'ReuseLoop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'ReuseLoop'
INFO: [v++ 204-61] Pipelining loop 'ElementLoop'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ElementLoop'
INFO: [v++ 204-61] Pipelining loop 'RndNormElementLoop'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'RndNormElementLoop'
INFO: [v++ 204-61] Pipelining function 'multiply<ap_fixed,ap_fixed<16,3,4,0,0>,ap_fixed<16,6,5,3,0>,config14>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'multiply<ap_fixed,ap_fixed<16,3,4,0,0>,ap_fixed<16,6,5,3,0>,config14>'
INFO: [v++ 204-61] Pipelining function 'add<ap_fixed,ap_fixed<16,3,4,0,0>,ap_fixed<16,6,5,3,0>,config16>'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'add<ap_fixed,ap_fixed<16,3,4,0,0>,ap_fixed<16,6,5,3,0>,config16>'
INFO: [v++ 204-61] Pipelining loop 'ReuseLoop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'ReuseLoop'
INFO: [v++ 204-61] Pipelining loop 'ReuseLoop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'ReuseLoop'
INFO: [v++ 204-61] Pipelining function 'hard_sigmoid<ap_fixed,ap_ufixed<16,0,4,0,0>,hard_sigmoid_config19_recr>'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'hard_sigmoid<ap_fixed,ap_ufixed<16,0,4,0,0>,hard_sigmoid_config19_recr>'
INFO: [v++ 204-61] Pipelining loop 'LinearLoop'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'LinearLoop'
INFO: [v++ 204-61] Pipelining loop 'ReuseLoop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ReuseLoop'
INFO: [v++ 204-61] Pipelining loop 'LinearLoop'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'LinearLoop'
INFO: [v++ 204-61] Pipelining loop 'ReuseLoop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ReuseLoop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_93_5_VITIS_LOOP_94_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_93_5_VITIS_LOOP_94_6'
INFO: [v++ 200-789] **** Estimated Fmax: 248.82 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/alveo_hls4ml/system_estimate_alveo_hls4ml.xtxt
INFO: [v++ 60-586] Created _x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 44m 30s
