

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Sat Nov  4 18:08:08 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  281324586|  281349066|  2.813 sec|  2.813 sec|  281324586|  281349066|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_load_input_buffer_c2_fu_343           |load_input_buffer_c2           |    49163|    49163|  0.492 ms|  0.492 ms|   49163|   49163|       no|
        |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_371  |conv2_Pipeline_LOAD_WEIGHTS_L  |      259|      259|  2.590 us|  2.590 us|     259|     259|       no|
        |grp_conv2_Pipeline_OUT_ROW_COL_fu_380     |conv2_Pipeline_OUT_ROW_COL     |   391693|   391693|  3.917 ms|  3.917 ms|  391693|  391693|       no|
        |grp_conv2_Pipeline_RELU_fu_416            |conv2_Pipeline_RELU            |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv2_Pipeline_4_fu_433               |conv2_Pipeline_4               |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_RELU4_fu_451           |conv2_Pipeline_RELU4           |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv2_Pipeline_6_fu_468               |conv2_Pipeline_6               |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_BW_fu_486              |conv2_Pipeline_BW              |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW5_fu_502             |conv2_Pipeline_BW5             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW6_fu_517             |conv2_Pipeline_BW6             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |             |    Latency (cycles)   |     Iteration     |  Initiation Interval  | Trip |          |
        |  Loop Name  |    min    |    max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW   |  281324585|  281349065|  3309701 ~ 3309989|          -|          -|    85|        no|
        | + TILE_OUT  |    3260528|    3260816|    407566 ~ 407602|          -|          -|     8|        no|
        |  ++ EXPORT  |      12500|      12536|        3125 ~ 3134|          -|          -|     4|        no|
        |   +++ BH    |       3114|       3122|               1557|          -|          -|     2|        no|
        |  ++ CLEAR   |       3108|       3108|                777|          -|          -|     4|        no|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    617|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|    6414|  10422|    -|
|Memory           |       91|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   2130|    -|
|Register         |        -|    -|     646|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       91|   10|    7060|  13169|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       21|    2|       5|     18|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |grp_conv2_Pipeline_4_fu_433               |conv2_Pipeline_4               |        0|   0|    71|   211|    0|
    |grp_conv2_Pipeline_6_fu_468               |conv2_Pipeline_6               |        0|   0|    71|   211|    0|
    |grp_conv2_Pipeline_BW_fu_486              |conv2_Pipeline_BW              |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_BW5_fu_502             |conv2_Pipeline_BW5             |        0|   0|    45|   156|    0|
    |grp_conv2_Pipeline_BW6_fu_517             |conv2_Pipeline_BW6             |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_371  |conv2_Pipeline_LOAD_WEIGHTS_L  |        0|   0|    43|   160|    0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_380     |conv2_Pipeline_OUT_ROW_COL     |        0|   8|  2067|  3402|    0|
    |grp_conv2_Pipeline_RELU_fu_416            |conv2_Pipeline_RELU            |        0|   0|   157|   395|    0|
    |grp_conv2_Pipeline_RELU4_fu_451           |conv2_Pipeline_RELU4           |        0|   0|   157|   395|    0|
    |grp_load_input_buffer_c2_fu_343           |load_input_buffer_c2           |        0|   1|  3731|  5114|    0|
    |mul_5ns_19ns_23_1_1_U527                  |mul_5ns_19ns_23_1_1            |        0|   1|     0|     6|    0|
    |mul_7s_7ns_10_1_1_U528                    |mul_7s_7ns_10_1_1              |        0|   0|     0|    30|    0|
    |mul_7s_7ns_10_1_1_U529                    |mul_7s_7ns_10_1_1              |        0|   0|     0|    30|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                     |                               |        0|  10|  6414| 10422|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                         Memory                                        |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U                       |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4  |        2|  0|   0|    0|   612|   32|     1|        19584|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U                       |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4  |        2|  0|   0|    0|   612|   32|     1|        19584|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U                       |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4  |        2|  0|   0|    0|   612|   32|     1|        19584|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U                       |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4  |        2|  0|   0|    0|   612|   32|     1|        19584|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U             |conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4  |        2|  0|   0|    0|   612|   32|     1|        19584|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U  |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U    |conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs  |        8|  0|   0|    0|  6528|   16|     1|       104448|
    |weight_buffer_U                                                                        |conv2_weight_buffer_RAM_AUTO_1R1W                                                 |        1|  0|   0|    0|   256|   32|     1|         8192|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                                  |                                                                                  |       91|  0|   0|    0| 68596|  352|    16|      1150592|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_602_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln107_fu_897_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln110_1_fu_745_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln110_2_fu_784_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln110_3_fu_809_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln110_4_fu_848_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln110_fu_668_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln113_2_fu_721_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln113_fu_857_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln30_fu_582_p2      |         +|   0|  0|  15|           8|           2|
    |add_ln34_1_fu_576_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln34_fu_935_p2      |         +|   0|  0|  13|           6|           3|
    |add_ln60_1_fu_917_p2    |         +|   0|  0|  17|          10|           8|
    |add_ln60_fu_929_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln65_1_fu_947_p2    |         +|   0|  0|  17|          10|           7|
    |add_ln65_fu_941_p2      |         +|   0|  0|  16|           9|           6|
    |empty_266_fu_612_p2     |         +|   0|  0|  12|           5|           5|
    |empty_267_fu_633_p2     |         +|   0|  0|  71|          64|          64|
    |sub_ln110_1_fu_838_p2   |         -|   0|  0|  27|          20|          20|
    |sub_ln110_fu_774_p2     |         -|   0|  0|  27|          20|          20|
    |sub_ln113_fu_689_p2     |         -|   0|  0|  13|           6|           6|
    |ap_block_state33        |       and|   0|  0|   2|           1|           1|
    |icmp_ln106_fu_596_p2    |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln107_1_fu_862_p2  |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln107_fu_711_p2    |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln30_fu_561_p2     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln34_fu_570_p2     |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln60_fu_923_p2     |      icmp|   0|  0|  12|           3|           4|
    |or_ln110_fu_799_p2      |        or|   0|  0|   2|           2|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 617|         421|         391|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                             Name                                             | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                     |  219|         48|    1|         48|
    |bh_reg_308                                                                                    |    9|          2|    3|          6|
    |bout_reg_296                                                                                  |    9|          2|    3|          6|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0                       |   49|          9|   10|         90|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0                            |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce1                            |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0                             |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0                            |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we1                            |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0                       |   49|          9|   10|         90|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0                            |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce1                            |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0                             |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0                            |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we1                            |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0                       |   49|          9|   10|         90|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0                            |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce1                            |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0                             |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0                            |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we1                            |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0                       |   49|          9|   10|         90|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0                            |   49|          9|    1|          9|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce1                            |    9|          2|    1|          2|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0                             |   37|          7|   32|        224|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0                            |   37|          7|    1|          7|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we1                            |    9|          2|    1|          2|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0             |   49|          9|   10|         90|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0                  |   49|          9|    1|          9|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce1                  |    9|          2|    1|          2|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0                   |   37|          7|   32|        224|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0                  |   37|          7|    1|          7|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we1                  |    9|          2|    1|          2|
    |gmem_blk_n_AR                                                                                 |    9|          2|    1|          2|
    |gmem_blk_n_R                                                                                  |    9|          2|    1|          2|
    |h_fu_210                                                                                      |    9|          2|    8|         16|
    |i3_blk_n_AW                                                                                   |    9|          2|    1|          2|
    |i3_blk_n_B                                                                                    |    9|          2|    1|          2|
    |indvar_reg_273                                                                                |    9|          2|    4|          8|
    |m_axi_i2_ARVALID                                                                              |    9|          2|    1|          2|
    |m_axi_i2_RREADY                                                                               |    9|          2|    1|          2|
    |m_axi_i3_AWADDR                                                                               |   26|          5|   64|        320|
    |m_axi_i3_AWBURST                                                                              |   14|          3|    2|          6|
    |m_axi_i3_AWCACHE                                                                              |   14|          3|    4|         12|
    |m_axi_i3_AWID                                                                                 |   14|          3|    1|          3|
    |m_axi_i3_AWLEN                                                                                |   20|          4|   32|        128|
    |m_axi_i3_AWLOCK                                                                               |   14|          3|    2|          6|
    |m_axi_i3_AWPROT                                                                               |   14|          3|    3|          9|
    |m_axi_i3_AWQOS                                                                                |   14|          3|    4|         12|
    |m_axi_i3_AWREGION                                                                             |   14|          3|    4|         12|
    |m_axi_i3_AWSIZE                                                                               |   14|          3|    3|          9|
    |m_axi_i3_AWUSER                                                                               |   14|          3|    1|          3|
    |m_axi_i3_AWVALID                                                                              |   20|          4|    1|          4|
    |m_axi_i3_BREADY                                                                               |   20|          4|    1|          4|
    |m_axi_i3_WDATA                                                                                |   14|          3|   32|         96|
    |m_axi_i3_WID                                                                                  |   14|          3|    1|          3|
    |m_axi_i3_WLAST                                                                                |   14|          3|    1|          3|
    |m_axi_i3_WSTRB                                                                                |   14|          3|    4|         12|
    |m_axi_i3_WUSER                                                                                |   14|          3|    1|          3|
    |m_axi_i3_WVALID                                                                               |   14|          3|    1|          3|
    |m_axi_w2_ARADDR                                                                               |   14|          3|   64|        192|
    |m_axi_w2_ARBURST                                                                              |    9|          2|    2|          4|
    |m_axi_w2_ARCACHE                                                                              |    9|          2|    4|          8|
    |m_axi_w2_ARID                                                                                 |    9|          2|    1|          2|
    |m_axi_w2_ARLEN                                                                                |   14|          3|   32|         96|
    |m_axi_w2_ARLOCK                                                                               |    9|          2|    2|          4|
    |m_axi_w2_ARPROT                                                                               |    9|          2|    3|          6|
    |m_axi_w2_ARQOS                                                                                |    9|          2|    4|          8|
    |m_axi_w2_ARREGION                                                                             |    9|          2|    4|          8|
    |m_axi_w2_ARSIZE                                                                               |    9|          2|    3|          6|
    |m_axi_w2_ARUSER                                                                               |    9|          2|    1|          2|
    |m_axi_w2_ARVALID                                                                              |   14|          3|    1|          3|
    |m_axi_w2_RREADY                                                                               |    9|          2|    1|          2|
    |o_1_reg_320                                                                                   |    9|          2|    3|          6|
    |out_reg_284                                                                                   |    9|          2|    6|         12|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_address0  |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_we0       |    9|          2|    1|          2|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0    |   14|          3|   13|         39|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0         |   14|          3|    1|          3|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we0         |    9|          2|    1|          2|
    |phi_mul844_reg_331                                                                            |    9|          2|   10|         20|
    |w2_blk_n_AR                                                                                   |    9|          2|    1|          2|
    |weight_buffer_address0                                                                        |   14|          3|    8|         24|
    |weight_buffer_ce0                                                                             |   14|          3|    1|          3|
    |weight_buffer_we0                                                                             |    9|          2|    4|          8|
    +----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                                         | 2130|        435|  722|       3270|
    +----------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |add_ln106_reg_1014                                     |   3|   0|    3|          0|
    |add_ln107_reg_1092                                     |   3|   0|    3|          0|
    |add_ln110_4_reg_1061                                   |  64|   0|   64|          0|
    |add_ln110_reg_1025                                     |  64|   0|   64|          0|
    |add_ln113_reg_1066                                     |   7|   0|    7|          0|
    |add_ln34_1_reg_1001                                    |   4|   0|    4|          0|
    |add_ln60_1_reg_1107                                    |  10|   0|   10|          0|
    |add_ln60_reg_1115                                      |   3|   0|    3|          0|
    |add_ln65_1_reg_1130                                    |  10|   0|   10|          0|
    |add_ln65_reg_1125                                      |   9|   0|    9|          0|
    |ap_CS_fsm                                              |  47|   0|   47|          0|
    |bh_reg_308                                             |   3|   0|    3|          0|
    |bout_reg_296                                           |   3|   0|    3|          0|
    |gmem_addr_reg_1019                                     |  64|   0|   64|          0|
    |grp_conv2_Pipeline_4_fu_433_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv2_Pipeline_6_fu_468_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW5_fu_502_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW6_fu_517_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW_fu_486_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_371_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_380_ap_start_reg     |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU4_fu_451_ap_start_reg           |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU_fu_416_ap_start_reg            |   1|   0|    1|          0|
    |grp_load_input_buffer_c2_fu_343_ap_start_reg           |   1|   0|    1|          0|
    |h_fu_210                                               |   8|   0|    8|          0|
    |icmp_ln107_1_reg_1071                                  |   1|   0|    1|          0|
    |icmp_ln107_reg_1045                                    |   1|   0|    1|          0|
    |indvar_reg_273                                         |   4|   0|    4|          0|
    |mul_ln107_1_reg_1080                                   |  10|   0|   10|          0|
    |mul_ln107_reg_1049                                     |  10|   0|   10|          0|
    |o_1_reg_320                                            |   3|   0|    3|          0|
    |out_reg_284                                            |   6|   0|    6|          0|
    |phi_mul844_reg_331                                     |  10|   0|   10|          0|
    |sext_ln106_reg_1031                                    |   7|   0|    7|          0|
    |shl_ln3_reg_1037                                       |  10|   0|   30|         20|
    |trunc_ln102_reg_1006                                   |   5|   0|    5|          0|
    |trunc_ln120_1_reg_1086                                 |  62|   0|   62|          0|
    |trunc_ln2_reg_1055                                     |  62|   0|   62|          0|
    |trunc_ln60_reg_1102                                    |   9|   0|    9|          0|
    |trunc_ln_reg_976                                       |  62|   0|   62|          0|
    |w2_addr_reg_981                                        |  64|   0|   64|          0|
    |zext_ln103_reg_992                                     |   8|   0|    9|          1|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 646|   0|  667|         21|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|m_axi_i2_AWVALID     |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY     |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR      |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST     |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK      |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE     |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION    |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA       |  out|   16|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID     |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY     |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR      |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST     |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK      |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE     |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION    |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA       |   in|   16|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM    |   in|   14|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP       |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP       |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER       |   in|    1|       m_axi|             i2|       pointer|
|input_ftmap          |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w2_AWVALID     |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWREADY     |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWADDR      |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_AWID        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWLEN       |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_AWSIZE      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWBURST     |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWLOCK      |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWCACHE     |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWPROT      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWQOS       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWREGION    |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWUSER      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WVALID      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WREADY      |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WDATA       |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_WSTRB       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_WLAST       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WID         |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WUSER       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARVALID     |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARREADY     |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARADDR      |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_ARID        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARLEN       |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_ARSIZE      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARBURST     |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARLOCK      |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARCACHE     |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARPROT      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARQOS       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARREGION    |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARUSER      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RVALID      |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RREADY      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RDATA       |   in|   32|       m_axi|             w2|       pointer|
|m_axi_w2_RLAST       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RID         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RFIFONUM    |   in|   13|       m_axi|             w2|       pointer|
|m_axi_w2_RUSER       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RRESP       |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BVALID      |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BREADY      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BRESP       |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BID         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BUSER       |   in|    1|       m_axi|             w2|       pointer|
|conv2_weights        |   in|   64|     ap_none|  conv2_weights|        scalar|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   16|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   16|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   10|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|           gmem|       pointer|
|conv2_biases         |   in|   64|     ap_none|   conv2_biases|        scalar|
|m_axi_i3_AWVALID     |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWREADY     |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWADDR      |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_AWID        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWLEN       |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_AWSIZE      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWBURST     |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWLOCK      |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWCACHE     |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWPROT      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWQOS       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWREGION    |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWUSER      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WVALID      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WREADY      |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WDATA       |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_WSTRB       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_WLAST       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WID         |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WUSER       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARVALID     |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARREADY     |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARADDR      |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_ARID        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARLEN       |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_ARSIZE      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARBURST     |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARLOCK      |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARCACHE     |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARPROT      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARQOS       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARREGION    |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARUSER      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RVALID      |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RREADY      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RDATA       |   in|   32|       m_axi|             i3|       pointer|
|m_axi_i3_RLAST       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RID         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RFIFONUM    |   in|   13|       m_axi|             i3|       pointer|
|m_axi_i3_RUSER       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RRESP       |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BVALID      |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BREADY      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BRESP       |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BID         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BUSER       |   in|    1|       m_axi|             i3|       pointer|
|output_ftmap         |   in|   64|     ap_none|   output_ftmap|        scalar|
+---------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 2 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 42 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 33 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 15 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 25 
42 --> 43 11 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 42 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 48 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %weight_buffer"   --->   Operation 49 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_11, void @empty_5, void @empty_21, i32 16, i32 16, i32 256, i32 256, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_0, void @empty_5, void @empty_21, i32 16, i32 16, i32 256, i32 256, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i2, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_8, void @empty_5, void @empty_21, i32 16, i32 16, i32 256, i32 256, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_7, void @empty_5, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 54 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 55 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 56 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 57 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 58 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:34]   --->   Operation 59 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_biases" [src/conv2.cpp:34]   --->   Operation 60 'read' 'conv2_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:34]   --->   Operation 61 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:34]   --->   Operation 62 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63" [src/conv2.cpp:34]   --->   Operation 63 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i62 %trunc_ln" [src/conv2.cpp:34]   --->   Operation 64 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i32 %w2, i64 %sext_ln34" [src/conv2.cpp:34]   --->   Operation 65 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 0, i8 %h" [src/conv2.cpp:30]   --->   Operation 66 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TILE_OUT" [src/conv2.cpp:30]   --->   Operation 67 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h" [src/conv2.cpp:30]   --->   Operation 68 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_eq  i8 %h_3, i8 255" [src/conv2.cpp:30]   --->   Operation 69 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %TILE_OUT.split, void %for.end133" [src/conv2.cpp:30]   --->   Operation 70 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (1.68ns)   --->   "%call_ln32 = call void @load_input_buffer_c2, i16 %i2, i64 %input_ftmap_read, i8 %h_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:32]   --->   Operation 71 'call' 'call_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [src/conv2.cpp:56]   --->   Operation 72 'ret' 'ret_ln56' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln32 = call void @load_input_buffer_c2, i16 %i2, i64 %input_ftmap_read, i8 %h_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:32]   --->   Operation 73 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 74 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 75 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 76 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 77 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 78 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 80 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i8 %h_3" [src/conv2.cpp:103->src/conv2.cpp:53]   --->   Operation 81 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:30]   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv2.cpp:30]   --->   Operation 83 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 85 [1/1] (0.42ns)   --->   "%br_ln34 = br void %OUT" [src/conv2.cpp:34]   --->   Operation 85 'br' 'br_ln34' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%indvar = phi i4 %add_ln34_1, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit, i4 0, void %TILE_OUT.split" [src/conv2.cpp:34]   --->   Operation 86 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%out = phi i6 %add_ln34, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit, i6 0, void %TILE_OUT.split" [src/conv2.cpp:34]   --->   Operation 87 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_eq  i4 %indvar, i4 8" [src/conv2.cpp:34]   --->   Operation 88 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.79ns)   --->   "%add_ln34_1 = add i4 %indvar, i4 1" [src/conv2.cpp:34]   --->   Operation 89 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %OUT.split, void %for.inc128" [src/conv2.cpp:34]   --->   Operation 90 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln34 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:34]   --->   Operation 91 'call' 'call_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln30 = add i8 %h_3, i8 3" [src/conv2.cpp:30]   --->   Operation 92 'add' 'add_ln30' <Predicate = (icmp_ln34)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 %add_ln30, i8 %h" [src/conv2.cpp:30]   --->   Operation 93 'store' 'store_ln30' <Predicate = (icmp_ln34)> <Delay = 0.42>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TILE_OUT" [src/conv2.cpp:30]   --->   Operation 94 'br' 'br_ln30' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln34 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:34]   --->   Operation 95 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %weight_buffer, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i6 %out" [src/conv2.cpp:102->src/conv2.cpp:53]   --->   Operation 97 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:34]   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv2.cpp:34]   --->   Operation 99 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %weight_buffer, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 101 [1/1] (0.42ns)   --->   "%br_ln106 = br void %BH.i" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 101 'br' 'br_ln106' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 4.36>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%bout = phi i3 %add_ln106, void %for.inc48.i, i3 0, void %OUT.split" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 102 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.67ns)   --->   "%icmp_ln106 = icmp_eq  i3 %bout, i3 4" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 103 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (0.67ns)   --->   "%add_ln106 = add i3 %bout, i3 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 104 'add' 'add_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %BH.i.split, void %BW.i.i.preheader" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 105 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i3 %bout" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 106 'zext' 'zext_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.78ns)   --->   "%empty_266 = add i5 %zext_ln106, i5 %trunc_ln102" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 107 'add' 'empty_266' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%p_cast3 = zext i5 %empty_266" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 108 'zext' 'p_cast3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_125 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_266, i1 0" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 109 'bitconcatenate' 'tmp_125' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%p_cast13 = zext i6 %tmp_125" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 110 'zext' 'p_cast13' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (1.08ns)   --->   "%empty_267 = add i64 %p_cast13, i64 %conv2_biases_read" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 111 'add' 'empty_267' <Predicate = (!icmp_ln106)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_267, i32 1, i32 63" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 112 'partselect' 'p_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i63 %p_cast" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 113 'sext' 'p_cast_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %p_cast_cast" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 114 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (2.49ns)   --->   "%mul_ln110 = mul i23 %p_cast3, i23 260100" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 115 'mul' 'mul_ln110' <Predicate = (!icmp_ln106)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i23 %mul_ln110" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 116 'zext' 'zext_ln110' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (1.08ns)   --->   "%add_ln110 = add i64 %zext_ln110, i64 %output_ftmap_read" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 117 'add' 'add_ln110' <Predicate = (!icmp_ln106)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [1/1] (0.42ns)   --->   "%br_ln60 = br void %BW.i.i" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 118 'br' 'br_ln60' <Predicate = (icmp_ln106)> <Delay = 0.42>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 119 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 119 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 120 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 120 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 121 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 121 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 122 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 122 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 123 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 123 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 124 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 124 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 125 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 125 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 126 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 126 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i3 %bout" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 127 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %bout, i2 0" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 128 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i5 %tmp_s" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 129 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 130 [1/1] (0.78ns)   --->   "%sub_ln113 = sub i6 %zext_ln113_3, i6 %zext_ln113" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 130 'sub' 'sub_ln113' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i6 %sub_ln113" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 131 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 133 'specloopname' 'specloopname_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 134 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %gmem_addr" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 134 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i16 %gmem_addr_read" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 135 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i20, i10 %trunc_ln113, i20 0" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 136 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 137 [1/1] (0.42ns)   --->   "%br_ln107 = br void %RELU.0.i" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 137 'br' 'br_ln107' <Predicate = true> <Delay = 0.42>

State 25 <SV = 24> <Delay = 4.31>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln107, void %for.body8.1.i.preheader, i3 0, void %BH.i.split" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 138 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.67ns)   --->   "%icmp_ln107 = icmp_ult  i3 %bh, i3 3" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 139 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %for.inc48.i, void %RELU.0.i.split" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 140 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i3 %bh" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 141 'zext' 'zext_ln113_4' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.78ns)   --->   "%add_ln113_2 = add i7 %sext_ln106, i7 %zext_ln113_4" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 142 'add' 'add_ln113_2' <Predicate = (icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i7 %add_ln113_2" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 143 'sext' 'sext_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (1.51ns)   --->   "%mul_ln107 = mul i10 %sext_ln107, i10 51" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 144 'mul' 'mul_ln107' <Predicate = (icmp_ln107)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i3 %bh" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 145 'trunc' 'trunc_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i3 %bh" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 146 'zext' 'zext_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 147 [2/2] (2.02ns)   --->   "%call_ln107 = call void @conv2_Pipeline_RELU, i10 %mul_ln107, i30 %shl_ln3, i30 %shl_ln3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 147 'call' 'call_ln107' <Predicate = (icmp_ln107)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 148 [1/1] (0.76ns)   --->   "%add_ln110_1 = add i9 %zext_ln107, i9 %zext_ln103" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 148 'add' 'add_ln110_1' <Predicate = (icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln110_1, i10 0" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 149 'bitconcatenate' 'shl_ln4' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i19 %shl_ln4" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 150 'zext' 'zext_ln110_1' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln110_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln110_1, i2 0" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 151 'bitconcatenate' 'shl_ln110_1' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i11 %shl_ln110_1" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 152 'zext' 'zext_ln110_2' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.88ns)   --->   "%sub_ln110 = sub i20 %zext_ln110_1, i20 %zext_ln110_2" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 153 'sub' 'sub_ln110' <Predicate = (icmp_ln107)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i20 %sub_ln110" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 154 'sext' 'sext_ln110' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (1.08ns)   --->   "%add_ln110_2 = add i64 %sext_ln110, i64 %add_ln110" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 155 'add' 'add_ln110_2' <Predicate = (icmp_ln107)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln110_2, i32 2, i32 63" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 156 'partselect' 'trunc_ln2' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln110 = or i2 %trunc_ln107, i2 1" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 157 'or' 'or_ln110' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i2 %or_ln110" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 158 'zext' 'zext_ln110_3' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.76ns)   --->   "%add_ln110_3 = add i9 %zext_ln110_3, i9 %zext_ln103" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 159 'add' 'add_ln110_3' <Predicate = (icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln110_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln110_3, i10 0" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 160 'bitconcatenate' 'shl_ln110_2' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln110_4 = zext i19 %shl_ln110_2" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 161 'zext' 'zext_ln110_4' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln110_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln110_3, i2 0" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 162 'bitconcatenate' 'shl_ln110_3' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln110_5 = zext i11 %shl_ln110_3" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 163 'zext' 'zext_ln110_5' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.88ns)   --->   "%sub_ln110_1 = sub i20 %zext_ln110_4, i20 %zext_ln110_5" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 164 'sub' 'sub_ln110_1' <Predicate = (icmp_ln107)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln110_1 = sext i20 %sub_ln110_1" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 165 'sext' 'sext_ln110_1' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (1.08ns)   --->   "%add_ln110_4 = add i64 %sext_ln110_1, i64 %add_ln110" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 166 'add' 'add_ln110_4' <Predicate = (icmp_ln107)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i2 %or_ln110" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 167 'zext' 'zext_ln113_5' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.78ns)   --->   "%add_ln113 = add i7 %sext_ln106, i7 %zext_ln113_5" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 168 'add' 'add_ln113' <Predicate = (icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 169 [1/1] (0.54ns)   --->   "%icmp_ln107_1 = icmp_eq  i2 %or_ln110, i2 3" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 169 'icmp' 'icmp_ln107_1' <Predicate = (icmp_ln107)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 170 [1/2] (0.00ns)   --->   "%call_ln107 = call void @conv2_Pipeline_RELU, i10 %mul_ln107, i30 %shl_ln3, i30 %shl_ln3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 170 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i62 %trunc_ln2" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 171 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln120" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 172 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (7.30ns)   --->   "%empty_268 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 173 'writereq' 'empty_268' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.02>
ST_27 : Operation 174 [2/2] (2.02ns)   --->   "%call_ln120 = call void @conv2_Pipeline_4, i32 %i3, i62 %trunc_ln2, i10 %mul_ln107, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 174 'call' 'call_ln120' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 175 [1/2] (0.00ns)   --->   "%call_ln120 = call void @conv2_Pipeline_4, i32 %i3, i62 %trunc_ln2, i10 %mul_ln107, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 175 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 176 [5/5] (7.30ns)   --->   "%empty_269 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 176 'writeresp' 'empty_269' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 177 [4/5] (7.30ns)   --->   "%empty_269 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 177 'writeresp' 'empty_269' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 178 [3/5] (7.30ns)   --->   "%empty_269 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 178 'writeresp' 'empty_269' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 179 [2/5] (7.30ns)   --->   "%empty_269 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 179 'writeresp' 'empty_269' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 180 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 180 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_33 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 181 'specloopname' 'specloopname_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_33 : Operation 182 [1/5] (7.30ns)   --->   "%empty_269 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 182 'writeresp' 'empty_269' <Predicate = (icmp_ln107)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln107_1 = sext i7 %add_ln113" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 183 'sext' 'sext_ln107_1' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_33 : Operation 184 [1/1] (1.51ns)   --->   "%mul_ln107_1 = mul i10 %sext_ln107_1, i10 51" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 184 'mul' 'mul_ln107_1' <Predicate = (icmp_ln107)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107_1, void %for.body8.1.i.preheader, void %for.inc48.i" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 185 'br' 'br_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_33 : Operation 186 [2/2] (2.02ns)   --->   "%call_ln107 = call void @conv2_Pipeline_RELU4, i10 %mul_ln107_1, i30 %shl_ln3, i30 %shl_ln3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 186 'call' 'call_ln107' <Predicate = (icmp_ln107 & !icmp_ln107_1)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln120_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln110_4, i32 2, i32 63" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 187 'partselect' 'trunc_ln120_1' <Predicate = (icmp_ln107 & !icmp_ln107_1)> <Delay = 0.00>
ST_33 : Operation 188 [1/1] (0.67ns)   --->   "%add_ln107 = add i3 %bh, i3 2" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 188 'add' 'add_ln107' <Predicate = (icmp_ln107 & !icmp_ln107_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln106 = br void %BH.i" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 189 'br' 'br_ln106' <Predicate = (icmp_ln107_1) | (!icmp_ln107)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln107 = call void @conv2_Pipeline_RELU4, i10 %mul_ln107_1, i30 %shl_ln3, i30 %shl_ln3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 190 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln120_1 = sext i62 %trunc_ln120_1" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 191 'sext' 'sext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 192 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln120_1" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 192 'getelementptr' 'i3_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 193 [1/1] (7.30ns)   --->   "%empty_270 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i3_addr_1, i32 255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 193 'writereq' 'empty_270' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.02>
ST_35 : Operation 194 [2/2] (2.02ns)   --->   "%call_ln120 = call void @conv2_Pipeline_6, i32 %i3, i62 %trunc_ln120_1, i10 %mul_ln107_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 194 'call' 'call_ln120' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln120 = call void @conv2_Pipeline_6, i32 %i3, i62 %trunc_ln120_1, i10 %mul_ln107_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 195 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 196 [5/5] (7.30ns)   --->   "%empty_271 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 196 'writeresp' 'empty_271' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 197 [4/5] (7.30ns)   --->   "%empty_271 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 197 'writeresp' 'empty_271' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 198 [3/5] (7.30ns)   --->   "%empty_271 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 198 'writeresp' 'empty_271' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 199 [2/5] (7.30ns)   --->   "%empty_271 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 199 'writeresp' 'empty_271' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 200 [1/5] (7.30ns)   --->   "%empty_271 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 200 'writeresp' 'empty_271' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln107 = br void %RELU.0.i" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 201 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>

State 42 <SV = 15> <Delay = 0.78>
ST_42 : Operation 202 [1/1] (0.00ns)   --->   "%o_1 = phi i3 %add_ln60, void %BW.i.i.split, i3 0, void %BW.i.i.preheader" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 202 'phi' 'o_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 203 [1/1] (0.00ns)   --->   "%phi_mul844 = phi i10 %add_ln60_1, void %BW.i.i.split, i10 0, void %BW.i.i.preheader" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 203 'phi' 'phi_mul844' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i10 %phi_mul844" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 204 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 205 [1/1] (0.78ns)   --->   "%add_ln60_1 = add i10 %phi_mul844, i10 153" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 205 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 206 [1/1] (0.67ns)   --->   "%icmp_ln60 = icmp_eq  i3 %o_1, i3 4" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 206 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 207 [1/1] (0.67ns)   --->   "%add_ln60 = add i3 %o_1, i3 1" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 207 'add' 'add_ln60' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %BW.i.i.split, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 208 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 209 [2/2] (0.00ns)   --->   "%call_ln60 = call void @conv2_Pipeline_BW, i10 %phi_mul844, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 209 'call' 'call_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 210 [1/1] (0.78ns)   --->   "%add_ln34 = add i6 %out, i6 4" [src/conv2.cpp:34]   --->   Operation 210 'add' 'add_ln34' <Predicate = (icmp_ln60)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln34 = br void %OUT" [src/conv2.cpp:34]   --->   Operation 211 'br' 'br_ln34' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 43 <SV = 16> <Delay = 0.00>
ST_43 : Operation 212 [1/2] (0.00ns)   --->   "%call_ln60 = call void @conv2_Pipeline_BW, i10 %phi_mul844, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 212 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 17> <Delay = 0.77>
ST_44 : Operation 213 [1/1] (0.77ns)   --->   "%add_ln65 = add i9 %trunc_ln60, i9 51" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 213 'add' 'add_ln65' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 214 [2/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_BW5, i9 %add_ln65, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 214 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 18> <Delay = 0.00>
ST_45 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_BW5, i9 %add_ln65, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 215 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 19> <Delay = 0.78>
ST_46 : Operation 216 [1/1] (0.78ns)   --->   "%add_ln65_1 = add i10 %phi_mul844, i10 102" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 216 'add' 'add_ln65_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 217 [2/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_BW6, i10 %add_ln65_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 217 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 20> <Delay = 0.00>
ST_47 : Operation 218 [1/1] (0.00ns)   --->   "%speclooptripcount_ln60 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 218 'speclooptripcount' 'speclooptripcount_ln60' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 219 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 220 [1/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_BW6, i10 %add_ln65_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 220 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln60 = br void %BW.i.i" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 221 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                          (alloca                ) [ 011111111111111111111111111111111111111111111111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
specmemcore_ln18           (specmemcore           ) [ 000000000000000000000000000000000000000000000000]
output_ftmap_read          (read                  ) [ 001111111111111111111111111111111111111111111111]
conv2_biases_read          (read                  ) [ 001111111111111111111111111111111111111111111111]
conv2_weights_read         (read                  ) [ 000000000000000000000000000000000000000000000000]
input_ftmap_read           (read                  ) [ 001111111111111111111111111111111111111111111111]
trunc_ln                   (partselect            ) [ 001111111111111111111111111111111111111111111111]
sext_ln34                  (sext                  ) [ 000000000000000000000000000000000000000000000000]
w2_addr                    (getelementptr         ) [ 001111111111111111111111111111111111111111111111]
store_ln30                 (store                 ) [ 000000000000000000000000000000000000000000000000]
br_ln30                    (br                    ) [ 000000000000000000000000000000000000000000000000]
h_3                        (load                  ) [ 000111111111111111111111111111111111111111111111]
icmp_ln30                  (icmp                  ) [ 001111111111111111111111111111111111111111111111]
br_ln30                    (br                    ) [ 000000000000000000000000000000000000000000000000]
ret_ln56                   (ret                   ) [ 000000000000000000000000000000000000000000000000]
call_ln32                  (call                  ) [ 000000000000000000000000000000000000000000000000]
zext_ln103                 (zext                  ) [ 000000000001111111111111111111111111111111111111]
speclooptripcount_ln30     (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln30          (specloopname          ) [ 000000000000000000000000000000000000000000000000]
empty                      (readreq               ) [ 000000000000000000000000000000000000000000000000]
br_ln34                    (br                    ) [ 001111111111111111111111111111111111111111111111]
indvar                     (phi                   ) [ 000000000001000000000000000000000000000000000000]
out                        (phi                   ) [ 000000000001111111111111111111111111111111111111]
icmp_ln34                  (icmp                  ) [ 001111111111111111111111111111111111111111111111]
add_ln34_1                 (add                   ) [ 001111111111111111111111111111111111111111111111]
br_ln34                    (br                    ) [ 000000000000000000000000000000000000000000000000]
add_ln30                   (add                   ) [ 000000000000000000000000000000000000000000000000]
store_ln30                 (store                 ) [ 000000000000000000000000000000000000000000000000]
br_ln30                    (br                    ) [ 000000000000000000000000000000000000000000000000]
call_ln34                  (call                  ) [ 000000000000000000000000000000000000000000000000]
trunc_ln102                (trunc                 ) [ 000000000000000111111111111111111111111111000000]
speclooptripcount_ln34     (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln34          (specloopname          ) [ 000000000000000000000000000000000000000000000000]
call_ln0                   (call                  ) [ 000000000000000000000000000000000000000000000000]
br_ln106                   (br                    ) [ 001111111111111111111111111111111111111111111111]
bout                       (phi                   ) [ 000000000000000111111111100000000000000000000000]
icmp_ln106                 (icmp                  ) [ 001111111111111111111111111111111111111111111111]
add_ln106                  (add                   ) [ 001111111111111111111111111111111111111111111111]
br_ln106                   (br                    ) [ 000000000000000000000000000000000000000000000000]
zext_ln106                 (zext                  ) [ 000000000000000000000000000000000000000000000000]
empty_266                  (add                   ) [ 000000000000000000000000000000000000000000000000]
p_cast3                    (zext                  ) [ 000000000000000000000000000000000000000000000000]
tmp_125                    (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000]
p_cast13                   (zext                  ) [ 000000000000000000000000000000000000000000000000]
empty_267                  (add                   ) [ 000000000000000000000000000000000000000000000000]
p_cast                     (partselect            ) [ 000000000000000000000000000000000000000000000000]
p_cast_cast                (sext                  ) [ 000000000000000000000000000000000000000000000000]
gmem_addr                  (getelementptr         ) [ 000000000000000011111111100000000000000000000000]
mul_ln110                  (mul                   ) [ 000000000000000000000000000000000000000000000000]
zext_ln110                 (zext                  ) [ 000000000000000000000000000000000000000000000000]
add_ln110                  (add                   ) [ 000000000000000011111111111111111111111111000000]
br_ln60                    (br                    ) [ 001111111111111111111111111111111111111111111111]
gmem_load_req              (readreq               ) [ 000000000000000000000000000000000000000000000000]
zext_ln113                 (zext                  ) [ 000000000000000000000000000000000000000000000000]
tmp_s                      (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000]
zext_ln113_3               (zext                  ) [ 000000000000000000000000000000000000000000000000]
sub_ln113                  (sub                   ) [ 000000000000000000000000000000000000000000000000]
sext_ln106                 (sext                  ) [ 000000000000000000000000011111111111111111000000]
speclooptripcount_ln106    (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln106         (specloopname          ) [ 000000000000000000000000000000000000000000000000]
gmem_addr_read             (read                  ) [ 000000000000000000000000000000000000000000000000]
trunc_ln113                (trunc                 ) [ 000000000000000000000000000000000000000000000000]
shl_ln3                    (bitconcatenate        ) [ 000000000000000000000000011111111111111111000000]
br_ln107                   (br                    ) [ 001111111111111111111111111111111111111111111111]
bh                         (phi                   ) [ 000000000000000000000000011111111100000000000000]
icmp_ln107                 (icmp                  ) [ 001111111111111111111111111111111111111111111111]
br_ln107                   (br                    ) [ 000000000000000000000000000000000000000000000000]
zext_ln113_4               (zext                  ) [ 000000000000000000000000000000000000000000000000]
add_ln113_2                (add                   ) [ 000000000000000000000000000000000000000000000000]
sext_ln107                 (sext                  ) [ 000000000000000000000000000000000000000000000000]
mul_ln107                  (mul                   ) [ 000000000000000000000000001110000000000000000000]
trunc_ln107                (trunc                 ) [ 000000000000000000000000000000000000000000000000]
zext_ln107                 (zext                  ) [ 000000000000000000000000000000000000000000000000]
add_ln110_1                (add                   ) [ 000000000000000000000000000000000000000000000000]
shl_ln4                    (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000]
zext_ln110_1               (zext                  ) [ 000000000000000000000000000000000000000000000000]
shl_ln110_1                (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000]
zext_ln110_2               (zext                  ) [ 000000000000000000000000000000000000000000000000]
sub_ln110                  (sub                   ) [ 000000000000000000000000000000000000000000000000]
sext_ln110                 (sext                  ) [ 000000000000000000000000000000000000000000000000]
add_ln110_2                (add                   ) [ 000000000000000000000000000000000000000000000000]
trunc_ln2                  (partselect            ) [ 000000000000000000000000001110000000000000000000]
or_ln110                   (or                    ) [ 000000000000000000000000000000000000000000000000]
zext_ln110_3               (zext                  ) [ 000000000000000000000000000000000000000000000000]
add_ln110_3                (add                   ) [ 000000000000000000000000000000000000000000000000]
shl_ln110_2                (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000]
zext_ln110_4               (zext                  ) [ 000000000000000000000000000000000000000000000000]
shl_ln110_3                (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000]
zext_ln110_5               (zext                  ) [ 000000000000000000000000000000000000000000000000]
sub_ln110_1                (sub                   ) [ 000000000000000000000000000000000000000000000000]
sext_ln110_1               (sext                  ) [ 000000000000000000000000000000000000000000000000]
add_ln110_4                (add                   ) [ 000000000000000000000000001111111100000000000000]
zext_ln113_5               (zext                  ) [ 000000000000000000000000000000000000000000000000]
add_ln113                  (add                   ) [ 000000000000000000000000001111111100000000000000]
icmp_ln107_1               (icmp                  ) [ 000000000000000000000000001111111100000000000000]
call_ln107                 (call                  ) [ 000000000000000000000000000000000000000000000000]
sext_ln120                 (sext                  ) [ 000000000000000000000000000000000000000000000000]
i3_addr                    (getelementptr         ) [ 001111111111111111111111110111111111111111111111]
empty_268                  (writereq              ) [ 000000000000000000000000000000000000000000000000]
call_ln120                 (call                  ) [ 000000000000000000000000000000000000000000000000]
speclooptripcount_ln107    (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln107         (specloopname          ) [ 000000000000000000000000000000000000000000000000]
empty_269                  (writeresp             ) [ 000000000000000000000000000000000000000000000000]
sext_ln107_1               (sext                  ) [ 000000000000000000000000000000000000000000000000]
mul_ln107_1                (mul                   ) [ 000000000000000000000000000000000011100000000000]
br_ln107                   (br                    ) [ 000000000000000000000000000000000000000000000000]
trunc_ln120_1              (partselect            ) [ 000000000000000000000000000000000011100000000000]
add_ln107                  (add                   ) [ 001111111111111111111111110000000011111111111111]
br_ln106                   (br                    ) [ 001111111111111111111111111111111111111111111111]
call_ln107                 (call                  ) [ 000000000000000000000000000000000000000000000000]
sext_ln120_1               (sext                  ) [ 000000000000000000000000000000000000000000000000]
i3_addr_1                  (getelementptr         ) [ 000000000000000000000000000000000001111111000000]
empty_270                  (writereq              ) [ 000000000000000000000000000000000000000000000000]
call_ln120                 (call                  ) [ 000000000000000000000000000000000000000000000000]
empty_271                  (writeresp             ) [ 000000000000000000000000000000000000000000000000]
br_ln107                   (br                    ) [ 001111111111111111111111111111111111111111111111]
o_1                        (phi                   ) [ 000000000000000000000000000000000000000000100000]
phi_mul844                 (phi                   ) [ 000000000000000000000000000000000000000000111110]
trunc_ln60                 (trunc                 ) [ 000000000000000000000000000000000000000000011000]
add_ln60_1                 (add                   ) [ 001111111111111111111111111111111111111111111111]
icmp_ln60                  (icmp                  ) [ 001111111111111111111111111111111111111111111111]
add_ln60                   (add                   ) [ 001111111111111111111111111111111111111111111111]
br_ln60                    (br                    ) [ 000000000000000000000000000000000000000000000000]
add_ln34                   (add                   ) [ 001111111111111111111111111111111111111111111111]
br_ln34                    (br                    ) [ 001111111111111111111111111111111111111111111111]
call_ln60                  (call                  ) [ 000000000000000000000000000000000000000000000000]
add_ln65                   (add                   ) [ 000000000000000000000000000000000000000000000100]
call_ln65                  (call                  ) [ 000000000000000000000000000000000000000000000000]
add_ln65_1                 (add                   ) [ 000000000000000000000000000000000000000000000001]
speclooptripcount_ln60     (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln60          (specloopname          ) [ 000000000000000000000000000000000000000000000000]
call_ln65                  (call                  ) [ 000000000000000000000000000000000000000000000000]
br_ln60                    (br                    ) [ 001111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_biases">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="i3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weight_buffer">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input_buffer_c2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_LOAD_WEIGHTS_L"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_OUT_ROW_COL"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i10.i20"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU4"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW5"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW6"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="210" class="1004" name="h_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="output_ftmap_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="conv2_biases_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv2_weights_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="input_ftmap_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_readreq_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="2"/>
<pin id="241" dir="0" index="2" bw="13" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_readreq_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="1"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/16 "/>
</bind>
</comp>

<comp id="252" class="1004" name="gmem_addr_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="9"/>
<pin id="255" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/24 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_writeresp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="0" index="2" bw="9" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_268/26 empty_269/29 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_writeresp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="9" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_270/34 empty_271/37 "/>
</bind>
</comp>

<comp id="273" class="1005" name="indvar_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="1"/>
<pin id="275" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="indvar_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/11 "/>
</bind>
</comp>

<comp id="284" class="1005" name="out_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="1"/>
<pin id="286" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="out_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/11 "/>
</bind>
</comp>

<comp id="296" class="1005" name="bout_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="1"/>
<pin id="298" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bout (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="bout_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bout/15 "/>
</bind>
</comp>

<comp id="308" class="1005" name="bh_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="1"/>
<pin id="310" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="bh_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/25 "/>
</bind>
</comp>

<comp id="320" class="1005" name="o_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="1"/>
<pin id="322" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="o_1 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="o_1_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_1/42 "/>
</bind>
</comp>

<comp id="331" class="1005" name="phi_mul844_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="1"/>
<pin id="333" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul844 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="phi_mul844_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="0"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul844/42 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_load_input_buffer_c2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="0" slack="0"/>
<pin id="345" dir="0" index="1" bw="16" slack="0"/>
<pin id="346" dir="0" index="2" bw="64" slack="1"/>
<pin id="347" dir="0" index="3" bw="8" slack="0"/>
<pin id="348" dir="0" index="4" bw="16" slack="0"/>
<pin id="349" dir="0" index="5" bw="16" slack="0"/>
<pin id="350" dir="0" index="6" bw="16" slack="0"/>
<pin id="351" dir="0" index="7" bw="16" slack="0"/>
<pin id="352" dir="0" index="8" bw="16" slack="0"/>
<pin id="353" dir="0" index="9" bw="16" slack="0"/>
<pin id="354" dir="0" index="10" bw="16" slack="0"/>
<pin id="355" dir="0" index="11" bw="16" slack="0"/>
<pin id="356" dir="0" index="12" bw="16" slack="0"/>
<pin id="357" dir="0" index="13" bw="16" slack="0"/>
<pin id="358" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="0" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="62" slack="10"/>
<pin id="375" dir="0" index="3" bw="32" slack="0"/>
<pin id="376" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/11 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_conv2_Pipeline_OUT_ROW_COL_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="0" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="32" slack="0"/>
<pin id="384" dir="0" index="3" bw="16" slack="0"/>
<pin id="385" dir="0" index="4" bw="16" slack="0"/>
<pin id="386" dir="0" index="5" bw="16" slack="0"/>
<pin id="387" dir="0" index="6" bw="16" slack="0"/>
<pin id="388" dir="0" index="7" bw="16" slack="0"/>
<pin id="389" dir="0" index="8" bw="16" slack="0"/>
<pin id="390" dir="0" index="9" bw="16" slack="0"/>
<pin id="391" dir="0" index="10" bw="16" slack="0"/>
<pin id="392" dir="0" index="11" bw="16" slack="0"/>
<pin id="393" dir="0" index="12" bw="16" slack="0"/>
<pin id="394" dir="0" index="13" bw="32" slack="0"/>
<pin id="395" dir="0" index="14" bw="32" slack="0"/>
<pin id="396" dir="0" index="15" bw="32" slack="0"/>
<pin id="397" dir="0" index="16" bw="32" slack="0"/>
<pin id="398" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_conv2_Pipeline_RELU_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="10" slack="0"/>
<pin id="419" dir="0" index="2" bw="30" slack="1"/>
<pin id="420" dir="0" index="3" bw="30" slack="1"/>
<pin id="421" dir="0" index="4" bw="32" slack="0"/>
<pin id="422" dir="0" index="5" bw="32" slack="0"/>
<pin id="423" dir="0" index="6" bw="32" slack="0"/>
<pin id="424" dir="0" index="7" bw="32" slack="0"/>
<pin id="425" dir="0" index="8" bw="32" slack="0"/>
<pin id="426" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/25 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_conv2_Pipeline_4_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="0" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="0" index="2" bw="62" slack="2"/>
<pin id="437" dir="0" index="3" bw="10" slack="2"/>
<pin id="438" dir="0" index="4" bw="32" slack="0"/>
<pin id="439" dir="0" index="5" bw="32" slack="0"/>
<pin id="440" dir="0" index="6" bw="32" slack="0"/>
<pin id="441" dir="0" index="7" bw="32" slack="0"/>
<pin id="442" dir="0" index="8" bw="32" slack="0"/>
<pin id="443" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln120/27 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_conv2_Pipeline_RELU4_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="0" slack="0"/>
<pin id="453" dir="0" index="1" bw="10" slack="0"/>
<pin id="454" dir="0" index="2" bw="30" slack="9"/>
<pin id="455" dir="0" index="3" bw="30" slack="9"/>
<pin id="456" dir="0" index="4" bw="32" slack="0"/>
<pin id="457" dir="0" index="5" bw="32" slack="0"/>
<pin id="458" dir="0" index="6" bw="32" slack="0"/>
<pin id="459" dir="0" index="7" bw="32" slack="0"/>
<pin id="460" dir="0" index="8" bw="32" slack="0"/>
<pin id="461" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/33 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_conv2_Pipeline_6_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="0" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="0" index="2" bw="62" slack="2"/>
<pin id="472" dir="0" index="3" bw="10" slack="2"/>
<pin id="473" dir="0" index="4" bw="32" slack="0"/>
<pin id="474" dir="0" index="5" bw="32" slack="0"/>
<pin id="475" dir="0" index="6" bw="32" slack="0"/>
<pin id="476" dir="0" index="7" bw="32" slack="0"/>
<pin id="477" dir="0" index="8" bw="32" slack="0"/>
<pin id="478" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln120/35 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_conv2_Pipeline_BW_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="0" slack="0"/>
<pin id="488" dir="0" index="1" bw="10" slack="0"/>
<pin id="489" dir="0" index="2" bw="32" slack="0"/>
<pin id="490" dir="0" index="3" bw="32" slack="0"/>
<pin id="491" dir="0" index="4" bw="32" slack="0"/>
<pin id="492" dir="0" index="5" bw="32" slack="0"/>
<pin id="493" dir="0" index="6" bw="32" slack="0"/>
<pin id="494" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln60/42 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_conv2_Pipeline_BW5_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="0" slack="0"/>
<pin id="504" dir="0" index="1" bw="9" slack="0"/>
<pin id="505" dir="0" index="2" bw="32" slack="0"/>
<pin id="506" dir="0" index="3" bw="32" slack="0"/>
<pin id="507" dir="0" index="4" bw="32" slack="0"/>
<pin id="508" dir="0" index="5" bw="32" slack="0"/>
<pin id="509" dir="0" index="6" bw="32" slack="0"/>
<pin id="510" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/44 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_conv2_Pipeline_BW6_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="0" slack="0"/>
<pin id="519" dir="0" index="1" bw="10" slack="0"/>
<pin id="520" dir="0" index="2" bw="32" slack="0"/>
<pin id="521" dir="0" index="3" bw="32" slack="0"/>
<pin id="522" dir="0" index="4" bw="32" slack="0"/>
<pin id="523" dir="0" index="5" bw="32" slack="0"/>
<pin id="524" dir="0" index="6" bw="32" slack="0"/>
<pin id="525" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/46 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="62" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="0"/>
<pin id="535" dir="0" index="2" bw="3" slack="0"/>
<pin id="536" dir="0" index="3" bw="7" slack="0"/>
<pin id="537" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln34_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="62" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="w2_addr_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="0"/>
<pin id="549" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_addr/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln30_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="8" slack="0"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="h_3_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="1"/>
<pin id="559" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_3/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln30_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="0" index="1" bw="8" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln103_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="569" dir="1" index="1" bw="9" slack="15"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/10 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln34_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="0"/>
<pin id="572" dir="0" index="1" bw="4" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/11 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln34_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln30_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="584" dir="0" index="1" bw="3" slack="0"/>
<pin id="585" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/11 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln30_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="10"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/11 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln102_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="6" slack="3"/>
<pin id="594" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/14 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln106_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="0"/>
<pin id="598" dir="0" index="1" bw="3" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/15 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln106_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/15 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln106_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="3" slack="0"/>
<pin id="610" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/15 "/>
</bind>
</comp>

<comp id="612" class="1004" name="empty_266_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="0"/>
<pin id="614" dir="0" index="1" bw="5" slack="1"/>
<pin id="615" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_266/15 "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_cast3_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="0"/>
<pin id="619" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3/15 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_125_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="0"/>
<pin id="623" dir="0" index="1" bw="5" slack="0"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_125/15 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_cast13_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast13/15 "/>
</bind>
</comp>

<comp id="633" class="1004" name="empty_267_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="6" slack="0"/>
<pin id="635" dir="0" index="1" bw="64" slack="14"/>
<pin id="636" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_267/15 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_cast_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="63" slack="0"/>
<pin id="640" dir="0" index="1" bw="64" slack="0"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="0" index="3" bw="7" slack="0"/>
<pin id="643" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/15 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_cast_cast_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="63" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/15 "/>
</bind>
</comp>

<comp id="652" class="1004" name="gmem_addr_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="0"/>
<pin id="654" dir="0" index="1" bw="64" slack="0"/>
<pin id="655" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/15 "/>
</bind>
</comp>

<comp id="658" class="1004" name="mul_ln110_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="0"/>
<pin id="660" dir="0" index="1" bw="19" slack="0"/>
<pin id="661" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln110/15 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln110_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="23" slack="0"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/15 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln110_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="23" slack="0"/>
<pin id="670" dir="0" index="1" bw="64" slack="14"/>
<pin id="671" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/15 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln113_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="9"/>
<pin id="675" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/24 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_s_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="5" slack="0"/>
<pin id="679" dir="0" index="1" bw="3" slack="9"/>
<pin id="680" dir="0" index="2" bw="1" slack="0"/>
<pin id="681" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/24 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln113_3_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="0"/>
<pin id="687" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_3/24 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sub_ln113_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="5" slack="0"/>
<pin id="691" dir="0" index="1" bw="3" slack="0"/>
<pin id="692" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln113/24 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sext_ln106_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="6" slack="0"/>
<pin id="697" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln106/24 "/>
</bind>
</comp>

<comp id="699" class="1004" name="trunc_ln113_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="0"/>
<pin id="701" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln113/24 "/>
</bind>
</comp>

<comp id="703" class="1004" name="shl_ln3_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="30" slack="0"/>
<pin id="705" dir="0" index="1" bw="10" slack="0"/>
<pin id="706" dir="0" index="2" bw="1" slack="0"/>
<pin id="707" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/24 "/>
</bind>
</comp>

<comp id="711" class="1004" name="icmp_ln107_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="3" slack="0"/>
<pin id="713" dir="0" index="1" bw="3" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/25 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln113_4_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="3" slack="0"/>
<pin id="719" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_4/25 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln113_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="6" slack="1"/>
<pin id="723" dir="0" index="1" bw="3" slack="0"/>
<pin id="724" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113_2/25 "/>
</bind>
</comp>

<comp id="726" class="1004" name="sext_ln107_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="7" slack="0"/>
<pin id="728" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107/25 "/>
</bind>
</comp>

<comp id="730" class="1004" name="mul_ln107_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="7" slack="0"/>
<pin id="732" dir="0" index="1" bw="7" slack="0"/>
<pin id="733" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln107/25 "/>
</bind>
</comp>

<comp id="737" class="1004" name="trunc_ln107_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="3" slack="0"/>
<pin id="739" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/25 "/>
</bind>
</comp>

<comp id="741" class="1004" name="zext_ln107_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="3" slack="0"/>
<pin id="743" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/25 "/>
</bind>
</comp>

<comp id="745" class="1004" name="add_ln110_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="3" slack="0"/>
<pin id="747" dir="0" index="1" bw="8" slack="15"/>
<pin id="748" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_1/25 "/>
</bind>
</comp>

<comp id="750" class="1004" name="shl_ln4_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="19" slack="0"/>
<pin id="752" dir="0" index="1" bw="9" slack="0"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/25 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln110_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="19" slack="0"/>
<pin id="760" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/25 "/>
</bind>
</comp>

<comp id="762" class="1004" name="shl_ln110_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="11" slack="0"/>
<pin id="764" dir="0" index="1" bw="9" slack="0"/>
<pin id="765" dir="0" index="2" bw="1" slack="0"/>
<pin id="766" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln110_1/25 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln110_2_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="11" slack="0"/>
<pin id="772" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_2/25 "/>
</bind>
</comp>

<comp id="774" class="1004" name="sub_ln110_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="19" slack="0"/>
<pin id="776" dir="0" index="1" bw="11" slack="0"/>
<pin id="777" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln110/25 "/>
</bind>
</comp>

<comp id="780" class="1004" name="sext_ln110_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="20" slack="0"/>
<pin id="782" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110/25 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln110_2_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="20" slack="0"/>
<pin id="786" dir="0" index="1" bw="64" slack="10"/>
<pin id="787" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_2/25 "/>
</bind>
</comp>

<comp id="789" class="1004" name="trunc_ln2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="62" slack="0"/>
<pin id="791" dir="0" index="1" bw="64" slack="0"/>
<pin id="792" dir="0" index="2" bw="3" slack="0"/>
<pin id="793" dir="0" index="3" bw="7" slack="0"/>
<pin id="794" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/25 "/>
</bind>
</comp>

<comp id="799" class="1004" name="or_ln110_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="2" slack="0"/>
<pin id="801" dir="0" index="1" bw="2" slack="0"/>
<pin id="802" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110/25 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln110_3_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="2" slack="0"/>
<pin id="807" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_3/25 "/>
</bind>
</comp>

<comp id="809" class="1004" name="add_ln110_3_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="2" slack="0"/>
<pin id="811" dir="0" index="1" bw="8" slack="15"/>
<pin id="812" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_3/25 "/>
</bind>
</comp>

<comp id="814" class="1004" name="shl_ln110_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="19" slack="0"/>
<pin id="816" dir="0" index="1" bw="9" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln110_2/25 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln110_4_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="19" slack="0"/>
<pin id="824" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_4/25 "/>
</bind>
</comp>

<comp id="826" class="1004" name="shl_ln110_3_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="11" slack="0"/>
<pin id="828" dir="0" index="1" bw="9" slack="0"/>
<pin id="829" dir="0" index="2" bw="1" slack="0"/>
<pin id="830" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln110_3/25 "/>
</bind>
</comp>

<comp id="834" class="1004" name="zext_ln110_5_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="11" slack="0"/>
<pin id="836" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_5/25 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sub_ln110_1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="19" slack="0"/>
<pin id="840" dir="0" index="1" bw="11" slack="0"/>
<pin id="841" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln110_1/25 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sext_ln110_1_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="20" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110_1/25 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln110_4_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="20" slack="0"/>
<pin id="850" dir="0" index="1" bw="64" slack="10"/>
<pin id="851" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_4/25 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln113_5_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="2" slack="0"/>
<pin id="855" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_5/25 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln113_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="6" slack="1"/>
<pin id="859" dir="0" index="1" bw="2" slack="0"/>
<pin id="860" dir="1" index="2" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/25 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp_ln107_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="2" slack="0"/>
<pin id="864" dir="0" index="1" bw="2" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_1/25 "/>
</bind>
</comp>

<comp id="868" class="1004" name="sext_ln120_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="62" slack="1"/>
<pin id="870" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120/26 "/>
</bind>
</comp>

<comp id="871" class="1004" name="i3_addr_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="64" slack="0"/>
<pin id="873" dir="0" index="1" bw="64" slack="0"/>
<pin id="874" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/26 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sext_ln107_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="7" slack="8"/>
<pin id="880" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107_1/33 "/>
</bind>
</comp>

<comp id="881" class="1004" name="mul_ln107_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="7" slack="0"/>
<pin id="883" dir="0" index="1" bw="7" slack="0"/>
<pin id="884" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln107_1/33 "/>
</bind>
</comp>

<comp id="888" class="1004" name="trunc_ln120_1_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="62" slack="0"/>
<pin id="890" dir="0" index="1" bw="64" slack="8"/>
<pin id="891" dir="0" index="2" bw="3" slack="0"/>
<pin id="892" dir="0" index="3" bw="7" slack="0"/>
<pin id="893" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln120_1/33 "/>
</bind>
</comp>

<comp id="897" class="1004" name="add_ln107_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="3" slack="8"/>
<pin id="899" dir="0" index="1" bw="3" slack="0"/>
<pin id="900" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/33 "/>
</bind>
</comp>

<comp id="903" class="1004" name="sext_ln120_1_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="62" slack="1"/>
<pin id="905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120_1/34 "/>
</bind>
</comp>

<comp id="906" class="1004" name="i3_addr_1_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="64" slack="0"/>
<pin id="908" dir="0" index="1" bw="64" slack="0"/>
<pin id="909" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr_1/34 "/>
</bind>
</comp>

<comp id="913" class="1004" name="trunc_ln60_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="10" slack="0"/>
<pin id="915" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/42 "/>
</bind>
</comp>

<comp id="917" class="1004" name="add_ln60_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="10" slack="0"/>
<pin id="919" dir="0" index="1" bw="9" slack="0"/>
<pin id="920" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/42 "/>
</bind>
</comp>

<comp id="923" class="1004" name="icmp_ln60_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="3" slack="0"/>
<pin id="925" dir="0" index="1" bw="3" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/42 "/>
</bind>
</comp>

<comp id="929" class="1004" name="add_ln60_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="3" slack="0"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/42 "/>
</bind>
</comp>

<comp id="935" class="1004" name="add_ln34_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="6" slack="5"/>
<pin id="937" dir="0" index="1" bw="4" slack="0"/>
<pin id="938" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/42 "/>
</bind>
</comp>

<comp id="941" class="1004" name="add_ln65_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="9" slack="2"/>
<pin id="943" dir="0" index="1" bw="7" slack="0"/>
<pin id="944" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/44 "/>
</bind>
</comp>

<comp id="947" class="1004" name="add_ln65_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="10" slack="4"/>
<pin id="949" dir="0" index="1" bw="8" slack="0"/>
<pin id="950" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/46 "/>
</bind>
</comp>

<comp id="954" class="1005" name="h_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="0"/>
<pin id="956" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="961" class="1005" name="output_ftmap_read_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="64" slack="14"/>
<pin id="963" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="966" class="1005" name="conv2_biases_read_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="64" slack="14"/>
<pin id="968" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="conv2_biases_read "/>
</bind>
</comp>

<comp id="971" class="1005" name="input_ftmap_read_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="64" slack="1"/>
<pin id="973" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="976" class="1005" name="trunc_ln_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="62" slack="10"/>
<pin id="978" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="981" class="1005" name="w2_addr_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="2"/>
<pin id="983" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w2_addr "/>
</bind>
</comp>

<comp id="992" class="1005" name="zext_ln103_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="9" slack="15"/>
<pin id="994" dir="1" index="1" bw="9" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln103 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="add_ln34_1_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="4" slack="0"/>
<pin id="1003" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="trunc_ln102_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="5" slack="1"/>
<pin id="1008" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln102 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="add_ln106_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="3" slack="0"/>
<pin id="1016" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln106 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="gmem_addr_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="16" slack="1"/>
<pin id="1021" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1025" class="1005" name="add_ln110_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="64" slack="10"/>
<pin id="1027" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="add_ln110 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="sext_ln106_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="7" slack="1"/>
<pin id="1033" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln106 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="shl_ln3_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="30" slack="1"/>
<pin id="1039" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln3 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="icmp_ln107_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="8"/>
<pin id="1047" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="mul_ln107_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="10" slack="1"/>
<pin id="1051" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln107 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="trunc_ln2_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="62" slack="1"/>
<pin id="1057" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="add_ln110_4_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="64" slack="8"/>
<pin id="1063" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln110_4 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="add_ln113_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="7" slack="8"/>
<pin id="1068" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="add_ln113 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="icmp_ln107_1_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="8"/>
<pin id="1073" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln107_1 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="i3_addr_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="3"/>
<pin id="1077" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="1080" class="1005" name="mul_ln107_1_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="10" slack="1"/>
<pin id="1082" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln107_1 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="trunc_ln120_1_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="62" slack="1"/>
<pin id="1088" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln120_1 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="add_ln107_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="3" slack="1"/>
<pin id="1094" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln107 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="i3_addr_1_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="3"/>
<pin id="1099" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr_1 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="trunc_ln60_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="9" slack="2"/>
<pin id="1104" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="add_ln60_1_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="10" slack="0"/>
<pin id="1109" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln60_1 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="add_ln60_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="3" slack="0"/>
<pin id="1117" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="add_ln34_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="6" slack="1"/>
<pin id="1122" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="add_ln65_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="9" slack="1"/>
<pin id="1127" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="add_ln65_1_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="10" slack="1"/>
<pin id="1132" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="213"><net_src comp="48" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="86" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="86" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="86" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="86" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="100" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="102" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="144" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="154" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="176" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="178" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="264"><net_src comp="182" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="270"><net_src comp="176" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="178" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="272"><net_src comp="182" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="112" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="287"><net_src comp="114" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="295"><net_src comp="288" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="299"><net_src comp="130" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="307"><net_src comp="300" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="311"><net_src comp="130" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="319"><net_src comp="312" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="323"><net_src comp="130" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="168" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="342"><net_src comp="335" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="359"><net_src comp="98" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="360"><net_src comp="0" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="361"><net_src comp="16" pin="0"/><net_sink comp="343" pin=4"/></net>

<net id="362"><net_src comp="18" pin="0"/><net_sink comp="343" pin=5"/></net>

<net id="363"><net_src comp="20" pin="0"/><net_sink comp="343" pin=6"/></net>

<net id="364"><net_src comp="22" pin="0"/><net_sink comp="343" pin=7"/></net>

<net id="365"><net_src comp="24" pin="0"/><net_sink comp="343" pin=8"/></net>

<net id="366"><net_src comp="26" pin="0"/><net_sink comp="343" pin=9"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="343" pin=10"/></net>

<net id="368"><net_src comp="30" pin="0"/><net_sink comp="343" pin=11"/></net>

<net id="369"><net_src comp="32" pin="0"/><net_sink comp="343" pin=12"/></net>

<net id="370"><net_src comp="34" pin="0"/><net_sink comp="343" pin=13"/></net>

<net id="377"><net_src comp="120" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="4" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="399"><net_src comp="124" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="400"><net_src comp="36" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="401"><net_src comp="38" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="402"><net_src comp="16" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="403"><net_src comp="18" pin="0"/><net_sink comp="380" pin=4"/></net>

<net id="404"><net_src comp="20" pin="0"/><net_sink comp="380" pin=5"/></net>

<net id="405"><net_src comp="22" pin="0"/><net_sink comp="380" pin=6"/></net>

<net id="406"><net_src comp="24" pin="0"/><net_sink comp="380" pin=7"/></net>

<net id="407"><net_src comp="26" pin="0"/><net_sink comp="380" pin=8"/></net>

<net id="408"><net_src comp="28" pin="0"/><net_sink comp="380" pin=9"/></net>

<net id="409"><net_src comp="30" pin="0"/><net_sink comp="380" pin=10"/></net>

<net id="410"><net_src comp="32" pin="0"/><net_sink comp="380" pin=11"/></net>

<net id="411"><net_src comp="34" pin="0"/><net_sink comp="380" pin=12"/></net>

<net id="412"><net_src comp="40" pin="0"/><net_sink comp="380" pin=13"/></net>

<net id="413"><net_src comp="42" pin="0"/><net_sink comp="380" pin=14"/></net>

<net id="414"><net_src comp="44" pin="0"/><net_sink comp="380" pin=15"/></net>

<net id="415"><net_src comp="46" pin="0"/><net_sink comp="380" pin=16"/></net>

<net id="427"><net_src comp="164" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="428"><net_src comp="38" pin="0"/><net_sink comp="416" pin=4"/></net>

<net id="429"><net_src comp="40" pin="0"/><net_sink comp="416" pin=5"/></net>

<net id="430"><net_src comp="42" pin="0"/><net_sink comp="416" pin=6"/></net>

<net id="431"><net_src comp="44" pin="0"/><net_sink comp="416" pin=7"/></net>

<net id="432"><net_src comp="46" pin="0"/><net_sink comp="416" pin=8"/></net>

<net id="444"><net_src comp="180" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="445"><net_src comp="12" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="446"><net_src comp="38" pin="0"/><net_sink comp="433" pin=4"/></net>

<net id="447"><net_src comp="40" pin="0"/><net_sink comp="433" pin=5"/></net>

<net id="448"><net_src comp="42" pin="0"/><net_sink comp="433" pin=6"/></net>

<net id="449"><net_src comp="44" pin="0"/><net_sink comp="433" pin=7"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="433" pin=8"/></net>

<net id="462"><net_src comp="188" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="463"><net_src comp="38" pin="0"/><net_sink comp="451" pin=4"/></net>

<net id="464"><net_src comp="40" pin="0"/><net_sink comp="451" pin=5"/></net>

<net id="465"><net_src comp="42" pin="0"/><net_sink comp="451" pin=6"/></net>

<net id="466"><net_src comp="44" pin="0"/><net_sink comp="451" pin=7"/></net>

<net id="467"><net_src comp="46" pin="0"/><net_sink comp="451" pin=8"/></net>

<net id="479"><net_src comp="192" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="480"><net_src comp="12" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="481"><net_src comp="38" pin="0"/><net_sink comp="468" pin=4"/></net>

<net id="482"><net_src comp="40" pin="0"/><net_sink comp="468" pin=5"/></net>

<net id="483"><net_src comp="42" pin="0"/><net_sink comp="468" pin=6"/></net>

<net id="484"><net_src comp="44" pin="0"/><net_sink comp="468" pin=7"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="468" pin=8"/></net>

<net id="495"><net_src comp="196" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="335" pin="4"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="38" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="40" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="499"><net_src comp="42" pin="0"/><net_sink comp="486" pin=4"/></net>

<net id="500"><net_src comp="44" pin="0"/><net_sink comp="486" pin=5"/></net>

<net id="501"><net_src comp="46" pin="0"/><net_sink comp="486" pin=6"/></net>

<net id="511"><net_src comp="202" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="38" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="40" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="514"><net_src comp="42" pin="0"/><net_sink comp="502" pin=4"/></net>

<net id="515"><net_src comp="44" pin="0"/><net_sink comp="502" pin=5"/></net>

<net id="516"><net_src comp="46" pin="0"/><net_sink comp="502" pin=6"/></net>

<net id="526"><net_src comp="206" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="38" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="528"><net_src comp="40" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="529"><net_src comp="42" pin="0"/><net_sink comp="517" pin=4"/></net>

<net id="530"><net_src comp="44" pin="0"/><net_sink comp="517" pin=5"/></net>

<net id="531"><net_src comp="46" pin="0"/><net_sink comp="517" pin=6"/></net>

<net id="538"><net_src comp="88" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="226" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="90" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="92" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="545"><net_src comp="532" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="4" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="94" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="343" pin=3"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="96" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="574"><net_src comp="277" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="116" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="277" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="118" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="122" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="284" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="300" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="132" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="300" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="134" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="300" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="612" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="626"><net_src comp="136" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="612" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="138" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="632"><net_src comp="621" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="629" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="644"><net_src comp="140" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="633" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="48" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="92" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="651"><net_src comp="638" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="8" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="648" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="617" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="142" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="296" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="146" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="296" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="148" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="688"><net_src comp="677" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="673" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="252" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="708"><net_src comp="156" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="699" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="158" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="715"><net_src comp="312" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="160" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="312" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="721" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="726" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="162" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="736"><net_src comp="730" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="740"><net_src comp="312" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="312" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="741" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="755"><net_src comp="166" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="745" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="168" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="761"><net_src comp="750" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="170" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="745" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="148" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="773"><net_src comp="762" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="758" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="770" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="780" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="795"><net_src comp="88" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="784" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="90" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="92" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="803"><net_src comp="737" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="172" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="808"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="819"><net_src comp="166" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="809" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="168" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="825"><net_src comp="814" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="831"><net_src comp="170" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="809" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="833"><net_src comp="148" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="837"><net_src comp="826" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="822" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="834" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="838" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="799" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="799" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="174" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="875"><net_src comp="12" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="868" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="877"><net_src comp="871" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="885"><net_src comp="878" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="162" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="887"><net_src comp="881" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="894"><net_src comp="88" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="90" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="896"><net_src comp="92" pin="0"/><net_sink comp="888" pin=3"/></net>

<net id="901"><net_src comp="308" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="190" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="910"><net_src comp="12" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="903" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="912"><net_src comp="906" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="916"><net_src comp="335" pin="4"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="335" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="194" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="324" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="132" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="324" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="134" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="284" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="198" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="200" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="946"><net_src comp="941" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="951"><net_src comp="331" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="204" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="953"><net_src comp="947" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="957"><net_src comp="210" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="960"><net_src comp="954" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="964"><net_src comp="214" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="969"><net_src comp="220" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="974"><net_src comp="232" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="979"><net_src comp="532" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="984"><net_src comp="546" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="995"><net_src comp="567" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1004"><net_src comp="576" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1009"><net_src comp="592" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1017"><net_src comp="602" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1022"><net_src comp="652" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1024"><net_src comp="1019" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1028"><net_src comp="668" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1034"><net_src comp="695" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1040"><net_src comp="703" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="416" pin=3"/></net>

<net id="1043"><net_src comp="1037" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1044"><net_src comp="1037" pin="1"/><net_sink comp="451" pin=3"/></net>

<net id="1048"><net_src comp="711" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="730" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="433" pin=3"/></net>

<net id="1058"><net_src comp="789" pin="4"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1060"><net_src comp="1055" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="1064"><net_src comp="848" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1069"><net_src comp="857" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1074"><net_src comp="862" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="871" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="1083"><net_src comp="881" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="468" pin=3"/></net>

<net id="1089"><net_src comp="888" pin="4"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1095"><net_src comp="897" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1100"><net_src comp="906" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1105"><net_src comp="913" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1110"><net_src comp="917" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1118"><net_src comp="929" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1123"><net_src comp="935" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1128"><net_src comp="941" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="1133"><net_src comp="947" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="517" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {}
	Port: w2 | {}
	Port: gmem | {}
	Port: i3 | {26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1 | {2 3 }
	Port: weight_buffer | {11 12 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1 | {13 14 25 26 33 34 42 43 44 45 46 47 }
	Port: conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255 | {13 14 25 26 33 34 42 43 44 45 46 47 }
 - Input state : 
	Port: conv2 : i2 | {2 3 }
	Port: conv2 : input_ftmap | {1 }
	Port: conv2 : w2 | {3 4 5 6 7 8 9 10 11 12 }
	Port: conv2 : conv2_weights | {1 }
	Port: conv2 : gmem | {16 17 18 19 20 21 22 23 24 }
	Port: conv2 : conv2_biases | {1 }
	Port: conv2 : i3 | {}
	Port: conv2 : output_ftmap | {1 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1 | {13 14 }
	Port: conv2 : weight_buffer | {13 14 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4 | {13 14 25 26 27 28 33 34 35 36 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3 | {13 14 25 26 27 28 33 34 35 36 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2 | {13 14 25 26 27 28 33 34 35 36 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1 | {13 14 25 26 27 28 33 34 35 36 }
	Port: conv2 : conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255 | {13 14 25 26 27 28 33 34 35 36 }
  - Chain level:
	State 1
		sext_ln34 : 1
		w2_addr : 2
		store_ln30 : 1
	State 2
		icmp_ln30 : 1
		br_ln30 : 2
		call_ln32 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln34 : 1
		add_ln34_1 : 1
		br_ln34 : 2
		store_ln30 : 1
	State 12
	State 13
	State 14
	State 15
		icmp_ln106 : 1
		add_ln106 : 1
		br_ln106 : 2
		zext_ln106 : 1
		empty_266 : 2
		p_cast3 : 3
		tmp_125 : 3
		p_cast13 : 4
		empty_267 : 5
		p_cast : 6
		p_cast_cast : 7
		gmem_addr : 8
		mul_ln110 : 4
		zext_ln110 : 5
		add_ln110 : 6
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		zext_ln113_3 : 1
		sub_ln113 : 2
		sext_ln106 : 3
		shl_ln3 : 1
	State 25
		icmp_ln107 : 1
		br_ln107 : 2
		zext_ln113_4 : 1
		add_ln113_2 : 2
		sext_ln107 : 3
		mul_ln107 : 4
		trunc_ln107 : 1
		zext_ln107 : 1
		call_ln107 : 5
		add_ln110_1 : 2
		shl_ln4 : 3
		zext_ln110_1 : 4
		shl_ln110_1 : 3
		zext_ln110_2 : 4
		sub_ln110 : 5
		sext_ln110 : 6
		add_ln110_2 : 7
		trunc_ln2 : 8
		or_ln110 : 2
		zext_ln110_3 : 2
		add_ln110_3 : 3
		shl_ln110_2 : 4
		zext_ln110_4 : 5
		shl_ln110_3 : 4
		zext_ln110_5 : 5
		sub_ln110_1 : 6
		sext_ln110_1 : 7
		add_ln110_4 : 8
		zext_ln113_5 : 2
		add_ln113 : 3
		icmp_ln107_1 : 2
	State 26
		i3_addr : 1
		empty_268 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		mul_ln107_1 : 1
		call_ln107 : 2
	State 34
		i3_addr_1 : 1
		empty_270 : 2
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		trunc_ln60 : 1
		add_ln60_1 : 1
		icmp_ln60 : 1
		add_ln60 : 1
		br_ln60 : 2
		call_ln60 : 1
	State 43
	State 44
		call_ln65 : 1
	State 45
	State 46
		call_ln65 : 1
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |      grp_load_input_buffer_c2_fu_343     |    1    | 10.8719 |   6102  |   3578  |
|          | grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_371 |    0    |    0    |   102   |    80   |
|          |   grp_conv2_Pipeline_OUT_ROW_COL_fu_380  |    8    | 23.1743 |   2789  |   3473  |
|          |      grp_conv2_Pipeline_RELU_fu_416      |    0    |  2.135  |   154   |   288   |
|   call   |        grp_conv2_Pipeline_4_fu_433       |    0    |  2.135  |   212   |   180   |
|          |      grp_conv2_Pipeline_RELU4_fu_451     |    0    |  2.135  |   154   |   288   |
|          |        grp_conv2_Pipeline_6_fu_468       |    0    |  2.135  |   212   |   180   |
|          |       grp_conv2_Pipeline_BW_fu_486       |    0    |    0    |    43   |   109   |
|          |       grp_conv2_Pipeline_BW5_fu_502      |    0    |    0    |    43   |   108   |
|          |       grp_conv2_Pipeline_BW6_fu_517      |    0    |    0    |    43   |   109   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             add_ln34_1_fu_576            |    0    |    0    |    0    |    12   |
|          |              add_ln30_fu_582             |    0    |    0    |    0    |    15   |
|          |             add_ln106_fu_602             |    0    |    0    |    0    |    10   |
|          |             empty_266_fu_612             |    0    |    0    |    0    |    12   |
|          |             empty_267_fu_633             |    0    |    0    |    0    |    71   |
|          |             add_ln110_fu_668             |    0    |    0    |    0    |    71   |
|          |            add_ln113_2_fu_721            |    0    |    0    |    0    |    13   |
|          |            add_ln110_1_fu_745            |    0    |    0    |    0    |    15   |
|    add   |            add_ln110_2_fu_784            |    0    |    0    |    0    |    71   |
|          |            add_ln110_3_fu_809            |    0    |    0    |    0    |    15   |
|          |            add_ln110_4_fu_848            |    0    |    0    |    0    |    71   |
|          |             add_ln113_fu_857             |    0    |    0    |    0    |    13   |
|          |             add_ln107_fu_897             |    0    |    0    |    0    |    10   |
|          |             add_ln60_1_fu_917            |    0    |    0    |    0    |    17   |
|          |              add_ln60_fu_929             |    0    |    0    |    0    |    10   |
|          |              add_ln34_fu_935             |    0    |    0    |    0    |    13   |
|          |              add_ln65_fu_941             |    0    |    0    |    0    |    16   |
|          |             add_ln65_1_fu_947            |    0    |    0    |    0    |    17   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             mul_ln110_fu_658             |    1    |    0    |    0    |    6    |
|    mul   |             mul_ln107_fu_730             |    0    |    0    |    0    |    30   |
|          |            mul_ln107_1_fu_881            |    0    |    0    |    0    |    30   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             icmp_ln30_fu_561             |    0    |    0    |    0    |    15   |
|          |             icmp_ln34_fu_570             |    0    |    0    |    0    |    12   |
|   icmp   |             icmp_ln106_fu_596            |    0    |    0    |    0    |    10   |
|          |             icmp_ln107_fu_711            |    0    |    0    |    0    |    10   |
|          |            icmp_ln107_1_fu_862           |    0    |    0    |    0    |    9    |
|          |             icmp_ln60_fu_923             |    0    |    0    |    0    |    10   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sub_ln113_fu_689             |    0    |    0    |    0    |    12   |
|    sub   |             sub_ln110_fu_774             |    0    |    0    |    0    |    26   |
|          |            sub_ln110_1_fu_838            |    0    |    0    |    0    |    26   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |       output_ftmap_read_read_fu_214      |    0    |    0    |    0    |    0    |
|          |       conv2_biases_read_read_fu_220      |    0    |    0    |    0    |    0    |
|   read   |      conv2_weights_read_read_fu_226      |    0    |    0    |    0    |    0    |
|          |       input_ftmap_read_read_fu_232       |    0    |    0    |    0    |    0    |
|          |        gmem_addr_read_read_fu_252        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|  readreq |            grp_readreq_fu_238            |    0    |    0    |    0    |    0    |
|          |            grp_readreq_fu_245            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| writeresp|           grp_writeresp_fu_257           |    0    |    0    |    0    |    0    |
|          |           grp_writeresp_fu_265           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln_fu_532             |    0    |    0    |    0    |    0    |
|partselect|               p_cast_fu_638              |    0    |    0    |    0    |    0    |
|          |             trunc_ln2_fu_789             |    0    |    0    |    0    |    0    |
|          |           trunc_ln120_1_fu_888           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sext_ln34_fu_542             |    0    |    0    |    0    |    0    |
|          |            p_cast_cast_fu_648            |    0    |    0    |    0    |    0    |
|          |             sext_ln106_fu_695            |    0    |    0    |    0    |    0    |
|          |             sext_ln107_fu_726            |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln110_fu_780            |    0    |    0    |    0    |    0    |
|          |            sext_ln110_1_fu_844           |    0    |    0    |    0    |    0    |
|          |             sext_ln120_fu_868            |    0    |    0    |    0    |    0    |
|          |            sext_ln107_1_fu_878           |    0    |    0    |    0    |    0    |
|          |            sext_ln120_1_fu_903           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             zext_ln103_fu_567            |    0    |    0    |    0    |    0    |
|          |             zext_ln106_fu_608            |    0    |    0    |    0    |    0    |
|          |              p_cast3_fu_617              |    0    |    0    |    0    |    0    |
|          |              p_cast13_fu_629             |    0    |    0    |    0    |    0    |
|          |             zext_ln110_fu_664            |    0    |    0    |    0    |    0    |
|          |             zext_ln113_fu_673            |    0    |    0    |    0    |    0    |
|          |            zext_ln113_3_fu_685           |    0    |    0    |    0    |    0    |
|   zext   |            zext_ln113_4_fu_717           |    0    |    0    |    0    |    0    |
|          |             zext_ln107_fu_741            |    0    |    0    |    0    |    0    |
|          |            zext_ln110_1_fu_758           |    0    |    0    |    0    |    0    |
|          |            zext_ln110_2_fu_770           |    0    |    0    |    0    |    0    |
|          |            zext_ln110_3_fu_805           |    0    |    0    |    0    |    0    |
|          |            zext_ln110_4_fu_822           |    0    |    0    |    0    |    0    |
|          |            zext_ln110_5_fu_834           |    0    |    0    |    0    |    0    |
|          |            zext_ln113_5_fu_853           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln102_fu_592            |    0    |    0    |    0    |    0    |
|   trunc  |            trunc_ln113_fu_699            |    0    |    0    |    0    |    0    |
|          |            trunc_ln107_fu_737            |    0    |    0    |    0    |    0    |
|          |             trunc_ln60_fu_913            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              tmp_125_fu_621              |    0    |    0    |    0    |    0    |
|          |               tmp_s_fu_677               |    0    |    0    |    0    |    0    |
|          |              shl_ln3_fu_703              |    0    |    0    |    0    |    0    |
|bitconcatenate|              shl_ln4_fu_750              |    0    |    0    |    0    |    0    |
|          |            shl_ln110_1_fu_762            |    0    |    0    |    0    |    0    |
|          |            shl_ln110_2_fu_814            |    0    |    0    |    0    |    0    |
|          |            shl_ln110_3_fu_826            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|    or    |              or_ln110_fu_799             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    10   | 42.5862 |   9854  |   9061  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln106_reg_1014   |    3   |
|    add_ln107_reg_1092   |    3   |
|   add_ln110_4_reg_1061  |   64   |
|    add_ln110_reg_1025   |   64   |
|    add_ln113_reg_1066   |    7   |
|   add_ln34_1_reg_1001   |    4   |
|    add_ln34_reg_1120    |    6   |
|   add_ln60_1_reg_1107   |   10   |
|    add_ln60_reg_1115    |    3   |
|   add_ln65_1_reg_1130   |   10   |
|    add_ln65_reg_1125    |    9   |
|        bh_reg_308       |    3   |
|       bout_reg_296      |    3   |
|conv2_biases_read_reg_966|   64   |
|    gmem_addr_reg_1019   |   16   |
|        h_reg_954        |    8   |
|    i3_addr_1_reg_1097   |   32   |
|     i3_addr_reg_1075    |   32   |
|  icmp_ln107_1_reg_1071  |    1   |
|   icmp_ln107_reg_1045   |    1   |
|      indvar_reg_273     |    4   |
| input_ftmap_read_reg_971|   64   |
|   mul_ln107_1_reg_1080  |   10   |
|    mul_ln107_reg_1049   |   10   |
|       o_1_reg_320       |    3   |
|       out_reg_284       |    6   |
|output_ftmap_read_reg_961|   64   |
|    phi_mul844_reg_331   |   10   |
|   sext_ln106_reg_1031   |    7   |
|     shl_ln3_reg_1037    |   30   |
|   trunc_ln102_reg_1006  |    5   |
|  trunc_ln120_1_reg_1086 |   62   |
|    trunc_ln2_reg_1055   |   62   |
|   trunc_ln60_reg_1102   |    9   |
|     trunc_ln_reg_976    |   62   |
|     w2_addr_reg_981     |   32   |
|    zext_ln103_reg_992   |    9   |
+-------------------------+--------+
|          Total          |   792  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|       grp_writeresp_fu_257      |  p0  |   2  |   1  |    2   |
|       grp_writeresp_fu_257      |  p1  |   2  |  32  |   64   ||    9    |
|       grp_writeresp_fu_265      |  p0  |   2  |   1  |    2   |
|       grp_writeresp_fu_265      |  p1  |   2  |  32  |   64   ||    9    |
|           out_reg_284           |  p0  |   2  |   6  |   12   ||    9    |
|           bout_reg_296          |  p0  |   2  |   3  |    6   ||    9    |
|            bh_reg_308           |  p0  |   2  |   3  |    6   ||    9    |
|        phi_mul844_reg_331       |  p0  |   2  |  10  |   20   ||    9    |
|  grp_conv2_Pipeline_RELU_fu_416 |  p1  |   2  |  10  |   20   ||    9    |
| grp_conv2_Pipeline_RELU4_fu_451 |  p1  |   2  |  10  |   20   ||    9    |
|  grp_conv2_Pipeline_BW5_fu_502  |  p1  |   2  |   9  |   18   ||    9    |
|  grp_conv2_Pipeline_BW6_fu_517  |  p1  |   2  |  10  |   20   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   254  ||  5.124  ||    90   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |   42   |  9854  |  9061  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   90   |
|  Register |    -   |    -   |   792  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   47   |  10646 |  9151  |
+-----------+--------+--------+--------+--------+
