<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>CPA-CSA-T: Power-Performance Optimization Strategies for Highly Uncertain Multi-core Systems</AwardTitle>
<AwardEffectiveDate>09/01/2008</AwardEffectiveDate>
<AwardExpirationDate>08/31/2012</AwardExpirationDate>
<AwardAmount>350000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Hong Jiang</SignBlockName>
</ProgramOfficer>
<AbstractNarration>This project involves minimizing the power-performance efficiency&lt;br/&gt;(PPE) loss in future highly uncertain, failure-prone, large-scale (&gt;100 processor) Chip Multi-Processors (CMPs) in which the individual processors are deconfigured in various ways in order to remain operational.  Under this scenario of dynamic heterogeneity, the achieved PPE will vary significantly depending on what applications run on which degraded cores.  For some assignments of threads to cores, the degradation may be so severe as to render the system unusable.  However, the large problem size precludes straightforward search techniques.&lt;br/&gt;&lt;br/&gt;This problem is addressed through a judicious combination of design-time analysis and runtime measurements coupled with a hierarchical rules-based search algorithm.  The algorithm operates at two levels, with the lowest level divided among subgroups of cores. Design time information regarding the characteristics of cores in different degraded states helps prune the search space, while runtime measurements provide feedback about the ``goodness'' of the solution. The result will be a workable solution for future large-scale, highly uncertain CMPs that permits maintaining as close to the peak PPE as possible.  The broader impacts of this research involve integrated research and education, broadening the participation of under-represented groups, enhanced infrastructure for research, broad dissemination of results, and potential societal impact.&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>09/09/2008</MinAmdLetterDate>
<MaxAmdLetterDate>09/09/2008</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0811729</AwardID>
<Investigator>
<FirstName>Christine</FirstName>
<LastName>Shoemaker</LastName>
<EmailAddress>cas12@cornell.edu</EmailAddress>
<StartDate>09/09/2008</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>David</FirstName>
<LastName>Albonesi</LastName>
<EmailAddress>albonesi@csl.cornell.edu</EmailAddress>
<StartDate>09/09/2008</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Cornell University</Name>
<CityName>Ithaca</CityName>
<ZipCode>148502820</ZipCode>
<PhoneNumber>6072555014</PhoneNumber>
<StreetAddress>373 Pine Tree Road</StreetAddress>
<CountryName>United States</CountryName>
<StateName>New York</StateName>
<StateCode>NY</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>4715</Code>
<Text>COMPUTER SYSTEMS ARCHITECTURE</Text>
</ProgramElement>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
