5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (timescale2.8.vcd) 2 -o (timescale2.8.cdd) 2 -v (timescale2.8.v) 2 -y (lib) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 100000
3 0 main "main" 0 timescale2.8.v 11 24 100
3 0 ts_module "main.tsm" 0 lib/ts_module.v 3 15 1000
2 1 3d 7 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 5 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 7 8 1 0 0 1
3 1 ts_module.$u0 "main.tsm.$u0" 0 lib/ts_module.v 0 13 1000
2 2 0 8 50008 1 21004 0 0 1 16 0 0
2 3 1 8 10001 0 1410 0 0 1 1 a
2 4 37 8 10008 1 16 2 3
2 5 0 9 20002 1 1008 0 0 32 48 1 0
2 6 2c 9 10002 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 10 50008 1 21008 0 0 1 16 1 0
2 8 1 10 10001 0 1410 0 0 1 1 a
2 9 37 10 10008 1 1a 7 8
2 10 0 11 20002 1 1008 0 0 32 48 1 0
2 11 2c 11 10002 1 9002 10 0 32 18 0 ffffffff 0 0 0 0
2 12 0 12 50008 0 21010 0 0 1 16 0 0
2 13 1 12 10001 0 1410 0 0 1 1 a
2 14 37 12 10008 0 32 12 13
4 4 8 1 11 6 6 4
4 6 9 1 0 9 0 4
4 9 10 1 0 11 11 4
4 11 11 1 0 14 0 4
4 14 12 1 0 0 0 4
3 1 main.$u0 "main.$u0" 0 timescale2.8.v 0 22 100
