# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../Lab2InstrFetchDecode.srcs/sources_1/new/InstructionMem.vhd" \
"../../../../Lab2InstrFetchDecode.srcs/sources_1/new/InstructionFetch.vhd" \

vhdl xil_defaultlib  \
"../../../../Lab2InstrFetchDecode.srcs/sim_1/imports/Downloads/InstructionFetchTB.vhd" \

# Do not sort compile order
nosort
